

================================================================
== Vitis HLS Report for 'inversion_matrix'
================================================================
* Date:           Wed Dec  6 15:20:43 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PROJET_HLS_zynq
* Solution:       trans-inver2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.297 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     3269|    54853| 32.690 us | 0.549 ms |  3269|  54853|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- B       |       32|       32|         1|          1|          1|      32|    yes   |
        |- C       |       64|    51648| 2 ~ 1614 |          -|          -|      32|    no    |
        | + D      |        0|     1612|        52|          -|          -| 0 ~ 31 |    no    |
        |- F       |     1087|     1087|        65|         33|          1|      32|    yes   |
        |- H_I     |     1025|     1025|         3|          1|          1|    1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 1
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 1, depth = 1
  * Pipeline-11: initiation interval (II) = 1, depth = 1
  * Pipeline-12: initiation interval (II) = 1, depth = 1
  * Pipeline-13: initiation interval (II) = 1, depth = 1
  * Pipeline-14: initiation interval (II) = 1, depth = 1
  * Pipeline-15: initiation interval (II) = 1, depth = 1
  * Pipeline-16: initiation interval (II) = 1, depth = 1
  * Pipeline-17: initiation interval (II) = 1, depth = 1
  * Pipeline-18: initiation interval (II) = 1, depth = 1
  * Pipeline-19: initiation interval (II) = 1, depth = 1
  * Pipeline-20: initiation interval (II) = 1, depth = 1
  * Pipeline-21: initiation interval (II) = 1, depth = 1
  * Pipeline-22: initiation interval (II) = 1, depth = 1
  * Pipeline-23: initiation interval (II) = 1, depth = 1
  * Pipeline-24: initiation interval (II) = 1, depth = 1
  * Pipeline-25: initiation interval (II) = 1, depth = 1
  * Pipeline-26: initiation interval (II) = 1, depth = 1
  * Pipeline-27: initiation interval (II) = 1, depth = 1
  * Pipeline-28: initiation interval (II) = 1, depth = 1
  * Pipeline-29: initiation interval (II) = 1, depth = 1
  * Pipeline-30: initiation interval (II) = 1, depth = 1
  * Pipeline-31: initiation interval (II) = 1, depth = 1
  * Pipeline-32: initiation interval (II) = 33, depth = 65
  * Pipeline-33: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 188
* Pipeline : 34
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 6 }
  Pipeline-3 : II = 1, D = 1, States = { 8 }
  Pipeline-4 : II = 1, D = 1, States = { 10 }
  Pipeline-5 : II = 1, D = 1, States = { 12 }
  Pipeline-6 : II = 1, D = 1, States = { 14 }
  Pipeline-7 : II = 1, D = 1, States = { 16 }
  Pipeline-8 : II = 1, D = 1, States = { 18 }
  Pipeline-9 : II = 1, D = 1, States = { 20 }
  Pipeline-10 : II = 1, D = 1, States = { 22 }
  Pipeline-11 : II = 1, D = 1, States = { 24 }
  Pipeline-12 : II = 1, D = 1, States = { 26 }
  Pipeline-13 : II = 1, D = 1, States = { 28 }
  Pipeline-14 : II = 1, D = 1, States = { 30 }
  Pipeline-15 : II = 1, D = 1, States = { 32 }
  Pipeline-16 : II = 1, D = 1, States = { 34 }
  Pipeline-17 : II = 1, D = 1, States = { 36 }
  Pipeline-18 : II = 1, D = 1, States = { 38 }
  Pipeline-19 : II = 1, D = 1, States = { 40 }
  Pipeline-20 : II = 1, D = 1, States = { 42 }
  Pipeline-21 : II = 1, D = 1, States = { 44 }
  Pipeline-22 : II = 1, D = 1, States = { 46 }
  Pipeline-23 : II = 1, D = 1, States = { 48 }
  Pipeline-24 : II = 1, D = 1, States = { 50 }
  Pipeline-25 : II = 1, D = 1, States = { 52 }
  Pipeline-26 : II = 1, D = 1, States = { 54 }
  Pipeline-27 : II = 1, D = 1, States = { 56 }
  Pipeline-28 : II = 1, D = 1, States = { 58 }
  Pipeline-29 : II = 1, D = 1, States = { 60 }
  Pipeline-30 : II = 1, D = 1, States = { 62 }
  Pipeline-31 : II = 1, D = 1, States = { 64 }
  Pipeline-32 : II = 33, D = 65, States = { 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 }
  Pipeline-33 : II = 1, D = 3, States = { 185 186 187 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 10 
11 --> 12 
12 --> 13 12 
13 --> 14 
14 --> 15 14 
15 --> 16 
16 --> 17 16 
17 --> 18 
18 --> 19 18 
19 --> 20 
20 --> 21 20 
21 --> 22 
22 --> 23 22 
23 --> 24 
24 --> 25 24 
25 --> 26 
26 --> 27 26 
27 --> 28 
28 --> 29 28 
29 --> 30 
30 --> 31 30 
31 --> 32 
32 --> 33 32 
33 --> 34 
34 --> 35 34 
35 --> 36 
36 --> 37 36 
37 --> 38 
38 --> 39 38 
39 --> 40 
40 --> 41 40 
41 --> 42 
42 --> 43 42 
43 --> 44 
44 --> 45 44 
45 --> 46 
46 --> 47 46 
47 --> 48 
48 --> 49 48 
49 --> 50 
50 --> 51 50 
51 --> 52 
52 --> 53 52 
53 --> 54 
54 --> 55 54 
55 --> 56 
56 --> 57 56 
57 --> 58 
58 --> 59 58 
59 --> 60 
60 --> 61 60 
61 --> 62 
62 --> 63 62 
63 --> 64 
64 --> 65 64 
65 --> 66 
66 --> 67 119 
67 --> 68 66 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 67 
119 --> 184 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 119 
184 --> 185 
185 --> 188 186 
186 --> 187 
187 --> 185 
188 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%Ainverse = alloca i64" [matrix_ti_mul.cpp:53]   --->   Operation 189 'alloca' 'Ainverse' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 190 [1/1] (1.76ns)   --->   "%br_ln56 = br void %bb164" [matrix_ti_mul.cpp:56]   --->   Operation 190 'br' 'br_ln56' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln56, void %bb164.split, i6, void" [matrix_ti_mul.cpp:56]   --->   Operation 191 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.42ns)   --->   "%icmp_ln56 = icmp_eq  i6 %j, i6" [matrix_ti_mul.cpp:56]   --->   Operation 193 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 194 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (1.82ns)   --->   "%add_ln56 = add i6 %j, i6" [matrix_ti_mul.cpp:56]   --->   Operation 195 'add' 'add_ln56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %bb164.split, void %bb163.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 196 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j" [matrix_ti_mul.cpp:56]   --->   Operation 197 'zext' 'j_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%Ainverse_addr = getelementptr i32 %Ainverse, i64, i64 %j_cast" [matrix_ti_mul.cpp:57]   --->   Operation 198 'getelementptr' 'Ainverse_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 199 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (1.42ns)   --->   "%icmp_ln57 = icmp_eq  i6 %j, i6" [matrix_ti_mul.cpp:57]   --->   Operation 200 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.69ns)   --->   "%select_ln57 = select i1 %icmp_ln57, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 201 'select' 'select_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57, i10 %Ainverse_addr" [matrix_ti_mul.cpp:57]   --->   Operation 202 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb164"   --->   Operation 203 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 204 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb163"   --->   Operation 204 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.67>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%j_32 = phi i6 %add_ln56_1, void %bb163.split, i6, void %bb163.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 205 'phi' 'j_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 206 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (1.42ns)   --->   "%icmp_ln56_1 = icmp_eq  i6 %j_32, i6" [matrix_ti_mul.cpp:56]   --->   Operation 207 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 208 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.82ns)   --->   "%add_ln56_1 = add i6 %j_32, i6" [matrix_ti_mul.cpp:56]   --->   Operation 209 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_1, void %bb163.split, void %bb162.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 210 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.97ns)   --->   "%xor_ln57 = xor i6 %j_32, i6" [matrix_ti_mul.cpp:57]   --->   Operation 211 'xor' 'xor_ln57' <Predicate = (!icmp_ln56_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %xor_ln57" [matrix_ti_mul.cpp:57]   --->   Operation 212 'zext' 'zext_ln57' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%Ainverse_addr_1 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57" [matrix_ti_mul.cpp:57]   --->   Operation 213 'getelementptr' 'Ainverse_addr_1' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 214 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (1.42ns)   --->   "%icmp_ln57_1 = icmp_eq  i6 %j_32, i6" [matrix_ti_mul.cpp:57]   --->   Operation 215 'icmp' 'icmp_ln57_1' <Predicate = (!icmp_ln56_1)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.69ns)   --->   "%select_ln57_1 = select i1 %icmp_ln57_1, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 216 'select' 'select_ln57_1' <Predicate = (!icmp_ln56_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_1, i10 %Ainverse_addr_1" [matrix_ti_mul.cpp:57]   --->   Operation 217 'store' 'store_ln57' <Predicate = (!icmp_ln56_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb163"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 219 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb162"   --->   Operation 219 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.67>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%j_33 = phi i6 %add_ln56_2, void %bb162.split, i6, void %bb162.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 220 'phi' 'j_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 221 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (1.42ns)   --->   "%icmp_ln56_2 = icmp_eq  i6 %j_33, i6" [matrix_ti_mul.cpp:56]   --->   Operation 222 'icmp' 'icmp_ln56_2' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 223 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (1.82ns)   --->   "%add_ln56_2 = add i6 %j_33, i6" [matrix_ti_mul.cpp:56]   --->   Operation 224 'add' 'add_ln56_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_2, void %bb162.split, void %bb161.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 225 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_33" [matrix_ti_mul.cpp:57]   --->   Operation 226 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%Ainverse_addr_2 = getelementptr i32 %Ainverse, i64, i64 %tmp" [matrix_ti_mul.cpp:57]   --->   Operation 227 'getelementptr' 'Ainverse_addr_2' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 228 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (1.42ns)   --->   "%icmp_ln57_2 = icmp_eq  i6 %j_33, i6" [matrix_ti_mul.cpp:57]   --->   Operation 229 'icmp' 'icmp_ln57_2' <Predicate = (!icmp_ln56_2)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.69ns)   --->   "%select_ln57_2 = select i1 %icmp_ln57_2, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 230 'select' 'select_ln57_2' <Predicate = (!icmp_ln56_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_2, i10 %Ainverse_addr_2" [matrix_ti_mul.cpp:57]   --->   Operation 231 'store' 'store_ln57' <Predicate = (!icmp_ln56_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb162"   --->   Operation 232 'br' 'br_ln0' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 233 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb161"   --->   Operation 233 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 5.67>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%j_34 = phi i6 %add_ln56_3, void %bb161.split, i6, void %bb161.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 234 'phi' 'j_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 235 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (1.42ns)   --->   "%icmp_ln56_3 = icmp_eq  i6 %j_34, i6" [matrix_ti_mul.cpp:56]   --->   Operation 236 'icmp' 'icmp_ln56_3' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 237 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (1.82ns)   --->   "%add_ln56_3 = add i6 %j_34, i6" [matrix_ti_mul.cpp:56]   --->   Operation 238 'add' 'add_ln56_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_3, void %bb161.split, void %bb160.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 239 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.97ns)   --->   "%xor_ln57_1 = xor i6 %j_34, i6" [matrix_ti_mul.cpp:57]   --->   Operation 240 'xor' 'xor_ln57_1' <Predicate = (!icmp_ln56_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i6 %xor_ln57_1" [matrix_ti_mul.cpp:57]   --->   Operation 241 'sext' 'sext_ln57' <Predicate = (!icmp_ln56_3)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i7 %sext_ln57" [matrix_ti_mul.cpp:57]   --->   Operation 242 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56_3)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%Ainverse_addr_3 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_1" [matrix_ti_mul.cpp:57]   --->   Operation 243 'getelementptr' 'Ainverse_addr_3' <Predicate = (!icmp_ln56_3)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 244 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_3)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (1.42ns)   --->   "%icmp_ln57_3 = icmp_eq  i6 %j_34, i6" [matrix_ti_mul.cpp:57]   --->   Operation 245 'icmp' 'icmp_ln57_3' <Predicate = (!icmp_ln56_3)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.69ns)   --->   "%select_ln57_3 = select i1 %icmp_ln57_3, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 246 'select' 'select_ln57_3' <Predicate = (!icmp_ln56_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_3, i10 %Ainverse_addr_3" [matrix_ti_mul.cpp:57]   --->   Operation 247 'store' 'store_ln57' <Predicate = (!icmp_ln56_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb161"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln56_3)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.76>
ST_9 : Operation 249 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb160"   --->   Operation 249 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 5.67>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%j_35 = phi i6 %add_ln56_4, void %bb160.split, i6, void %bb160.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 250 'phi' 'j_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 251 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (1.42ns)   --->   "%icmp_ln56_4 = icmp_eq  i6 %j_35, i6" [matrix_ti_mul.cpp:56]   --->   Operation 252 'icmp' 'icmp_ln56_4' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 253 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (1.82ns)   --->   "%add_ln56_4 = add i6 %j_35, i6" [matrix_ti_mul.cpp:56]   --->   Operation 254 'add' 'add_ln56_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_4, void %bb160.split, void %bb159.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 255 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_35" [matrix_ti_mul.cpp:57]   --->   Operation 256 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln56_4)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%Ainverse_addr_4 = getelementptr i32 %Ainverse, i64, i64 %tmp_s" [matrix_ti_mul.cpp:57]   --->   Operation 257 'getelementptr' 'Ainverse_addr_4' <Predicate = (!icmp_ln56_4)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 258 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_4)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (1.42ns)   --->   "%icmp_ln57_4 = icmp_eq  i6 %j_35, i6" [matrix_ti_mul.cpp:57]   --->   Operation 259 'icmp' 'icmp_ln57_4' <Predicate = (!icmp_ln56_4)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.69ns)   --->   "%select_ln57_4 = select i1 %icmp_ln57_4, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 260 'select' 'select_ln57_4' <Predicate = (!icmp_ln56_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_4, i10 %Ainverse_addr_4" [matrix_ti_mul.cpp:57]   --->   Operation 261 'store' 'store_ln57' <Predicate = (!icmp_ln56_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb160"   --->   Operation 262 'br' 'br_ln0' <Predicate = (!icmp_ln56_4)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.76>
ST_11 : Operation 263 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb159"   --->   Operation 263 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 12 <SV = 11> <Delay = 5.67>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%j_36 = phi i6 %add_ln56_5, void %bb159.split, i6, void %bb159.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 264 'phi' 'j_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 265 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (1.42ns)   --->   "%icmp_ln56_5 = icmp_eq  i6 %j_36, i6" [matrix_ti_mul.cpp:56]   --->   Operation 266 'icmp' 'icmp_ln56_5' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 267 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (1.82ns)   --->   "%add_ln56_5 = add i6 %j_36, i6" [matrix_ti_mul.cpp:56]   --->   Operation 268 'add' 'add_ln56_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_5, void %bb159.split, void %bb158.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 269 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i6 %j_36" [matrix_ti_mul.cpp:57]   --->   Operation 270 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln56_5)> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (1.91ns)   --->   "%add_ln57 = add i8 %zext_ln57_2, i8" [matrix_ti_mul.cpp:57]   --->   Operation 271 'add' 'add_ln57' <Predicate = (!icmp_ln56_5)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i8 %add_ln57" [matrix_ti_mul.cpp:57]   --->   Operation 272 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln56_5)> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%Ainverse_addr_5 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_3" [matrix_ti_mul.cpp:57]   --->   Operation 273 'getelementptr' 'Ainverse_addr_5' <Predicate = (!icmp_ln56_5)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 274 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_5)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (1.42ns)   --->   "%icmp_ln57_5 = icmp_eq  i6 %j_36, i6" [matrix_ti_mul.cpp:57]   --->   Operation 275 'icmp' 'icmp_ln57_5' <Predicate = (!icmp_ln56_5)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.69ns)   --->   "%select_ln57_5 = select i1 %icmp_ln57_5, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 276 'select' 'select_ln57_5' <Predicate = (!icmp_ln56_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_5, i10 %Ainverse_addr_5" [matrix_ti_mul.cpp:57]   --->   Operation 277 'store' 'store_ln57' <Predicate = (!icmp_ln56_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb159"   --->   Operation 278 'br' 'br_ln0' <Predicate = (!icmp_ln56_5)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 279 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb158"   --->   Operation 279 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 14 <SV = 13> <Delay = 5.67>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%j_37 = phi i6 %add_ln56_6, void %bb158.split, i6, void %bb158.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 280 'phi' 'j_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 281 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (1.42ns)   --->   "%icmp_ln56_6 = icmp_eq  i6 %j_37, i6" [matrix_ti_mul.cpp:56]   --->   Operation 282 'icmp' 'icmp_ln56_6' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 283 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (1.82ns)   --->   "%add_ln56_6 = add i6 %j_37, i6" [matrix_ti_mul.cpp:56]   --->   Operation 284 'add' 'add_ln56_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_6, void %bb158.split, void %bb157.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 285 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_37" [matrix_ti_mul.cpp:57]   --->   Operation 286 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln56_6)> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%Ainverse_addr_6 = getelementptr i32 %Ainverse, i64, i64 %tmp_86" [matrix_ti_mul.cpp:57]   --->   Operation 287 'getelementptr' 'Ainverse_addr_6' <Predicate = (!icmp_ln56_6)> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 288 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_6)> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (1.42ns)   --->   "%icmp_ln57_6 = icmp_eq  i6 %j_37, i6" [matrix_ti_mul.cpp:57]   --->   Operation 289 'icmp' 'icmp_ln57_6' <Predicate = (!icmp_ln56_6)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.69ns)   --->   "%select_ln57_6 = select i1 %icmp_ln57_6, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 290 'select' 'select_ln57_6' <Predicate = (!icmp_ln56_6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_6, i10 %Ainverse_addr_6" [matrix_ti_mul.cpp:57]   --->   Operation 291 'store' 'store_ln57' <Predicate = (!icmp_ln56_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb158"   --->   Operation 292 'br' 'br_ln0' <Predicate = (!icmp_ln56_6)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.76>
ST_15 : Operation 293 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb157"   --->   Operation 293 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 16 <SV = 15> <Delay = 5.67>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%j_38 = phi i6 %add_ln56_7, void %bb157.split, i6, void %bb157.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 294 'phi' 'j_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 295 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (1.42ns)   --->   "%icmp_ln56_7 = icmp_eq  i6 %j_38, i6" [matrix_ti_mul.cpp:56]   --->   Operation 296 'icmp' 'icmp_ln56_7' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 297 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (1.82ns)   --->   "%add_ln56_7 = add i6 %j_38, i6" [matrix_ti_mul.cpp:56]   --->   Operation 298 'add' 'add_ln56_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_7, void %bb157.split, void %bb156.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 299 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.97ns)   --->   "%xor_ln57_2 = xor i6 %j_38, i6" [matrix_ti_mul.cpp:57]   --->   Operation 300 'xor' 'xor_ln57_2' <Predicate = (!icmp_ln56_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i6 %xor_ln57_2" [matrix_ti_mul.cpp:57]   --->   Operation 301 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln56_7)> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i8 %sext_ln57_1" [matrix_ti_mul.cpp:57]   --->   Operation 302 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln56_7)> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (0.00ns)   --->   "%Ainverse_addr_7 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_4" [matrix_ti_mul.cpp:57]   --->   Operation 303 'getelementptr' 'Ainverse_addr_7' <Predicate = (!icmp_ln56_7)> <Delay = 0.00>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 304 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_7)> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (1.42ns)   --->   "%icmp_ln57_7 = icmp_eq  i6 %j_38, i6" [matrix_ti_mul.cpp:57]   --->   Operation 305 'icmp' 'icmp_ln57_7' <Predicate = (!icmp_ln56_7)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [1/1] (0.69ns)   --->   "%select_ln57_7 = select i1 %icmp_ln57_7, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 306 'select' 'select_ln57_7' <Predicate = (!icmp_ln56_7)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_7, i10 %Ainverse_addr_7" [matrix_ti_mul.cpp:57]   --->   Operation 307 'store' 'store_ln57' <Predicate = (!icmp_ln56_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb157"   --->   Operation 308 'br' 'br_ln0' <Predicate = (!icmp_ln56_7)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.76>
ST_17 : Operation 309 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb156"   --->   Operation 309 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 18 <SV = 17> <Delay = 5.67>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%j_39 = phi i6 %add_ln56_8, void %bb156.split, i6, void %bb156.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 310 'phi' 'j_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 311 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (1.42ns)   --->   "%icmp_ln56_8 = icmp_eq  i6 %j_39, i6" [matrix_ti_mul.cpp:56]   --->   Operation 312 'icmp' 'icmp_ln56_8' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 313 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (1.82ns)   --->   "%add_ln56_8 = add i6 %j_39, i6" [matrix_ti_mul.cpp:56]   --->   Operation 314 'add' 'add_ln56_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_8, void %bb156.split, void %bb155.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 315 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_39" [matrix_ti_mul.cpp:57]   --->   Operation 316 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln56_8)> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "%Ainverse_addr_8 = getelementptr i32 %Ainverse, i64, i64 %tmp_87" [matrix_ti_mul.cpp:57]   --->   Operation 317 'getelementptr' 'Ainverse_addr_8' <Predicate = (!icmp_ln56_8)> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 318 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_8)> <Delay = 0.00>
ST_18 : Operation 319 [1/1] (1.42ns)   --->   "%icmp_ln57_8 = icmp_eq  i6 %j_39, i6" [matrix_ti_mul.cpp:57]   --->   Operation 319 'icmp' 'icmp_ln57_8' <Predicate = (!icmp_ln56_8)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 320 [1/1] (0.69ns)   --->   "%select_ln57_8 = select i1 %icmp_ln57_8, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 320 'select' 'select_ln57_8' <Predicate = (!icmp_ln56_8)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 321 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_8, i10 %Ainverse_addr_8" [matrix_ti_mul.cpp:57]   --->   Operation 321 'store' 'store_ln57' <Predicate = (!icmp_ln56_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb156"   --->   Operation 322 'br' 'br_ln0' <Predicate = (!icmp_ln56_8)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.76>
ST_19 : Operation 323 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb155"   --->   Operation 323 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 20 <SV = 19> <Delay = 5.67>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%j_40 = phi i6 %add_ln56_9, void %bb155.split, i6, void %bb155.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 324 'phi' 'j_40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 325 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (1.42ns)   --->   "%icmp_ln56_9 = icmp_eq  i6 %j_40, i6" [matrix_ti_mul.cpp:56]   --->   Operation 326 'icmp' 'icmp_ln56_9' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 327 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (1.82ns)   --->   "%add_ln56_9 = add i6 %j_40, i6" [matrix_ti_mul.cpp:56]   --->   Operation 328 'add' 'add_ln56_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_9, void %bb155.split, void %bb154.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 329 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i6 %j_40" [matrix_ti_mul.cpp:57]   --->   Operation 330 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln56_9)> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i9 %zext_ln57_5, i9" [matrix_ti_mul.cpp:57]   --->   Operation 331 'add' 'add_ln57_1' <Predicate = (!icmp_ln56_9)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i9 %add_ln57_1" [matrix_ti_mul.cpp:57]   --->   Operation 332 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln56_9)> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%Ainverse_addr_9 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_6" [matrix_ti_mul.cpp:57]   --->   Operation 333 'getelementptr' 'Ainverse_addr_9' <Predicate = (!icmp_ln56_9)> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 334 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_9)> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (1.42ns)   --->   "%icmp_ln57_9 = icmp_eq  i6 %j_40, i6" [matrix_ti_mul.cpp:57]   --->   Operation 335 'icmp' 'icmp_ln57_9' <Predicate = (!icmp_ln56_9)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [1/1] (0.69ns)   --->   "%select_ln57_9 = select i1 %icmp_ln57_9, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 336 'select' 'select_ln57_9' <Predicate = (!icmp_ln56_9)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_9, i10 %Ainverse_addr_9" [matrix_ti_mul.cpp:57]   --->   Operation 337 'store' 'store_ln57' <Predicate = (!icmp_ln56_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb155"   --->   Operation 338 'br' 'br_ln0' <Predicate = (!icmp_ln56_9)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.76>
ST_21 : Operation 339 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb154"   --->   Operation 339 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 22 <SV = 21> <Delay = 5.67>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%j_41 = phi i6 %add_ln56_10, void %bb154.split, i6, void %bb154.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 340 'phi' 'j_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 341 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (1.42ns)   --->   "%icmp_ln56_10 = icmp_eq  i6 %j_41, i6" [matrix_ti_mul.cpp:56]   --->   Operation 342 'icmp' 'icmp_ln56_10' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 343 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (1.82ns)   --->   "%add_ln56_10 = add i6 %j_41, i6" [matrix_ti_mul.cpp:56]   --->   Operation 344 'add' 'add_ln56_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_10, void %bb154.split, void %bb153.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 345 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_41" [matrix_ti_mul.cpp:57]   --->   Operation 346 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln56_10)> <Delay = 0.00>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%Ainverse_addr_10 = getelementptr i32 %Ainverse, i64, i64 %tmp_88" [matrix_ti_mul.cpp:57]   --->   Operation 347 'getelementptr' 'Ainverse_addr_10' <Predicate = (!icmp_ln56_10)> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 348 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_10)> <Delay = 0.00>
ST_22 : Operation 349 [1/1] (1.42ns)   --->   "%icmp_ln57_10 = icmp_eq  i6 %j_41, i6" [matrix_ti_mul.cpp:57]   --->   Operation 349 'icmp' 'icmp_ln57_10' <Predicate = (!icmp_ln56_10)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 350 [1/1] (0.69ns)   --->   "%select_ln57_10 = select i1 %icmp_ln57_10, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 350 'select' 'select_ln57_10' <Predicate = (!icmp_ln56_10)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 351 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_10, i10 %Ainverse_addr_10" [matrix_ti_mul.cpp:57]   --->   Operation 351 'store' 'store_ln57' <Predicate = (!icmp_ln56_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb154"   --->   Operation 352 'br' 'br_ln0' <Predicate = (!icmp_ln56_10)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.76>
ST_23 : Operation 353 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb153"   --->   Operation 353 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 24 <SV = 23> <Delay = 5.67>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%j_42 = phi i6 %add_ln56_11, void %bb153.split, i6, void %bb153.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 354 'phi' 'j_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 355 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (1.42ns)   --->   "%icmp_ln56_11 = icmp_eq  i6 %j_42, i6" [matrix_ti_mul.cpp:56]   --->   Operation 356 'icmp' 'icmp_ln56_11' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 357 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 358 [1/1] (1.82ns)   --->   "%add_ln56_11 = add i6 %j_42, i6" [matrix_ti_mul.cpp:56]   --->   Operation 358 'add' 'add_ln56_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_11, void %bb153.split, void %bb152.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 359 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i6 %j_42" [matrix_ti_mul.cpp:57]   --->   Operation 360 'zext' 'zext_ln57_7' <Predicate = (!icmp_ln56_11)> <Delay = 0.00>
ST_24 : Operation 361 [1/1] (1.82ns)   --->   "%add_ln57_2 = add i9 %zext_ln57_7, i9" [matrix_ti_mul.cpp:57]   --->   Operation 361 'add' 'add_ln57_2' <Predicate = (!icmp_ln56_11)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i9 %add_ln57_2" [matrix_ti_mul.cpp:57]   --->   Operation 362 'zext' 'zext_ln57_8' <Predicate = (!icmp_ln56_11)> <Delay = 0.00>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%Ainverse_addr_11 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_8" [matrix_ti_mul.cpp:57]   --->   Operation 363 'getelementptr' 'Ainverse_addr_11' <Predicate = (!icmp_ln56_11)> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 364 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_11)> <Delay = 0.00>
ST_24 : Operation 365 [1/1] (1.42ns)   --->   "%icmp_ln57_11 = icmp_eq  i6 %j_42, i6" [matrix_ti_mul.cpp:57]   --->   Operation 365 'icmp' 'icmp_ln57_11' <Predicate = (!icmp_ln56_11)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 366 [1/1] (0.69ns)   --->   "%select_ln57_11 = select i1 %icmp_ln57_11, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 366 'select' 'select_ln57_11' <Predicate = (!icmp_ln56_11)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 367 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_11, i10 %Ainverse_addr_11" [matrix_ti_mul.cpp:57]   --->   Operation 367 'store' 'store_ln57' <Predicate = (!icmp_ln56_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb153"   --->   Operation 368 'br' 'br_ln0' <Predicate = (!icmp_ln56_11)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.76>
ST_25 : Operation 369 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb152"   --->   Operation 369 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 26 <SV = 25> <Delay = 5.67>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%j_43 = phi i6 %add_ln56_12, void %bb152.split, i6, void %bb152.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 370 'phi' 'j_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 371 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (1.42ns)   --->   "%icmp_ln56_12 = icmp_eq  i6 %j_43, i6" [matrix_ti_mul.cpp:56]   --->   Operation 372 'icmp' 'icmp_ln56_12' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 373 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 373 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 374 [1/1] (1.82ns)   --->   "%add_ln56_12 = add i6 %j_43, i6" [matrix_ti_mul.cpp:56]   --->   Operation 374 'add' 'add_ln56_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_12, void %bb152.split, void %bb151.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 375 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_43" [matrix_ti_mul.cpp:57]   --->   Operation 376 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln56_12)> <Delay = 0.00>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%Ainverse_addr_12 = getelementptr i32 %Ainverse, i64, i64 %tmp_89" [matrix_ti_mul.cpp:57]   --->   Operation 377 'getelementptr' 'Ainverse_addr_12' <Predicate = (!icmp_ln56_12)> <Delay = 0.00>
ST_26 : Operation 378 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 378 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_12)> <Delay = 0.00>
ST_26 : Operation 379 [1/1] (1.42ns)   --->   "%icmp_ln57_12 = icmp_eq  i6 %j_43, i6" [matrix_ti_mul.cpp:57]   --->   Operation 379 'icmp' 'icmp_ln57_12' <Predicate = (!icmp_ln56_12)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 380 [1/1] (0.69ns)   --->   "%select_ln57_12 = select i1 %icmp_ln57_12, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 380 'select' 'select_ln57_12' <Predicate = (!icmp_ln56_12)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 381 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_12, i10 %Ainverse_addr_12" [matrix_ti_mul.cpp:57]   --->   Operation 381 'store' 'store_ln57' <Predicate = (!icmp_ln56_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb152"   --->   Operation 382 'br' 'br_ln0' <Predicate = (!icmp_ln56_12)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.76>
ST_27 : Operation 383 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb151"   --->   Operation 383 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 28 <SV = 27> <Delay = 5.67>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%j_44 = phi i6 %add_ln56_13, void %bb151.split, i6, void %bb151.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 384 'phi' 'j_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 385 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (1.42ns)   --->   "%icmp_ln56_13 = icmp_eq  i6 %j_44, i6" [matrix_ti_mul.cpp:56]   --->   Operation 386 'icmp' 'icmp_ln56_13' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 387 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (1.82ns)   --->   "%add_ln56_13 = add i6 %j_44, i6" [matrix_ti_mul.cpp:56]   --->   Operation 388 'add' 'add_ln56_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_13, void %bb151.split, void %bb150.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 389 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i6 %j_44" [matrix_ti_mul.cpp:57]   --->   Operation 390 'zext' 'zext_ln57_9' <Predicate = (!icmp_ln56_13)> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (1.91ns)   --->   "%add_ln57_3 = add i8 %zext_ln57_9, i8" [matrix_ti_mul.cpp:57]   --->   Operation 391 'add' 'add_ln57_3' <Predicate = (!icmp_ln56_13)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln57_2 = sext i8 %add_ln57_3" [matrix_ti_mul.cpp:57]   --->   Operation 392 'sext' 'sext_ln57_2' <Predicate = (!icmp_ln56_13)> <Delay = 0.00>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln57_10 = zext i9 %sext_ln57_2" [matrix_ti_mul.cpp:57]   --->   Operation 393 'zext' 'zext_ln57_10' <Predicate = (!icmp_ln56_13)> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%Ainverse_addr_13 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_10" [matrix_ti_mul.cpp:57]   --->   Operation 394 'getelementptr' 'Ainverse_addr_13' <Predicate = (!icmp_ln56_13)> <Delay = 0.00>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 395 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_13)> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (1.42ns)   --->   "%icmp_ln57_13 = icmp_eq  i6 %j_44, i6" [matrix_ti_mul.cpp:57]   --->   Operation 396 'icmp' 'icmp_ln57_13' <Predicate = (!icmp_ln56_13)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 397 [1/1] (0.69ns)   --->   "%select_ln57_13 = select i1 %icmp_ln57_13, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 397 'select' 'select_ln57_13' <Predicate = (!icmp_ln56_13)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 398 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_13, i10 %Ainverse_addr_13" [matrix_ti_mul.cpp:57]   --->   Operation 398 'store' 'store_ln57' <Predicate = (!icmp_ln56_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb151"   --->   Operation 399 'br' 'br_ln0' <Predicate = (!icmp_ln56_13)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.76>
ST_29 : Operation 400 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb150"   --->   Operation 400 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 30 <SV = 29> <Delay = 5.67>
ST_30 : Operation 401 [1/1] (0.00ns)   --->   "%j_45 = phi i6 %add_ln56_14, void %bb150.split, i6, void %bb150.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 401 'phi' 'j_45' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 402 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 402 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 403 [1/1] (1.42ns)   --->   "%icmp_ln56_14 = icmp_eq  i6 %j_45, i6" [matrix_ti_mul.cpp:56]   --->   Operation 403 'icmp' 'icmp_ln56_14' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 404 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 404 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 405 [1/1] (1.82ns)   --->   "%add_ln56_14 = add i6 %j_45, i6" [matrix_ti_mul.cpp:56]   --->   Operation 405 'add' 'add_ln56_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_14, void %bb150.split, void %bb149.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 406 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_45" [matrix_ti_mul.cpp:57]   --->   Operation 407 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln56_14)> <Delay = 0.00>
ST_30 : Operation 408 [1/1] (0.00ns)   --->   "%Ainverse_addr_14 = getelementptr i32 %Ainverse, i64, i64 %tmp_90" [matrix_ti_mul.cpp:57]   --->   Operation 408 'getelementptr' 'Ainverse_addr_14' <Predicate = (!icmp_ln56_14)> <Delay = 0.00>
ST_30 : Operation 409 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 409 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_14)> <Delay = 0.00>
ST_30 : Operation 410 [1/1] (1.42ns)   --->   "%icmp_ln57_14 = icmp_eq  i6 %j_45, i6" [matrix_ti_mul.cpp:57]   --->   Operation 410 'icmp' 'icmp_ln57_14' <Predicate = (!icmp_ln56_14)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 411 [1/1] (0.69ns)   --->   "%select_ln57_14 = select i1 %icmp_ln57_14, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 411 'select' 'select_ln57_14' <Predicate = (!icmp_ln56_14)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 412 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_14, i10 %Ainverse_addr_14" [matrix_ti_mul.cpp:57]   --->   Operation 412 'store' 'store_ln57' <Predicate = (!icmp_ln56_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb150"   --->   Operation 413 'br' 'br_ln0' <Predicate = (!icmp_ln56_14)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.76>
ST_31 : Operation 414 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb149"   --->   Operation 414 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 32 <SV = 31> <Delay = 5.67>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "%j_46 = phi i6 %add_ln56_15, void %bb149.split, i6, void %bb149.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 415 'phi' 'j_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 416 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (1.42ns)   --->   "%icmp_ln56_15 = icmp_eq  i6 %j_46, i6" [matrix_ti_mul.cpp:56]   --->   Operation 417 'icmp' 'icmp_ln56_15' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 418 [1/1] (0.00ns)   --->   "%empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 418 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 419 [1/1] (1.82ns)   --->   "%add_ln56_15 = add i6 %j_46, i6" [matrix_ti_mul.cpp:56]   --->   Operation 419 'add' 'add_ln56_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_15, void %bb149.split, void %bb148.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 420 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 421 [1/1] (0.97ns)   --->   "%xor_ln57_3 = xor i6 %j_46, i6" [matrix_ti_mul.cpp:57]   --->   Operation 421 'xor' 'xor_ln57_3' <Predicate = (!icmp_ln56_15)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln57_3 = sext i6 %xor_ln57_3" [matrix_ti_mul.cpp:57]   --->   Operation 422 'sext' 'sext_ln57_3' <Predicate = (!icmp_ln56_15)> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln57_11 = zext i9 %sext_ln57_3" [matrix_ti_mul.cpp:57]   --->   Operation 423 'zext' 'zext_ln57_11' <Predicate = (!icmp_ln56_15)> <Delay = 0.00>
ST_32 : Operation 424 [1/1] (0.00ns)   --->   "%Ainverse_addr_15 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_11" [matrix_ti_mul.cpp:57]   --->   Operation 424 'getelementptr' 'Ainverse_addr_15' <Predicate = (!icmp_ln56_15)> <Delay = 0.00>
ST_32 : Operation 425 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 425 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_15)> <Delay = 0.00>
ST_32 : Operation 426 [1/1] (1.42ns)   --->   "%icmp_ln57_15 = icmp_eq  i6 %j_46, i6" [matrix_ti_mul.cpp:57]   --->   Operation 426 'icmp' 'icmp_ln57_15' <Predicate = (!icmp_ln56_15)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 427 [1/1] (0.69ns)   --->   "%select_ln57_15 = select i1 %icmp_ln57_15, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 427 'select' 'select_ln57_15' <Predicate = (!icmp_ln56_15)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 428 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_15, i10 %Ainverse_addr_15" [matrix_ti_mul.cpp:57]   --->   Operation 428 'store' 'store_ln57' <Predicate = (!icmp_ln56_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb149"   --->   Operation 429 'br' 'br_ln0' <Predicate = (!icmp_ln56_15)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.76>
ST_33 : Operation 430 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb148"   --->   Operation 430 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 34 <SV = 33> <Delay = 5.67>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "%j_47 = phi i6 %add_ln56_16, void %bb148.split, i6, void %bb148.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 431 'phi' 'j_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 432 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (1.42ns)   --->   "%icmp_ln56_16 = icmp_eq  i6 %j_47, i6" [matrix_ti_mul.cpp:56]   --->   Operation 433 'icmp' 'icmp_ln56_16' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 434 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 435 [1/1] (1.82ns)   --->   "%add_ln56_16 = add i6 %j_47, i6" [matrix_ti_mul.cpp:56]   --->   Operation 435 'add' 'add_ln56_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_16, void %bb148.split, void %bb147.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 436 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_91 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_47" [matrix_ti_mul.cpp:57]   --->   Operation 437 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln56_16)> <Delay = 0.00>
ST_34 : Operation 438 [1/1] (0.00ns)   --->   "%Ainverse_addr_16 = getelementptr i32 %Ainverse, i64, i64 %tmp_91" [matrix_ti_mul.cpp:57]   --->   Operation 438 'getelementptr' 'Ainverse_addr_16' <Predicate = (!icmp_ln56_16)> <Delay = 0.00>
ST_34 : Operation 439 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 439 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_16)> <Delay = 0.00>
ST_34 : Operation 440 [1/1] (1.42ns)   --->   "%icmp_ln57_16 = icmp_eq  i6 %j_47, i6" [matrix_ti_mul.cpp:57]   --->   Operation 440 'icmp' 'icmp_ln57_16' <Predicate = (!icmp_ln56_16)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 441 [1/1] (0.69ns)   --->   "%select_ln57_16 = select i1 %icmp_ln57_16, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 441 'select' 'select_ln57_16' <Predicate = (!icmp_ln56_16)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 442 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_16, i10 %Ainverse_addr_16" [matrix_ti_mul.cpp:57]   --->   Operation 442 'store' 'store_ln57' <Predicate = (!icmp_ln56_16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb148"   --->   Operation 443 'br' 'br_ln0' <Predicate = (!icmp_ln56_16)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 1.76>
ST_35 : Operation 444 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb147"   --->   Operation 444 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 36 <SV = 35> <Delay = 5.67>
ST_36 : Operation 445 [1/1] (0.00ns)   --->   "%j_48 = phi i6 %add_ln56_17, void %bb147.split, i6, void %bb147.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 445 'phi' 'j_48' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 446 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 446 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 447 [1/1] (1.42ns)   --->   "%icmp_ln56_17 = icmp_eq  i6 %j_48, i6" [matrix_ti_mul.cpp:56]   --->   Operation 447 'icmp' 'icmp_ln56_17' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 448 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 448 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 449 [1/1] (1.82ns)   --->   "%add_ln56_17 = add i6 %j_48, i6" [matrix_ti_mul.cpp:56]   --->   Operation 449 'add' 'add_ln56_17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_17, void %bb147.split, void %bb146.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 450 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln57_12 = zext i6 %j_48" [matrix_ti_mul.cpp:57]   --->   Operation 451 'zext' 'zext_ln57_12' <Predicate = (!icmp_ln56_17)> <Delay = 0.00>
ST_36 : Operation 452 [1/1] (1.73ns)   --->   "%add_ln57_4 = add i10 %zext_ln57_12, i10" [matrix_ti_mul.cpp:57]   --->   Operation 452 'add' 'add_ln57_4' <Predicate = (!icmp_ln56_17)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln57_13 = zext i10 %add_ln57_4" [matrix_ti_mul.cpp:57]   --->   Operation 453 'zext' 'zext_ln57_13' <Predicate = (!icmp_ln56_17)> <Delay = 0.00>
ST_36 : Operation 454 [1/1] (0.00ns)   --->   "%Ainverse_addr_17 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_13" [matrix_ti_mul.cpp:57]   --->   Operation 454 'getelementptr' 'Ainverse_addr_17' <Predicate = (!icmp_ln56_17)> <Delay = 0.00>
ST_36 : Operation 455 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 455 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_17)> <Delay = 0.00>
ST_36 : Operation 456 [1/1] (1.42ns)   --->   "%icmp_ln57_17 = icmp_eq  i6 %j_48, i6" [matrix_ti_mul.cpp:57]   --->   Operation 456 'icmp' 'icmp_ln57_17' <Predicate = (!icmp_ln56_17)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 457 [1/1] (0.69ns)   --->   "%select_ln57_17 = select i1 %icmp_ln57_17, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 457 'select' 'select_ln57_17' <Predicate = (!icmp_ln56_17)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 458 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_17, i10 %Ainverse_addr_17" [matrix_ti_mul.cpp:57]   --->   Operation 458 'store' 'store_ln57' <Predicate = (!icmp_ln56_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_36 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb147"   --->   Operation 459 'br' 'br_ln0' <Predicate = (!icmp_ln56_17)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.76>
ST_37 : Operation 460 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb146"   --->   Operation 460 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 38 <SV = 37> <Delay = 5.67>
ST_38 : Operation 461 [1/1] (0.00ns)   --->   "%j_49 = phi i6 %add_ln56_18, void %bb146.split, i6, void %bb146.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 461 'phi' 'j_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 462 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 462 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 463 [1/1] (1.42ns)   --->   "%icmp_ln56_18 = icmp_eq  i6 %j_49, i6" [matrix_ti_mul.cpp:56]   --->   Operation 463 'icmp' 'icmp_ln56_18' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 464 [1/1] (0.00ns)   --->   "%empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 464 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 465 [1/1] (1.82ns)   --->   "%add_ln56_18 = add i6 %j_49, i6" [matrix_ti_mul.cpp:56]   --->   Operation 465 'add' 'add_ln56_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_18, void %bb146.split, void %bb145.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 466 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_49" [matrix_ti_mul.cpp:57]   --->   Operation 467 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln56_18)> <Delay = 0.00>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%Ainverse_addr_18 = getelementptr i32 %Ainverse, i64, i64 %tmp_92" [matrix_ti_mul.cpp:57]   --->   Operation 468 'getelementptr' 'Ainverse_addr_18' <Predicate = (!icmp_ln56_18)> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 469 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_18)> <Delay = 0.00>
ST_38 : Operation 470 [1/1] (1.42ns)   --->   "%icmp_ln57_18 = icmp_eq  i6 %j_49, i6" [matrix_ti_mul.cpp:57]   --->   Operation 470 'icmp' 'icmp_ln57_18' <Predicate = (!icmp_ln56_18)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 471 [1/1] (0.69ns)   --->   "%select_ln57_18 = select i1 %icmp_ln57_18, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 471 'select' 'select_ln57_18' <Predicate = (!icmp_ln56_18)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 472 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_18, i10 %Ainverse_addr_18" [matrix_ti_mul.cpp:57]   --->   Operation 472 'store' 'store_ln57' <Predicate = (!icmp_ln56_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb146"   --->   Operation 473 'br' 'br_ln0' <Predicate = (!icmp_ln56_18)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 1.76>
ST_39 : Operation 474 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb145"   --->   Operation 474 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 40 <SV = 39> <Delay = 5.67>
ST_40 : Operation 475 [1/1] (0.00ns)   --->   "%j_50 = phi i6 %add_ln56_19, void %bb145.split, i6, void %bb145.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 475 'phi' 'j_50' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 476 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 476 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 477 [1/1] (1.42ns)   --->   "%icmp_ln56_19 = icmp_eq  i6 %j_50, i6" [matrix_ti_mul.cpp:56]   --->   Operation 477 'icmp' 'icmp_ln56_19' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 478 [1/1] (0.00ns)   --->   "%empty_103 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 478 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 479 [1/1] (1.82ns)   --->   "%add_ln56_19 = add i6 %j_50, i6" [matrix_ti_mul.cpp:56]   --->   Operation 479 'add' 'add_ln56_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_19, void %bb145.split, void %bb144.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 480 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln57_14 = zext i6 %j_50" [matrix_ti_mul.cpp:57]   --->   Operation 481 'zext' 'zext_ln57_14' <Predicate = (!icmp_ln56_19)> <Delay = 0.00>
ST_40 : Operation 482 [1/1] (1.73ns)   --->   "%add_ln57_5 = add i10 %zext_ln57_14, i10" [matrix_ti_mul.cpp:57]   --->   Operation 482 'add' 'add_ln57_5' <Predicate = (!icmp_ln56_19)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln57_15 = zext i10 %add_ln57_5" [matrix_ti_mul.cpp:57]   --->   Operation 483 'zext' 'zext_ln57_15' <Predicate = (!icmp_ln56_19)> <Delay = 0.00>
ST_40 : Operation 484 [1/1] (0.00ns)   --->   "%Ainverse_addr_19 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_15" [matrix_ti_mul.cpp:57]   --->   Operation 484 'getelementptr' 'Ainverse_addr_19' <Predicate = (!icmp_ln56_19)> <Delay = 0.00>
ST_40 : Operation 485 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 485 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_19)> <Delay = 0.00>
ST_40 : Operation 486 [1/1] (1.42ns)   --->   "%icmp_ln57_19 = icmp_eq  i6 %j_50, i6" [matrix_ti_mul.cpp:57]   --->   Operation 486 'icmp' 'icmp_ln57_19' <Predicate = (!icmp_ln56_19)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 487 [1/1] (0.69ns)   --->   "%select_ln57_19 = select i1 %icmp_ln57_19, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 487 'select' 'select_ln57_19' <Predicate = (!icmp_ln56_19)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 488 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_19, i10 %Ainverse_addr_19" [matrix_ti_mul.cpp:57]   --->   Operation 488 'store' 'store_ln57' <Predicate = (!icmp_ln56_19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_40 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb145"   --->   Operation 489 'br' 'br_ln0' <Predicate = (!icmp_ln56_19)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.76>
ST_41 : Operation 490 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb144"   --->   Operation 490 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 42 <SV = 41> <Delay = 5.67>
ST_42 : Operation 491 [1/1] (0.00ns)   --->   "%j_51 = phi i6 %add_ln56_20, void %bb144.split, i6, void %bb144.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 491 'phi' 'j_51' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 492 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 492 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 493 [1/1] (1.42ns)   --->   "%icmp_ln56_20 = icmp_eq  i6 %j_51, i6" [matrix_ti_mul.cpp:56]   --->   Operation 493 'icmp' 'icmp_ln56_20' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 494 [1/1] (0.00ns)   --->   "%empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 494 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 495 [1/1] (1.82ns)   --->   "%add_ln56_20 = add i6 %j_51, i6" [matrix_ti_mul.cpp:56]   --->   Operation 495 'add' 'add_ln56_20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_20, void %bb144.split, void %bb143.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 496 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_93 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_51" [matrix_ti_mul.cpp:57]   --->   Operation 497 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln56_20)> <Delay = 0.00>
ST_42 : Operation 498 [1/1] (0.00ns)   --->   "%Ainverse_addr_20 = getelementptr i32 %Ainverse, i64, i64 %tmp_93" [matrix_ti_mul.cpp:57]   --->   Operation 498 'getelementptr' 'Ainverse_addr_20' <Predicate = (!icmp_ln56_20)> <Delay = 0.00>
ST_42 : Operation 499 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 499 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_20)> <Delay = 0.00>
ST_42 : Operation 500 [1/1] (1.42ns)   --->   "%icmp_ln57_20 = icmp_eq  i6 %j_51, i6" [matrix_ti_mul.cpp:57]   --->   Operation 500 'icmp' 'icmp_ln57_20' <Predicate = (!icmp_ln56_20)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 501 [1/1] (0.69ns)   --->   "%select_ln57_20 = select i1 %icmp_ln57_20, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 501 'select' 'select_ln57_20' <Predicate = (!icmp_ln56_20)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 502 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_20, i10 %Ainverse_addr_20" [matrix_ti_mul.cpp:57]   --->   Operation 502 'store' 'store_ln57' <Predicate = (!icmp_ln56_20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_42 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb144"   --->   Operation 503 'br' 'br_ln0' <Predicate = (!icmp_ln56_20)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 1.76>
ST_43 : Operation 504 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb143"   --->   Operation 504 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 44 <SV = 43> <Delay = 5.67>
ST_44 : Operation 505 [1/1] (0.00ns)   --->   "%j_52 = phi i6 %add_ln56_21, void %bb143.split, i6, void %bb143.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 505 'phi' 'j_52' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 506 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 506 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 507 [1/1] (1.42ns)   --->   "%icmp_ln56_21 = icmp_eq  i6 %j_52, i6" [matrix_ti_mul.cpp:56]   --->   Operation 507 'icmp' 'icmp_ln56_21' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 508 [1/1] (0.00ns)   --->   "%empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 508 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 509 [1/1] (1.82ns)   --->   "%add_ln56_21 = add i6 %j_52, i6" [matrix_ti_mul.cpp:56]   --->   Operation 509 'add' 'add_ln56_21' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_21, void %bb143.split, void %bb142.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 510 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln57_16 = zext i6 %j_52" [matrix_ti_mul.cpp:57]   --->   Operation 511 'zext' 'zext_ln57_16' <Predicate = (!icmp_ln56_21)> <Delay = 0.00>
ST_44 : Operation 512 [1/1] (1.73ns)   --->   "%add_ln57_6 = add i10 %zext_ln57_16, i10" [matrix_ti_mul.cpp:57]   --->   Operation 512 'add' 'add_ln57_6' <Predicate = (!icmp_ln56_21)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln57_17 = zext i10 %add_ln57_6" [matrix_ti_mul.cpp:57]   --->   Operation 513 'zext' 'zext_ln57_17' <Predicate = (!icmp_ln56_21)> <Delay = 0.00>
ST_44 : Operation 514 [1/1] (0.00ns)   --->   "%Ainverse_addr_21 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_17" [matrix_ti_mul.cpp:57]   --->   Operation 514 'getelementptr' 'Ainverse_addr_21' <Predicate = (!icmp_ln56_21)> <Delay = 0.00>
ST_44 : Operation 515 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 515 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_21)> <Delay = 0.00>
ST_44 : Operation 516 [1/1] (1.42ns)   --->   "%icmp_ln57_21 = icmp_eq  i6 %j_52, i6" [matrix_ti_mul.cpp:57]   --->   Operation 516 'icmp' 'icmp_ln57_21' <Predicate = (!icmp_ln56_21)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 517 [1/1] (0.69ns)   --->   "%select_ln57_21 = select i1 %icmp_ln57_21, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 517 'select' 'select_ln57_21' <Predicate = (!icmp_ln56_21)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 518 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_21, i10 %Ainverse_addr_21" [matrix_ti_mul.cpp:57]   --->   Operation 518 'store' 'store_ln57' <Predicate = (!icmp_ln56_21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb143"   --->   Operation 519 'br' 'br_ln0' <Predicate = (!icmp_ln56_21)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 1.76>
ST_45 : Operation 520 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb142"   --->   Operation 520 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 46 <SV = 45> <Delay = 5.67>
ST_46 : Operation 521 [1/1] (0.00ns)   --->   "%j_53 = phi i6 %add_ln56_22, void %bb142.split, i6, void %bb142.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 521 'phi' 'j_53' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 522 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 522 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 523 [1/1] (1.42ns)   --->   "%icmp_ln56_22 = icmp_eq  i6 %j_53, i6" [matrix_ti_mul.cpp:56]   --->   Operation 523 'icmp' 'icmp_ln56_22' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 524 [1/1] (0.00ns)   --->   "%empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 524 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 525 [1/1] (1.82ns)   --->   "%add_ln56_22 = add i6 %j_53, i6" [matrix_ti_mul.cpp:56]   --->   Operation 525 'add' 'add_ln56_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_22, void %bb142.split, void %bb141.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 526 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_94 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_53" [matrix_ti_mul.cpp:57]   --->   Operation 527 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln56_22)> <Delay = 0.00>
ST_46 : Operation 528 [1/1] (0.00ns)   --->   "%Ainverse_addr_22 = getelementptr i32 %Ainverse, i64, i64 %tmp_94" [matrix_ti_mul.cpp:57]   --->   Operation 528 'getelementptr' 'Ainverse_addr_22' <Predicate = (!icmp_ln56_22)> <Delay = 0.00>
ST_46 : Operation 529 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 529 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_22)> <Delay = 0.00>
ST_46 : Operation 530 [1/1] (1.42ns)   --->   "%icmp_ln57_22 = icmp_eq  i6 %j_53, i6" [matrix_ti_mul.cpp:57]   --->   Operation 530 'icmp' 'icmp_ln57_22' <Predicate = (!icmp_ln56_22)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 531 [1/1] (0.69ns)   --->   "%select_ln57_22 = select i1 %icmp_ln57_22, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 531 'select' 'select_ln57_22' <Predicate = (!icmp_ln56_22)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 532 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_22, i10 %Ainverse_addr_22" [matrix_ti_mul.cpp:57]   --->   Operation 532 'store' 'store_ln57' <Predicate = (!icmp_ln56_22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_46 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb142"   --->   Operation 533 'br' 'br_ln0' <Predicate = (!icmp_ln56_22)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 1.76>
ST_47 : Operation 534 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb141"   --->   Operation 534 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 48 <SV = 47> <Delay = 5.67>
ST_48 : Operation 535 [1/1] (0.00ns)   --->   "%j_54 = phi i6 %add_ln56_23, void %bb141.split, i6, void %bb141.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 535 'phi' 'j_54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 536 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 536 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 537 [1/1] (1.42ns)   --->   "%icmp_ln56_23 = icmp_eq  i6 %j_54, i6" [matrix_ti_mul.cpp:56]   --->   Operation 537 'icmp' 'icmp_ln56_23' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 538 [1/1] (0.00ns)   --->   "%empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 538 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 539 [1/1] (1.82ns)   --->   "%add_ln56_23 = add i6 %j_54, i6" [matrix_ti_mul.cpp:56]   --->   Operation 539 'add' 'add_ln56_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_23, void %bb141.split, void %bb140.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 540 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln57_18 = zext i6 %j_54" [matrix_ti_mul.cpp:57]   --->   Operation 541 'zext' 'zext_ln57_18' <Predicate = (!icmp_ln56_23)> <Delay = 0.00>
ST_48 : Operation 542 [1/1] (1.73ns)   --->   "%add_ln57_7 = add i10 %zext_ln57_18, i10" [matrix_ti_mul.cpp:57]   --->   Operation 542 'add' 'add_ln57_7' <Predicate = (!icmp_ln56_23)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln57_19 = zext i10 %add_ln57_7" [matrix_ti_mul.cpp:57]   --->   Operation 543 'zext' 'zext_ln57_19' <Predicate = (!icmp_ln56_23)> <Delay = 0.00>
ST_48 : Operation 544 [1/1] (0.00ns)   --->   "%Ainverse_addr_23 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_19" [matrix_ti_mul.cpp:57]   --->   Operation 544 'getelementptr' 'Ainverse_addr_23' <Predicate = (!icmp_ln56_23)> <Delay = 0.00>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 545 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_23)> <Delay = 0.00>
ST_48 : Operation 546 [1/1] (1.42ns)   --->   "%icmp_ln57_23 = icmp_eq  i6 %j_54, i6" [matrix_ti_mul.cpp:57]   --->   Operation 546 'icmp' 'icmp_ln57_23' <Predicate = (!icmp_ln56_23)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 547 [1/1] (0.69ns)   --->   "%select_ln57_23 = select i1 %icmp_ln57_23, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 547 'select' 'select_ln57_23' <Predicate = (!icmp_ln56_23)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 548 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_23, i10 %Ainverse_addr_23" [matrix_ti_mul.cpp:57]   --->   Operation 548 'store' 'store_ln57' <Predicate = (!icmp_ln56_23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb141"   --->   Operation 549 'br' 'br_ln0' <Predicate = (!icmp_ln56_23)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 1.76>
ST_49 : Operation 550 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb140"   --->   Operation 550 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 50 <SV = 49> <Delay = 5.67>
ST_50 : Operation 551 [1/1] (0.00ns)   --->   "%j_55 = phi i6 %add_ln56_24, void %bb140.split, i6, void %bb140.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 551 'phi' 'j_55' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 552 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 552 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 553 [1/1] (1.42ns)   --->   "%icmp_ln56_24 = icmp_eq  i6 %j_55, i6" [matrix_ti_mul.cpp:56]   --->   Operation 553 'icmp' 'icmp_ln56_24' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 554 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 554 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 555 [1/1] (1.82ns)   --->   "%add_ln56_24 = add i6 %j_55, i6" [matrix_ti_mul.cpp:56]   --->   Operation 555 'add' 'add_ln56_24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_24, void %bb140.split, void %bb139.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 556 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_95 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_55" [matrix_ti_mul.cpp:57]   --->   Operation 557 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln56_24)> <Delay = 0.00>
ST_50 : Operation 558 [1/1] (0.00ns)   --->   "%Ainverse_addr_24 = getelementptr i32 %Ainverse, i64, i64 %tmp_95" [matrix_ti_mul.cpp:57]   --->   Operation 558 'getelementptr' 'Ainverse_addr_24' <Predicate = (!icmp_ln56_24)> <Delay = 0.00>
ST_50 : Operation 559 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 559 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_24)> <Delay = 0.00>
ST_50 : Operation 560 [1/1] (1.42ns)   --->   "%icmp_ln57_24 = icmp_eq  i6 %j_55, i6" [matrix_ti_mul.cpp:57]   --->   Operation 560 'icmp' 'icmp_ln57_24' <Predicate = (!icmp_ln56_24)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 561 [1/1] (0.69ns)   --->   "%select_ln57_24 = select i1 %icmp_ln57_24, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 561 'select' 'select_ln57_24' <Predicate = (!icmp_ln56_24)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 562 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_24, i10 %Ainverse_addr_24" [matrix_ti_mul.cpp:57]   --->   Operation 562 'store' 'store_ln57' <Predicate = (!icmp_ln56_24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb140"   --->   Operation 563 'br' 'br_ln0' <Predicate = (!icmp_ln56_24)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 1.76>
ST_51 : Operation 564 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb139"   --->   Operation 564 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 52 <SV = 51> <Delay = 5.67>
ST_52 : Operation 565 [1/1] (0.00ns)   --->   "%j_56 = phi i6 %add_ln56_25, void %bb139.split, i6, void %bb139.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 565 'phi' 'j_56' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 566 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 566 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 567 [1/1] (1.42ns)   --->   "%icmp_ln56_25 = icmp_eq  i6 %j_56, i6" [matrix_ti_mul.cpp:56]   --->   Operation 567 'icmp' 'icmp_ln56_25' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 568 [1/1] (0.00ns)   --->   "%empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 568 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 569 [1/1] (1.82ns)   --->   "%add_ln56_25 = add i6 %j_56, i6" [matrix_ti_mul.cpp:56]   --->   Operation 569 'add' 'add_ln56_25' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_25, void %bb139.split, void %bb138.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 570 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln57_20 = zext i6 %j_56" [matrix_ti_mul.cpp:57]   --->   Operation 571 'zext' 'zext_ln57_20' <Predicate = (!icmp_ln56_25)> <Delay = 0.00>
ST_52 : Operation 572 [1/1] (1.82ns)   --->   "%add_ln57_8 = add i9 %zext_ln57_20, i9" [matrix_ti_mul.cpp:57]   --->   Operation 572 'add' 'add_ln57_8' <Predicate = (!icmp_ln56_25)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln57_4 = sext i9 %add_ln57_8" [matrix_ti_mul.cpp:57]   --->   Operation 573 'sext' 'sext_ln57_4' <Predicate = (!icmp_ln56_25)> <Delay = 0.00>
ST_52 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln57_21 = zext i10 %sext_ln57_4" [matrix_ti_mul.cpp:57]   --->   Operation 574 'zext' 'zext_ln57_21' <Predicate = (!icmp_ln56_25)> <Delay = 0.00>
ST_52 : Operation 575 [1/1] (0.00ns)   --->   "%Ainverse_addr_25 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_21" [matrix_ti_mul.cpp:57]   --->   Operation 575 'getelementptr' 'Ainverse_addr_25' <Predicate = (!icmp_ln56_25)> <Delay = 0.00>
ST_52 : Operation 576 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 576 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_25)> <Delay = 0.00>
ST_52 : Operation 577 [1/1] (1.42ns)   --->   "%icmp_ln57_25 = icmp_eq  i6 %j_56, i6" [matrix_ti_mul.cpp:57]   --->   Operation 577 'icmp' 'icmp_ln57_25' <Predicate = (!icmp_ln56_25)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 578 [1/1] (0.69ns)   --->   "%select_ln57_25 = select i1 %icmp_ln57_25, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 578 'select' 'select_ln57_25' <Predicate = (!icmp_ln56_25)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 579 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_25, i10 %Ainverse_addr_25" [matrix_ti_mul.cpp:57]   --->   Operation 579 'store' 'store_ln57' <Predicate = (!icmp_ln56_25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_52 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb139"   --->   Operation 580 'br' 'br_ln0' <Predicate = (!icmp_ln56_25)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 1.76>
ST_53 : Operation 581 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb138"   --->   Operation 581 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 54 <SV = 53> <Delay = 5.67>
ST_54 : Operation 582 [1/1] (0.00ns)   --->   "%j_57 = phi i6 %add_ln56_26, void %bb138.split, i6, void %bb138.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 582 'phi' 'j_57' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 583 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 583 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 584 [1/1] (1.42ns)   --->   "%icmp_ln56_26 = icmp_eq  i6 %j_57, i6" [matrix_ti_mul.cpp:56]   --->   Operation 584 'icmp' 'icmp_ln56_26' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 585 [1/1] (0.00ns)   --->   "%empty_110 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 585 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 586 [1/1] (1.82ns)   --->   "%add_ln56_26 = add i6 %j_57, i6" [matrix_ti_mul.cpp:56]   --->   Operation 586 'add' 'add_ln56_26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_26, void %bb138.split, void %bb137.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 587 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_96 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_57" [matrix_ti_mul.cpp:57]   --->   Operation 588 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln56_26)> <Delay = 0.00>
ST_54 : Operation 589 [1/1] (0.00ns)   --->   "%Ainverse_addr_26 = getelementptr i32 %Ainverse, i64, i64 %tmp_96" [matrix_ti_mul.cpp:57]   --->   Operation 589 'getelementptr' 'Ainverse_addr_26' <Predicate = (!icmp_ln56_26)> <Delay = 0.00>
ST_54 : Operation 590 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 590 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_26)> <Delay = 0.00>
ST_54 : Operation 591 [1/1] (1.42ns)   --->   "%icmp_ln57_26 = icmp_eq  i6 %j_57, i6" [matrix_ti_mul.cpp:57]   --->   Operation 591 'icmp' 'icmp_ln57_26' <Predicate = (!icmp_ln56_26)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 592 [1/1] (0.69ns)   --->   "%select_ln57_26 = select i1 %icmp_ln57_26, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 592 'select' 'select_ln57_26' <Predicate = (!icmp_ln56_26)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 593 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_26, i10 %Ainverse_addr_26" [matrix_ti_mul.cpp:57]   --->   Operation 593 'store' 'store_ln57' <Predicate = (!icmp_ln56_26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb138"   --->   Operation 594 'br' 'br_ln0' <Predicate = (!icmp_ln56_26)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 1.76>
ST_55 : Operation 595 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb137"   --->   Operation 595 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 56 <SV = 55> <Delay = 5.67>
ST_56 : Operation 596 [1/1] (0.00ns)   --->   "%j_58 = phi i6 %add_ln56_27, void %bb137.split, i6, void %bb137.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 596 'phi' 'j_58' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 597 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 597 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 598 [1/1] (1.42ns)   --->   "%icmp_ln56_27 = icmp_eq  i6 %j_58, i6" [matrix_ti_mul.cpp:56]   --->   Operation 598 'icmp' 'icmp_ln56_27' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 599 [1/1] (0.00ns)   --->   "%empty_111 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 599 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 600 [1/1] (1.82ns)   --->   "%add_ln56_27 = add i6 %j_58, i6" [matrix_ti_mul.cpp:56]   --->   Operation 600 'add' 'add_ln56_27' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_27, void %bb137.split, void %bb136.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 601 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln57_22 = zext i6 %j_58" [matrix_ti_mul.cpp:57]   --->   Operation 602 'zext' 'zext_ln57_22' <Predicate = (!icmp_ln56_27)> <Delay = 0.00>
ST_56 : Operation 603 [1/1] (1.82ns)   --->   "%add_ln57_9 = add i9 %zext_ln57_22, i9" [matrix_ti_mul.cpp:57]   --->   Operation 603 'add' 'add_ln57_9' <Predicate = (!icmp_ln56_27)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln57_5 = sext i9 %add_ln57_9" [matrix_ti_mul.cpp:57]   --->   Operation 604 'sext' 'sext_ln57_5' <Predicate = (!icmp_ln56_27)> <Delay = 0.00>
ST_56 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln57_23 = zext i10 %sext_ln57_5" [matrix_ti_mul.cpp:57]   --->   Operation 605 'zext' 'zext_ln57_23' <Predicate = (!icmp_ln56_27)> <Delay = 0.00>
ST_56 : Operation 606 [1/1] (0.00ns)   --->   "%Ainverse_addr_27 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_23" [matrix_ti_mul.cpp:57]   --->   Operation 606 'getelementptr' 'Ainverse_addr_27' <Predicate = (!icmp_ln56_27)> <Delay = 0.00>
ST_56 : Operation 607 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 607 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_27)> <Delay = 0.00>
ST_56 : Operation 608 [1/1] (1.42ns)   --->   "%icmp_ln57_27 = icmp_eq  i6 %j_58, i6" [matrix_ti_mul.cpp:57]   --->   Operation 608 'icmp' 'icmp_ln57_27' <Predicate = (!icmp_ln56_27)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 609 [1/1] (0.69ns)   --->   "%select_ln57_27 = select i1 %icmp_ln57_27, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 609 'select' 'select_ln57_27' <Predicate = (!icmp_ln56_27)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 610 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_27, i10 %Ainverse_addr_27" [matrix_ti_mul.cpp:57]   --->   Operation 610 'store' 'store_ln57' <Predicate = (!icmp_ln56_27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb137"   --->   Operation 611 'br' 'br_ln0' <Predicate = (!icmp_ln56_27)> <Delay = 0.00>

State 57 <SV = 56> <Delay = 1.76>
ST_57 : Operation 612 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb136"   --->   Operation 612 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 58 <SV = 57> <Delay = 5.67>
ST_58 : Operation 613 [1/1] (0.00ns)   --->   "%j_59 = phi i6 %add_ln56_28, void %bb136.split, i6, void %bb136.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 613 'phi' 'j_59' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 614 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 614 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 615 [1/1] (1.42ns)   --->   "%icmp_ln56_28 = icmp_eq  i6 %j_59, i6" [matrix_ti_mul.cpp:56]   --->   Operation 615 'icmp' 'icmp_ln56_28' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 616 [1/1] (0.00ns)   --->   "%empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 616 'speclooptripcount' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 617 [1/1] (1.82ns)   --->   "%add_ln56_28 = add i6 %j_59, i6" [matrix_ti_mul.cpp:56]   --->   Operation 617 'add' 'add_ln56_28' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_28, void %bb136.split, void %bb135.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 618 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_59" [matrix_ti_mul.cpp:57]   --->   Operation 619 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln56_28)> <Delay = 0.00>
ST_58 : Operation 620 [1/1] (0.00ns)   --->   "%Ainverse_addr_28 = getelementptr i32 %Ainverse, i64, i64 %tmp_97" [matrix_ti_mul.cpp:57]   --->   Operation 620 'getelementptr' 'Ainverse_addr_28' <Predicate = (!icmp_ln56_28)> <Delay = 0.00>
ST_58 : Operation 621 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 621 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_28)> <Delay = 0.00>
ST_58 : Operation 622 [1/1] (1.42ns)   --->   "%icmp_ln57_28 = icmp_eq  i6 %j_59, i6" [matrix_ti_mul.cpp:57]   --->   Operation 622 'icmp' 'icmp_ln57_28' <Predicate = (!icmp_ln56_28)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 623 [1/1] (0.69ns)   --->   "%select_ln57_28 = select i1 %icmp_ln57_28, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 623 'select' 'select_ln57_28' <Predicate = (!icmp_ln56_28)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 624 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_28, i10 %Ainverse_addr_28" [matrix_ti_mul.cpp:57]   --->   Operation 624 'store' 'store_ln57' <Predicate = (!icmp_ln56_28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb136"   --->   Operation 625 'br' 'br_ln0' <Predicate = (!icmp_ln56_28)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 1.76>
ST_59 : Operation 626 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb135"   --->   Operation 626 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 60 <SV = 59> <Delay = 5.67>
ST_60 : Operation 627 [1/1] (0.00ns)   --->   "%j_60 = phi i6 %add_ln56_29, void %bb135.split, i6, void %bb135.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 627 'phi' 'j_60' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 628 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 628 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 629 [1/1] (1.42ns)   --->   "%icmp_ln56_29 = icmp_eq  i6 %j_60, i6" [matrix_ti_mul.cpp:56]   --->   Operation 629 'icmp' 'icmp_ln56_29' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 630 [1/1] (0.00ns)   --->   "%empty_113 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 630 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 631 [1/1] (1.82ns)   --->   "%add_ln56_29 = add i6 %j_60, i6" [matrix_ti_mul.cpp:56]   --->   Operation 631 'add' 'add_ln56_29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_29, void %bb135.split, void %bb134.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 632 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln57_24 = zext i6 %j_60" [matrix_ti_mul.cpp:57]   --->   Operation 633 'zext' 'zext_ln57_24' <Predicate = (!icmp_ln56_29)> <Delay = 0.00>
ST_60 : Operation 634 [1/1] (1.91ns)   --->   "%add_ln57_10 = add i8 %zext_ln57_24, i8" [matrix_ti_mul.cpp:57]   --->   Operation 634 'add' 'add_ln57_10' <Predicate = (!icmp_ln56_29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln57_6 = sext i8 %add_ln57_10" [matrix_ti_mul.cpp:57]   --->   Operation 635 'sext' 'sext_ln57_6' <Predicate = (!icmp_ln56_29)> <Delay = 0.00>
ST_60 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln57_25 = zext i10 %sext_ln57_6" [matrix_ti_mul.cpp:57]   --->   Operation 636 'zext' 'zext_ln57_25' <Predicate = (!icmp_ln56_29)> <Delay = 0.00>
ST_60 : Operation 637 [1/1] (0.00ns)   --->   "%Ainverse_addr_29 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_25" [matrix_ti_mul.cpp:57]   --->   Operation 637 'getelementptr' 'Ainverse_addr_29' <Predicate = (!icmp_ln56_29)> <Delay = 0.00>
ST_60 : Operation 638 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 638 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_29)> <Delay = 0.00>
ST_60 : Operation 639 [1/1] (1.42ns)   --->   "%icmp_ln57_29 = icmp_eq  i6 %j_60, i6" [matrix_ti_mul.cpp:57]   --->   Operation 639 'icmp' 'icmp_ln57_29' <Predicate = (!icmp_ln56_29)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 640 [1/1] (0.69ns)   --->   "%select_ln57_29 = select i1 %icmp_ln57_29, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 640 'select' 'select_ln57_29' <Predicate = (!icmp_ln56_29)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 641 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_29, i10 %Ainverse_addr_29" [matrix_ti_mul.cpp:57]   --->   Operation 641 'store' 'store_ln57' <Predicate = (!icmp_ln56_29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_60 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb135"   --->   Operation 642 'br' 'br_ln0' <Predicate = (!icmp_ln56_29)> <Delay = 0.00>

State 61 <SV = 60> <Delay = 1.76>
ST_61 : Operation 643 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb134"   --->   Operation 643 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 62 <SV = 61> <Delay = 5.67>
ST_62 : Operation 644 [1/1] (0.00ns)   --->   "%j_61 = phi i6 %add_ln56_30, void %bb134.split, i6, void %bb134.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 644 'phi' 'j_61' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 645 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 645 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 646 [1/1] (1.42ns)   --->   "%icmp_ln56_30 = icmp_eq  i6 %j_61, i6" [matrix_ti_mul.cpp:56]   --->   Operation 646 'icmp' 'icmp_ln56_30' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 647 [1/1] (0.00ns)   --->   "%empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 647 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 648 [1/1] (1.82ns)   --->   "%add_ln56_30 = add i6 %j_61, i6" [matrix_ti_mul.cpp:56]   --->   Operation 648 'add' 'add_ln56_30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_30, void %bb134.split, void %bb133.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 649 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_98 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58, i6 %j_61" [matrix_ti_mul.cpp:57]   --->   Operation 650 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln56_30)> <Delay = 0.00>
ST_62 : Operation 651 [1/1] (0.00ns)   --->   "%Ainverse_addr_30 = getelementptr i32 %Ainverse, i64, i64 %tmp_98" [matrix_ti_mul.cpp:57]   --->   Operation 651 'getelementptr' 'Ainverse_addr_30' <Predicate = (!icmp_ln56_30)> <Delay = 0.00>
ST_62 : Operation 652 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 652 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_30)> <Delay = 0.00>
ST_62 : Operation 653 [1/1] (1.42ns)   --->   "%icmp_ln57_30 = icmp_eq  i6 %j_61, i6" [matrix_ti_mul.cpp:57]   --->   Operation 653 'icmp' 'icmp_ln57_30' <Predicate = (!icmp_ln56_30)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 654 [1/1] (0.69ns)   --->   "%select_ln57_30 = select i1 %icmp_ln57_30, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 654 'select' 'select_ln57_30' <Predicate = (!icmp_ln56_30)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 655 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_30, i10 %Ainverse_addr_30" [matrix_ti_mul.cpp:57]   --->   Operation 655 'store' 'store_ln57' <Predicate = (!icmp_ln56_30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_62 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb134"   --->   Operation 656 'br' 'br_ln0' <Predicate = (!icmp_ln56_30)> <Delay = 0.00>

State 63 <SV = 62> <Delay = 1.76>
ST_63 : Operation 657 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb133"   --->   Operation 657 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 64 <SV = 63> <Delay = 5.67>
ST_64 : Operation 658 [1/1] (0.00ns)   --->   "%j_62 = phi i6 %add_ln56_31, void %bb133.split, i6, void %bb133.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 658 'phi' 'j_62' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 659 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 659 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 660 [1/1] (1.42ns)   --->   "%icmp_ln56_31 = icmp_eq  i6 %j_62, i6" [matrix_ti_mul.cpp:56]   --->   Operation 660 'icmp' 'icmp_ln56_31' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 661 [1/1] (0.00ns)   --->   "%empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 661 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 662 [1/1] (1.82ns)   --->   "%add_ln56_31 = add i6 %j_62, i6" [matrix_ti_mul.cpp:56]   --->   Operation 662 'add' 'add_ln56_31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_31, void %bb133.split, void %.preheader1.preheader" [matrix_ti_mul.cpp:56]   --->   Operation 663 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 664 [1/1] (0.97ns)   --->   "%xor_ln57_4 = xor i6 %j_62, i6" [matrix_ti_mul.cpp:57]   --->   Operation 664 'xor' 'xor_ln57_4' <Predicate = (!icmp_ln56_31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln57_7 = sext i6 %xor_ln57_4" [matrix_ti_mul.cpp:57]   --->   Operation 665 'sext' 'sext_ln57_7' <Predicate = (!icmp_ln56_31)> <Delay = 0.00>
ST_64 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln57_26 = zext i10 %sext_ln57_7" [matrix_ti_mul.cpp:57]   --->   Operation 666 'zext' 'zext_ln57_26' <Predicate = (!icmp_ln56_31)> <Delay = 0.00>
ST_64 : Operation 667 [1/1] (0.00ns)   --->   "%Ainverse_addr_31 = getelementptr i32 %Ainverse, i64, i64 %zext_ln57_26" [matrix_ti_mul.cpp:57]   --->   Operation 667 'getelementptr' 'Ainverse_addr_31' <Predicate = (!icmp_ln56_31)> <Delay = 0.00>
ST_64 : Operation 668 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [matrix_ti_mul.cpp:56]   --->   Operation 668 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56_31)> <Delay = 0.00>
ST_64 : Operation 669 [1/1] (1.42ns)   --->   "%icmp_ln57_31 = icmp_eq  i6 %j_62, i6" [matrix_ti_mul.cpp:57]   --->   Operation 669 'icmp' 'icmp_ln57_31' <Predicate = (!icmp_ln56_31)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 670 [1/1] (0.69ns)   --->   "%select_ln57_31 = select i1 %icmp_ln57_31, i32, i32" [matrix_ti_mul.cpp:57]   --->   Operation 670 'select' 'select_ln57_31' <Predicate = (!icmp_ln56_31)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 671 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %select_ln57_31, i10 %Ainverse_addr_31" [matrix_ti_mul.cpp:57]   --->   Operation 671 'store' 'store_ln57' <Predicate = (!icmp_ln56_31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb133"   --->   Operation 672 'br' 'br_ln0' <Predicate = (!icmp_ln56_31)> <Delay = 0.00>

State 65 <SV = 64> <Delay = 1.76>
ST_65 : Operation 673 [1/1] (1.76ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 673 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 66 <SV = 65> <Delay = 1.82>
ST_66 : Operation 674 [1/1] (0.00ns)   --->   "%colonne = phi i6 %add_ln60, void %._crit_edge.loopexit, i6, void %.preheader1.preheader" [matrix_ti_mul.cpp:60]   --->   Operation 674 'phi' 'colonne' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 675 [1/1] (0.00ns)   --->   "%indvars_iv29 = phi i6 %add_ln60_1, void %._crit_edge.loopexit, i6, void %.preheader1.preheader" [matrix_ti_mul.cpp:60]   --->   Operation 675 'phi' 'indvars_iv29' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 676 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 676 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %colonne, i32" [matrix_ti_mul.cpp:61]   --->   Operation 677 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 678 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 678 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_62, void %.split5, void %bb131.preheader" [matrix_ti_mul.cpp:60]   --->   Operation 679 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 680 [1/1] (0.00ns)   --->   "%colonne_cast18 = zext i6 %colonne" [matrix_ti_mul.cpp:60]   --->   Operation 680 'zext' 'colonne_cast18' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 681 [1/1] (0.00ns)   --->   "%empty_49 = trunc i6 %colonne" [matrix_ti_mul.cpp:60]   --->   Operation 681 'trunc' 'empty_49' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_99 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %colonne, i5" [matrix_ti_mul.cpp:60]   --->   Operation 682 'bitconcatenate' 'tmp_99' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_168_cast21 = zext i11 %tmp_99" [matrix_ti_mul.cpp:60]   --->   Operation 683 'zext' 'tmp_168_cast21' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_168_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_49, i5" [matrix_ti_mul.cpp:60]   --->   Operation 684 'bitconcatenate' 'tmp_168_cast' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 685 [1/1] (1.73ns)   --->   "%empty_50 = add i10 %colonne_cast18, i10 %tmp_168_cast" [matrix_ti_mul.cpp:60]   --->   Operation 685 'add' 'empty_50' <Predicate = (!tmp_62)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 686 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_50" [matrix_ti_mul.cpp:60]   --->   Operation 686 'zext' 'p_cast' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 687 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64, i64 %p_cast" [matrix_ti_mul.cpp:60]   --->   Operation 687 'getelementptr' 'A_addr' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 688 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64, i64 %tmp_168_cast21" [matrix_ti_mul.cpp:64]   --->   Operation 688 'getelementptr' 'A_addr_1' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 689 [1/1] (0.00ns)   --->   "%empty_51 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 689 'or' 'empty_51' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_100 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_51" [matrix_ti_mul.cpp:60]   --->   Operation 690 'bitconcatenate' 'tmp_100' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 691 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64, i64 %tmp_100" [matrix_ti_mul.cpp:60]   --->   Operation 691 'getelementptr' 'A_addr_2' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 692 [1/1] (0.00ns)   --->   "%empty_52 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 692 'or' 'empty_52' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_101 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_52" [matrix_ti_mul.cpp:60]   --->   Operation 693 'bitconcatenate' 'tmp_101' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 694 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64, i64 %tmp_101" [matrix_ti_mul.cpp:60]   --->   Operation 694 'getelementptr' 'A_addr_3' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 695 [1/1] (0.00ns)   --->   "%empty_53 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 695 'or' 'empty_53' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_102 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_53" [matrix_ti_mul.cpp:60]   --->   Operation 696 'bitconcatenate' 'tmp_102' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 697 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64, i64 %tmp_102" [matrix_ti_mul.cpp:60]   --->   Operation 697 'getelementptr' 'A_addr_4' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 698 [1/1] (0.00ns)   --->   "%empty_54 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 698 'or' 'empty_54' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_103 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_54" [matrix_ti_mul.cpp:60]   --->   Operation 699 'bitconcatenate' 'tmp_103' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 700 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64, i64 %tmp_103" [matrix_ti_mul.cpp:60]   --->   Operation 700 'getelementptr' 'A_addr_5' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 701 [1/1] (0.00ns)   --->   "%empty_55 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 701 'or' 'empty_55' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_55" [matrix_ti_mul.cpp:60]   --->   Operation 702 'bitconcatenate' 'tmp_104' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 703 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64, i64 %tmp_104" [matrix_ti_mul.cpp:60]   --->   Operation 703 'getelementptr' 'A_addr_6' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 704 [1/1] (0.00ns)   --->   "%empty_56 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 704 'or' 'empty_56' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_56" [matrix_ti_mul.cpp:60]   --->   Operation 705 'bitconcatenate' 'tmp_105' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 706 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64, i64 %tmp_105" [matrix_ti_mul.cpp:60]   --->   Operation 706 'getelementptr' 'A_addr_7' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 707 [1/1] (0.00ns)   --->   "%empty_57 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 707 'or' 'empty_57' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_106 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_57" [matrix_ti_mul.cpp:60]   --->   Operation 708 'bitconcatenate' 'tmp_106' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 709 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64, i64 %tmp_106" [matrix_ti_mul.cpp:60]   --->   Operation 709 'getelementptr' 'A_addr_8' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 710 [1/1] (0.00ns)   --->   "%empty_58 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 710 'or' 'empty_58' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_58" [matrix_ti_mul.cpp:60]   --->   Operation 711 'bitconcatenate' 'tmp_107' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 712 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64, i64 %tmp_107" [matrix_ti_mul.cpp:60]   --->   Operation 712 'getelementptr' 'A_addr_9' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 713 [1/1] (0.00ns)   --->   "%empty_59 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 713 'or' 'empty_59' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_108 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_59" [matrix_ti_mul.cpp:60]   --->   Operation 714 'bitconcatenate' 'tmp_108' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 715 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64, i64 %tmp_108" [matrix_ti_mul.cpp:60]   --->   Operation 715 'getelementptr' 'A_addr_10' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 716 [1/1] (0.00ns)   --->   "%empty_60 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 716 'or' 'empty_60' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_60" [matrix_ti_mul.cpp:60]   --->   Operation 717 'bitconcatenate' 'tmp_109' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 718 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64, i64 %tmp_109" [matrix_ti_mul.cpp:60]   --->   Operation 718 'getelementptr' 'A_addr_11' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 719 [1/1] (0.00ns)   --->   "%empty_61 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 719 'or' 'empty_61' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_110 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_61" [matrix_ti_mul.cpp:60]   --->   Operation 720 'bitconcatenate' 'tmp_110' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 721 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64, i64 %tmp_110" [matrix_ti_mul.cpp:60]   --->   Operation 721 'getelementptr' 'A_addr_12' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 722 [1/1] (0.00ns)   --->   "%empty_62 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 722 'or' 'empty_62' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_111 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_62" [matrix_ti_mul.cpp:60]   --->   Operation 723 'bitconcatenate' 'tmp_111' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 724 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64, i64 %tmp_111" [matrix_ti_mul.cpp:60]   --->   Operation 724 'getelementptr' 'A_addr_13' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 725 [1/1] (0.00ns)   --->   "%empty_63 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 725 'or' 'empty_63' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_112 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_63" [matrix_ti_mul.cpp:60]   --->   Operation 726 'bitconcatenate' 'tmp_112' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 727 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64, i64 %tmp_112" [matrix_ti_mul.cpp:60]   --->   Operation 727 'getelementptr' 'A_addr_14' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 728 [1/1] (0.00ns)   --->   "%empty_64 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 728 'or' 'empty_64' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_64" [matrix_ti_mul.cpp:60]   --->   Operation 729 'bitconcatenate' 'tmp_113' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 730 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64, i64 %tmp_113" [matrix_ti_mul.cpp:60]   --->   Operation 730 'getelementptr' 'A_addr_15' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 731 [1/1] (0.00ns)   --->   "%empty_65 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 731 'or' 'empty_65' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_65" [matrix_ti_mul.cpp:60]   --->   Operation 732 'bitconcatenate' 'tmp_114' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 733 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64, i64 %tmp_114" [matrix_ti_mul.cpp:60]   --->   Operation 733 'getelementptr' 'A_addr_16' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 734 [1/1] (0.00ns)   --->   "%empty_66 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 734 'or' 'empty_66' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_66" [matrix_ti_mul.cpp:60]   --->   Operation 735 'bitconcatenate' 'tmp_115' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 736 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64, i64 %tmp_115" [matrix_ti_mul.cpp:60]   --->   Operation 736 'getelementptr' 'A_addr_17' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 737 [1/1] (0.00ns)   --->   "%empty_67 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 737 'or' 'empty_67' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_116 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_67" [matrix_ti_mul.cpp:60]   --->   Operation 738 'bitconcatenate' 'tmp_116' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 739 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64, i64 %tmp_116" [matrix_ti_mul.cpp:60]   --->   Operation 739 'getelementptr' 'A_addr_18' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 740 [1/1] (0.00ns)   --->   "%empty_68 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 740 'or' 'empty_68' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_117 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_68" [matrix_ti_mul.cpp:60]   --->   Operation 741 'bitconcatenate' 'tmp_117' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 742 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64, i64 %tmp_117" [matrix_ti_mul.cpp:60]   --->   Operation 742 'getelementptr' 'A_addr_19' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 743 [1/1] (0.00ns)   --->   "%empty_69 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 743 'or' 'empty_69' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_69" [matrix_ti_mul.cpp:60]   --->   Operation 744 'bitconcatenate' 'tmp_118' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 745 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64, i64 %tmp_118" [matrix_ti_mul.cpp:60]   --->   Operation 745 'getelementptr' 'A_addr_20' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 746 [1/1] (0.00ns)   --->   "%empty_70 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 746 'or' 'empty_70' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_119 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_70" [matrix_ti_mul.cpp:60]   --->   Operation 747 'bitconcatenate' 'tmp_119' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 748 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64, i64 %tmp_119" [matrix_ti_mul.cpp:60]   --->   Operation 748 'getelementptr' 'A_addr_21' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 749 [1/1] (0.00ns)   --->   "%empty_71 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 749 'or' 'empty_71' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_71" [matrix_ti_mul.cpp:60]   --->   Operation 750 'bitconcatenate' 'tmp_120' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 751 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64, i64 %tmp_120" [matrix_ti_mul.cpp:60]   --->   Operation 751 'getelementptr' 'A_addr_22' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 752 [1/1] (0.00ns)   --->   "%empty_72 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 752 'or' 'empty_72' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_72" [matrix_ti_mul.cpp:60]   --->   Operation 753 'bitconcatenate' 'tmp_121' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 754 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64, i64 %tmp_121" [matrix_ti_mul.cpp:60]   --->   Operation 754 'getelementptr' 'A_addr_23' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 755 [1/1] (0.00ns)   --->   "%empty_73 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 755 'or' 'empty_73' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_73" [matrix_ti_mul.cpp:60]   --->   Operation 756 'bitconcatenate' 'tmp_122' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 757 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64, i64 %tmp_122" [matrix_ti_mul.cpp:60]   --->   Operation 757 'getelementptr' 'A_addr_24' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 758 [1/1] (0.00ns)   --->   "%empty_74 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 758 'or' 'empty_74' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_74" [matrix_ti_mul.cpp:60]   --->   Operation 759 'bitconcatenate' 'tmp_123' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 760 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64, i64 %tmp_123" [matrix_ti_mul.cpp:60]   --->   Operation 760 'getelementptr' 'A_addr_25' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 761 [1/1] (0.00ns)   --->   "%empty_75 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 761 'or' 'empty_75' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_75" [matrix_ti_mul.cpp:60]   --->   Operation 762 'bitconcatenate' 'tmp_124' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 763 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64, i64 %tmp_124" [matrix_ti_mul.cpp:60]   --->   Operation 763 'getelementptr' 'A_addr_26' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 764 [1/1] (0.00ns)   --->   "%empty_76 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 764 'or' 'empty_76' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_76" [matrix_ti_mul.cpp:60]   --->   Operation 765 'bitconcatenate' 'tmp_125' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 766 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64, i64 %tmp_125" [matrix_ti_mul.cpp:60]   --->   Operation 766 'getelementptr' 'A_addr_27' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 767 [1/1] (0.00ns)   --->   "%empty_77 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 767 'or' 'empty_77' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_77" [matrix_ti_mul.cpp:60]   --->   Operation 768 'bitconcatenate' 'tmp_126' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 769 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64, i64 %tmp_126" [matrix_ti_mul.cpp:60]   --->   Operation 769 'getelementptr' 'A_addr_28' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 770 [1/1] (0.00ns)   --->   "%empty_78 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 770 'or' 'empty_78' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_78" [matrix_ti_mul.cpp:60]   --->   Operation 771 'bitconcatenate' 'tmp_127' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 772 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64, i64 %tmp_127" [matrix_ti_mul.cpp:60]   --->   Operation 772 'getelementptr' 'A_addr_29' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 773 [1/1] (0.00ns)   --->   "%empty_79 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 773 'or' 'empty_79' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_79" [matrix_ti_mul.cpp:60]   --->   Operation 774 'bitconcatenate' 'tmp_128' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 775 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64, i64 %tmp_128" [matrix_ti_mul.cpp:60]   --->   Operation 775 'getelementptr' 'A_addr_30' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 776 [1/1] (0.00ns)   --->   "%empty_80 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 776 'or' 'empty_80' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_80" [matrix_ti_mul.cpp:60]   --->   Operation 777 'bitconcatenate' 'tmp_129' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 778 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64, i64 %tmp_129" [matrix_ti_mul.cpp:60]   --->   Operation 778 'getelementptr' 'A_addr_31' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 779 [1/1] (0.00ns)   --->   "%empty_81 = or i11 %tmp_99, i11" [matrix_ti_mul.cpp:60]   --->   Operation 779 'or' 'empty_81' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %empty_81" [matrix_ti_mul.cpp:60]   --->   Operation 780 'bitconcatenate' 'tmp_130' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 781 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64, i64 %tmp_130" [matrix_ti_mul.cpp:60]   --->   Operation 781 'getelementptr' 'A_addr_32' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 782 [1/1] (0.00ns)   --->   "%Ainverse_addr_32 = getelementptr i32 %Ainverse, i64, i64 %tmp_168_cast21" [matrix_ti_mul.cpp:60]   --->   Operation 782 'getelementptr' 'Ainverse_addr_32' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 783 [1/1] (0.00ns)   --->   "%Ainverse_addr_33 = getelementptr i32 %Ainverse, i64, i64 %tmp_100" [matrix_ti_mul.cpp:60]   --->   Operation 783 'getelementptr' 'Ainverse_addr_33' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 784 [1/1] (0.00ns)   --->   "%Ainverse_addr_34 = getelementptr i32 %Ainverse, i64, i64 %tmp_101" [matrix_ti_mul.cpp:60]   --->   Operation 784 'getelementptr' 'Ainverse_addr_34' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 785 [1/1] (0.00ns)   --->   "%Ainverse_addr_35 = getelementptr i32 %Ainverse, i64, i64 %tmp_102" [matrix_ti_mul.cpp:60]   --->   Operation 785 'getelementptr' 'Ainverse_addr_35' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 786 [1/1] (0.00ns)   --->   "%Ainverse_addr_36 = getelementptr i32 %Ainverse, i64, i64 %tmp_103" [matrix_ti_mul.cpp:60]   --->   Operation 786 'getelementptr' 'Ainverse_addr_36' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 787 [1/1] (0.00ns)   --->   "%Ainverse_addr_37 = getelementptr i32 %Ainverse, i64, i64 %tmp_104" [matrix_ti_mul.cpp:60]   --->   Operation 787 'getelementptr' 'Ainverse_addr_37' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 788 [1/1] (0.00ns)   --->   "%Ainverse_addr_38 = getelementptr i32 %Ainverse, i64, i64 %tmp_105" [matrix_ti_mul.cpp:60]   --->   Operation 788 'getelementptr' 'Ainverse_addr_38' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 789 [1/1] (0.00ns)   --->   "%Ainverse_addr_39 = getelementptr i32 %Ainverse, i64, i64 %tmp_106" [matrix_ti_mul.cpp:60]   --->   Operation 789 'getelementptr' 'Ainverse_addr_39' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 790 [1/1] (0.00ns)   --->   "%Ainverse_addr_40 = getelementptr i32 %Ainverse, i64, i64 %tmp_107" [matrix_ti_mul.cpp:60]   --->   Operation 790 'getelementptr' 'Ainverse_addr_40' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 791 [1/1] (0.00ns)   --->   "%Ainverse_addr_41 = getelementptr i32 %Ainverse, i64, i64 %tmp_108" [matrix_ti_mul.cpp:60]   --->   Operation 791 'getelementptr' 'Ainverse_addr_41' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 792 [1/1] (0.00ns)   --->   "%Ainverse_addr_42 = getelementptr i32 %Ainverse, i64, i64 %tmp_109" [matrix_ti_mul.cpp:60]   --->   Operation 792 'getelementptr' 'Ainverse_addr_42' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 793 [1/1] (0.00ns)   --->   "%Ainverse_addr_43 = getelementptr i32 %Ainverse, i64, i64 %tmp_110" [matrix_ti_mul.cpp:60]   --->   Operation 793 'getelementptr' 'Ainverse_addr_43' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 794 [1/1] (0.00ns)   --->   "%Ainverse_addr_44 = getelementptr i32 %Ainverse, i64, i64 %tmp_111" [matrix_ti_mul.cpp:60]   --->   Operation 794 'getelementptr' 'Ainverse_addr_44' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 795 [1/1] (0.00ns)   --->   "%Ainverse_addr_45 = getelementptr i32 %Ainverse, i64, i64 %tmp_112" [matrix_ti_mul.cpp:60]   --->   Operation 795 'getelementptr' 'Ainverse_addr_45' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 796 [1/1] (0.00ns)   --->   "%Ainverse_addr_46 = getelementptr i32 %Ainverse, i64, i64 %tmp_113" [matrix_ti_mul.cpp:60]   --->   Operation 796 'getelementptr' 'Ainverse_addr_46' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 797 [1/1] (0.00ns)   --->   "%Ainverse_addr_47 = getelementptr i32 %Ainverse, i64, i64 %tmp_114" [matrix_ti_mul.cpp:60]   --->   Operation 797 'getelementptr' 'Ainverse_addr_47' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 798 [1/1] (0.00ns)   --->   "%Ainverse_addr_48 = getelementptr i32 %Ainverse, i64, i64 %tmp_115" [matrix_ti_mul.cpp:60]   --->   Operation 798 'getelementptr' 'Ainverse_addr_48' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 799 [1/1] (0.00ns)   --->   "%Ainverse_addr_49 = getelementptr i32 %Ainverse, i64, i64 %tmp_116" [matrix_ti_mul.cpp:60]   --->   Operation 799 'getelementptr' 'Ainverse_addr_49' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 800 [1/1] (0.00ns)   --->   "%Ainverse_addr_50 = getelementptr i32 %Ainverse, i64, i64 %tmp_117" [matrix_ti_mul.cpp:60]   --->   Operation 800 'getelementptr' 'Ainverse_addr_50' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 801 [1/1] (0.00ns)   --->   "%Ainverse_addr_51 = getelementptr i32 %Ainverse, i64, i64 %tmp_118" [matrix_ti_mul.cpp:60]   --->   Operation 801 'getelementptr' 'Ainverse_addr_51' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 802 [1/1] (0.00ns)   --->   "%Ainverse_addr_52 = getelementptr i32 %Ainverse, i64, i64 %tmp_119" [matrix_ti_mul.cpp:60]   --->   Operation 802 'getelementptr' 'Ainverse_addr_52' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 803 [1/1] (0.00ns)   --->   "%Ainverse_addr_53 = getelementptr i32 %Ainverse, i64, i64 %tmp_120" [matrix_ti_mul.cpp:60]   --->   Operation 803 'getelementptr' 'Ainverse_addr_53' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 804 [1/1] (0.00ns)   --->   "%Ainverse_addr_54 = getelementptr i32 %Ainverse, i64, i64 %tmp_121" [matrix_ti_mul.cpp:60]   --->   Operation 804 'getelementptr' 'Ainverse_addr_54' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 805 [1/1] (0.00ns)   --->   "%Ainverse_addr_55 = getelementptr i32 %Ainverse, i64, i64 %tmp_122" [matrix_ti_mul.cpp:60]   --->   Operation 805 'getelementptr' 'Ainverse_addr_55' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 806 [1/1] (0.00ns)   --->   "%Ainverse_addr_56 = getelementptr i32 %Ainverse, i64, i64 %tmp_123" [matrix_ti_mul.cpp:60]   --->   Operation 806 'getelementptr' 'Ainverse_addr_56' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 807 [1/1] (0.00ns)   --->   "%Ainverse_addr_57 = getelementptr i32 %Ainverse, i64, i64 %tmp_124" [matrix_ti_mul.cpp:60]   --->   Operation 807 'getelementptr' 'Ainverse_addr_57' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 808 [1/1] (0.00ns)   --->   "%Ainverse_addr_58 = getelementptr i32 %Ainverse, i64, i64 %tmp_125" [matrix_ti_mul.cpp:60]   --->   Operation 808 'getelementptr' 'Ainverse_addr_58' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 809 [1/1] (0.00ns)   --->   "%Ainverse_addr_59 = getelementptr i32 %Ainverse, i64, i64 %tmp_126" [matrix_ti_mul.cpp:60]   --->   Operation 809 'getelementptr' 'Ainverse_addr_59' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 810 [1/1] (0.00ns)   --->   "%Ainverse_addr_60 = getelementptr i32 %Ainverse, i64, i64 %tmp_127" [matrix_ti_mul.cpp:60]   --->   Operation 810 'getelementptr' 'Ainverse_addr_60' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 811 [1/1] (0.00ns)   --->   "%Ainverse_addr_61 = getelementptr i32 %Ainverse, i64, i64 %tmp_128" [matrix_ti_mul.cpp:60]   --->   Operation 811 'getelementptr' 'Ainverse_addr_61' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 812 [1/1] (0.00ns)   --->   "%Ainverse_addr_62 = getelementptr i32 %Ainverse, i64, i64 %tmp_129" [matrix_ti_mul.cpp:60]   --->   Operation 812 'getelementptr' 'Ainverse_addr_62' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 813 [1/1] (0.00ns)   --->   "%Ainverse_addr_63 = getelementptr i32 %Ainverse, i64, i64 %tmp_130" [matrix_ti_mul.cpp:60]   --->   Operation 813 'getelementptr' 'Ainverse_addr_63' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 814 [1/1] (0.00ns)   --->   "%indvars_iv29_cast = sext i6 %indvars_iv29" [matrix_ti_mul.cpp:60]   --->   Operation 814 'sext' 'indvars_iv29_cast' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 815 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [matrix_ti_mul.cpp:60]   --->   Operation 815 'specloopname' 'specloopname_ln60' <Predicate = (!tmp_62)> <Delay = 0.00>
ST_66 : Operation 816 [1/1] (1.82ns)   --->   "%add_ln60 = add i6, i6 %colonne" [matrix_ti_mul.cpp:60]   --->   Operation 816 'add' 'add_ln60' <Predicate = (!tmp_62)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 817 [1/1] (1.76ns)   --->   "%br_ln61 = br void %bb132" [matrix_ti_mul.cpp:61]   --->   Operation 817 'br' 'br_ln61' <Predicate = (!tmp_62)> <Delay = 1.76>
ST_66 : Operation 818 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb131"   --->   Operation 818 'br' 'br_ln0' <Predicate = (tmp_62)> <Delay = 1.76>

State 67 <SV = 66> <Delay = 4.98>
ST_67 : Operation 819 [1/1] (0.00ns)   --->   "%ligne = phi i11 %indvars_iv29_cast, void %.split5, i11 %add_ln61, void %bb132.split" [matrix_ti_mul.cpp:60]   --->   Operation 819 'phi' 'ligne' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 820 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i11 %ligne" [matrix_ti_mul.cpp:62]   --->   Operation 820 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_131 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %ligne, i5" [matrix_ti_mul.cpp:62]   --->   Operation 821 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i16 %tmp_131" [matrix_ti_mul.cpp:62]   --->   Operation 822 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_200_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln62, i5" [matrix_ti_mul.cpp:62]   --->   Operation 823 'bitconcatenate' 'tmp_200_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 824 [1/1] (1.73ns)   --->   "%add_ln62 = add i10 %colonne_cast18, i10 %tmp_200_cast" [matrix_ti_mul.cpp:62]   --->   Operation 824 'add' 'add_ln62' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i10 %add_ln62" [matrix_ti_mul.cpp:62]   --->   Operation 825 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 826 [1/1] (0.00ns)   --->   "%A_addr_66 = getelementptr i32 %A, i64, i64 %zext_ln62_1" [matrix_ti_mul.cpp:62]   --->   Operation 826 'getelementptr' 'A_addr_66' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 827 [1/1] (0.00ns)   --->   "%A_addr_67 = getelementptr i32 %A, i64, i64 %zext_ln62" [matrix_ti_mul.cpp:64]   --->   Operation 827 'getelementptr' 'A_addr_67' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 828 [1/1] (0.00ns)   --->   "%or_ln64 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 828 'or' 'or_ln64' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_132 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64" [matrix_ti_mul.cpp:64]   --->   Operation 829 'bitconcatenate' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 830 [1/1] (0.00ns)   --->   "%A_addr_68 = getelementptr i32 %A, i64, i64 %tmp_132" [matrix_ti_mul.cpp:64]   --->   Operation 830 'getelementptr' 'A_addr_68' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 831 [1/1] (0.00ns)   --->   "%or_ln64_1 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 831 'or' 'or_ln64_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_133 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_1" [matrix_ti_mul.cpp:64]   --->   Operation 832 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 833 [1/1] (0.00ns)   --->   "%A_addr_69 = getelementptr i32 %A, i64, i64 %tmp_133" [matrix_ti_mul.cpp:64]   --->   Operation 833 'getelementptr' 'A_addr_69' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln64_2 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 834 'or' 'or_ln64_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_134 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_2" [matrix_ti_mul.cpp:64]   --->   Operation 835 'bitconcatenate' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 836 [1/1] (0.00ns)   --->   "%A_addr_70 = getelementptr i32 %A, i64, i64 %tmp_134" [matrix_ti_mul.cpp:64]   --->   Operation 836 'getelementptr' 'A_addr_70' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 837 [1/1] (0.00ns)   --->   "%or_ln64_3 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 837 'or' 'or_ln64_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_3" [matrix_ti_mul.cpp:64]   --->   Operation 838 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 839 [1/1] (0.00ns)   --->   "%A_addr_71 = getelementptr i32 %A, i64, i64 %tmp_135" [matrix_ti_mul.cpp:64]   --->   Operation 839 'getelementptr' 'A_addr_71' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 840 [1/1] (0.00ns)   --->   "%or_ln64_4 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 840 'or' 'or_ln64_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_136 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_4" [matrix_ti_mul.cpp:64]   --->   Operation 841 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 842 [1/1] (0.00ns)   --->   "%A_addr_72 = getelementptr i32 %A, i64, i64 %tmp_136" [matrix_ti_mul.cpp:64]   --->   Operation 842 'getelementptr' 'A_addr_72' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 843 [1/1] (0.00ns)   --->   "%or_ln64_5 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 843 'or' 'or_ln64_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_137 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_5" [matrix_ti_mul.cpp:64]   --->   Operation 844 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 845 [1/1] (0.00ns)   --->   "%A_addr_73 = getelementptr i32 %A, i64, i64 %tmp_137" [matrix_ti_mul.cpp:64]   --->   Operation 845 'getelementptr' 'A_addr_73' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 846 [1/1] (0.00ns)   --->   "%or_ln64_6 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 846 'or' 'or_ln64_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_138 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_6" [matrix_ti_mul.cpp:64]   --->   Operation 847 'bitconcatenate' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 848 [1/1] (0.00ns)   --->   "%A_addr_74 = getelementptr i32 %A, i64, i64 %tmp_138" [matrix_ti_mul.cpp:64]   --->   Operation 848 'getelementptr' 'A_addr_74' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 849 [1/1] (0.00ns)   --->   "%or_ln64_7 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 849 'or' 'or_ln64_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_139 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_7" [matrix_ti_mul.cpp:64]   --->   Operation 850 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 851 [1/1] (0.00ns)   --->   "%A_addr_75 = getelementptr i32 %A, i64, i64 %tmp_139" [matrix_ti_mul.cpp:64]   --->   Operation 851 'getelementptr' 'A_addr_75' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 852 [1/1] (0.00ns)   --->   "%or_ln64_8 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 852 'or' 'or_ln64_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_8" [matrix_ti_mul.cpp:64]   --->   Operation 853 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 854 [1/1] (0.00ns)   --->   "%A_addr_76 = getelementptr i32 %A, i64, i64 %tmp_140" [matrix_ti_mul.cpp:64]   --->   Operation 854 'getelementptr' 'A_addr_76' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 855 [1/1] (0.00ns)   --->   "%or_ln64_9 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 855 'or' 'or_ln64_9' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_141 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_9" [matrix_ti_mul.cpp:64]   --->   Operation 856 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 857 [1/1] (0.00ns)   --->   "%A_addr_77 = getelementptr i32 %A, i64, i64 %tmp_141" [matrix_ti_mul.cpp:64]   --->   Operation 857 'getelementptr' 'A_addr_77' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 858 [1/1] (0.00ns)   --->   "%or_ln64_10 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 858 'or' 'or_ln64_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_142 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_10" [matrix_ti_mul.cpp:64]   --->   Operation 859 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 860 [1/1] (0.00ns)   --->   "%A_addr_78 = getelementptr i32 %A, i64, i64 %tmp_142" [matrix_ti_mul.cpp:64]   --->   Operation 860 'getelementptr' 'A_addr_78' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 861 [1/1] (0.00ns)   --->   "%or_ln64_11 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 861 'or' 'or_ln64_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_143 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_11" [matrix_ti_mul.cpp:64]   --->   Operation 862 'bitconcatenate' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 863 [1/1] (0.00ns)   --->   "%A_addr_79 = getelementptr i32 %A, i64, i64 %tmp_143" [matrix_ti_mul.cpp:64]   --->   Operation 863 'getelementptr' 'A_addr_79' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 864 [1/1] (0.00ns)   --->   "%or_ln64_12 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 864 'or' 'or_ln64_12' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_12" [matrix_ti_mul.cpp:64]   --->   Operation 865 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 866 [1/1] (0.00ns)   --->   "%A_addr_80 = getelementptr i32 %A, i64, i64 %tmp_144" [matrix_ti_mul.cpp:64]   --->   Operation 866 'getelementptr' 'A_addr_80' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 867 [1/1] (0.00ns)   --->   "%or_ln64_13 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 867 'or' 'or_ln64_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_145 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_13" [matrix_ti_mul.cpp:64]   --->   Operation 868 'bitconcatenate' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 869 [1/1] (0.00ns)   --->   "%A_addr_81 = getelementptr i32 %A, i64, i64 %tmp_145" [matrix_ti_mul.cpp:64]   --->   Operation 869 'getelementptr' 'A_addr_81' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 870 [1/1] (0.00ns)   --->   "%or_ln64_14 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 870 'or' 'or_ln64_14' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_146 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_14" [matrix_ti_mul.cpp:64]   --->   Operation 871 'bitconcatenate' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 872 [1/1] (0.00ns)   --->   "%A_addr_82 = getelementptr i32 %A, i64, i64 %tmp_146" [matrix_ti_mul.cpp:64]   --->   Operation 872 'getelementptr' 'A_addr_82' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 873 [1/1] (0.00ns)   --->   "%or_ln64_15 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 873 'or' 'or_ln64_15' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_147 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_15" [matrix_ti_mul.cpp:64]   --->   Operation 874 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 875 [1/1] (0.00ns)   --->   "%A_addr_83 = getelementptr i32 %A, i64, i64 %tmp_147" [matrix_ti_mul.cpp:64]   --->   Operation 875 'getelementptr' 'A_addr_83' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 876 [1/1] (0.00ns)   --->   "%or_ln64_16 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 876 'or' 'or_ln64_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_16" [matrix_ti_mul.cpp:64]   --->   Operation 877 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 878 [1/1] (0.00ns)   --->   "%A_addr_84 = getelementptr i32 %A, i64, i64 %tmp_148" [matrix_ti_mul.cpp:64]   --->   Operation 878 'getelementptr' 'A_addr_84' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 879 [1/1] (0.00ns)   --->   "%or_ln64_17 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 879 'or' 'or_ln64_17' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_149 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_17" [matrix_ti_mul.cpp:64]   --->   Operation 880 'bitconcatenate' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 881 [1/1] (0.00ns)   --->   "%A_addr_85 = getelementptr i32 %A, i64, i64 %tmp_149" [matrix_ti_mul.cpp:64]   --->   Operation 881 'getelementptr' 'A_addr_85' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 882 [1/1] (0.00ns)   --->   "%or_ln64_18 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 882 'or' 'or_ln64_18' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_150 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_18" [matrix_ti_mul.cpp:64]   --->   Operation 883 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 884 [1/1] (0.00ns)   --->   "%A_addr_86 = getelementptr i32 %A, i64, i64 %tmp_150" [matrix_ti_mul.cpp:64]   --->   Operation 884 'getelementptr' 'A_addr_86' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 885 [1/1] (0.00ns)   --->   "%or_ln64_19 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 885 'or' 'or_ln64_19' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_151 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_19" [matrix_ti_mul.cpp:64]   --->   Operation 886 'bitconcatenate' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 887 [1/1] (0.00ns)   --->   "%A_addr_87 = getelementptr i32 %A, i64, i64 %tmp_151" [matrix_ti_mul.cpp:64]   --->   Operation 887 'getelementptr' 'A_addr_87' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 888 [1/1] (0.00ns)   --->   "%or_ln64_20 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 888 'or' 'or_ln64_20' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_152 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_20" [matrix_ti_mul.cpp:64]   --->   Operation 889 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 890 [1/1] (0.00ns)   --->   "%A_addr_88 = getelementptr i32 %A, i64, i64 %tmp_152" [matrix_ti_mul.cpp:64]   --->   Operation 890 'getelementptr' 'A_addr_88' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 891 [1/1] (0.00ns)   --->   "%or_ln64_21 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 891 'or' 'or_ln64_21' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 892 [1/1] (0.00ns)   --->   "%tmp_153 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_21" [matrix_ti_mul.cpp:64]   --->   Operation 892 'bitconcatenate' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 893 [1/1] (0.00ns)   --->   "%A_addr_89 = getelementptr i32 %A, i64, i64 %tmp_153" [matrix_ti_mul.cpp:64]   --->   Operation 893 'getelementptr' 'A_addr_89' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 894 [1/1] (0.00ns)   --->   "%or_ln64_22 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 894 'or' 'or_ln64_22' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_154 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_22" [matrix_ti_mul.cpp:64]   --->   Operation 895 'bitconcatenate' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 896 [1/1] (0.00ns)   --->   "%A_addr_90 = getelementptr i32 %A, i64, i64 %tmp_154" [matrix_ti_mul.cpp:64]   --->   Operation 896 'getelementptr' 'A_addr_90' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 897 [1/1] (0.00ns)   --->   "%or_ln64_23 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 897 'or' 'or_ln64_23' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_155 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_23" [matrix_ti_mul.cpp:64]   --->   Operation 898 'bitconcatenate' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 899 [1/1] (0.00ns)   --->   "%A_addr_91 = getelementptr i32 %A, i64, i64 %tmp_155" [matrix_ti_mul.cpp:64]   --->   Operation 899 'getelementptr' 'A_addr_91' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 900 [1/1] (0.00ns)   --->   "%or_ln64_24 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 900 'or' 'or_ln64_24' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_156 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_24" [matrix_ti_mul.cpp:64]   --->   Operation 901 'bitconcatenate' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 902 [1/1] (0.00ns)   --->   "%A_addr_92 = getelementptr i32 %A, i64, i64 %tmp_156" [matrix_ti_mul.cpp:64]   --->   Operation 902 'getelementptr' 'A_addr_92' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 903 [1/1] (0.00ns)   --->   "%or_ln64_25 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 903 'or' 'or_ln64_25' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_157 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_25" [matrix_ti_mul.cpp:64]   --->   Operation 904 'bitconcatenate' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 905 [1/1] (0.00ns)   --->   "%A_addr_93 = getelementptr i32 %A, i64, i64 %tmp_157" [matrix_ti_mul.cpp:64]   --->   Operation 905 'getelementptr' 'A_addr_93' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 906 [1/1] (0.00ns)   --->   "%or_ln64_26 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 906 'or' 'or_ln64_26' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_158 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_26" [matrix_ti_mul.cpp:64]   --->   Operation 907 'bitconcatenate' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 908 [1/1] (0.00ns)   --->   "%A_addr_94 = getelementptr i32 %A, i64, i64 %tmp_158" [matrix_ti_mul.cpp:64]   --->   Operation 908 'getelementptr' 'A_addr_94' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 909 [1/1] (0.00ns)   --->   "%or_ln64_27 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 909 'or' 'or_ln64_27' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_159 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_27" [matrix_ti_mul.cpp:64]   --->   Operation 910 'bitconcatenate' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 911 [1/1] (0.00ns)   --->   "%A_addr_95 = getelementptr i32 %A, i64, i64 %tmp_159" [matrix_ti_mul.cpp:64]   --->   Operation 911 'getelementptr' 'A_addr_95' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 912 [1/1] (0.00ns)   --->   "%or_ln64_28 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 912 'or' 'or_ln64_28' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_160 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_28" [matrix_ti_mul.cpp:64]   --->   Operation 913 'bitconcatenate' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 914 [1/1] (0.00ns)   --->   "%A_addr_96 = getelementptr i32 %A, i64, i64 %tmp_160" [matrix_ti_mul.cpp:64]   --->   Operation 914 'getelementptr' 'A_addr_96' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 915 [1/1] (0.00ns)   --->   "%or_ln64_29 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 915 'or' 'or_ln64_29' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_161 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_29" [matrix_ti_mul.cpp:64]   --->   Operation 916 'bitconcatenate' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 917 [1/1] (0.00ns)   --->   "%A_addr_97 = getelementptr i32 %A, i64, i64 %tmp_161" [matrix_ti_mul.cpp:64]   --->   Operation 917 'getelementptr' 'A_addr_97' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 918 [1/1] (0.00ns)   --->   "%or_ln64_30 = or i16 %tmp_131, i16" [matrix_ti_mul.cpp:64]   --->   Operation 918 'or' 'or_ln64_30' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_162 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48, i16 %or_ln64_30" [matrix_ti_mul.cpp:64]   --->   Operation 919 'bitconcatenate' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 920 [1/1] (0.00ns)   --->   "%A_addr_98 = getelementptr i32 %A, i64, i64 %tmp_162" [matrix_ti_mul.cpp:64]   --->   Operation 920 'getelementptr' 'A_addr_98' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 921 [1/1] (0.00ns)   --->   "%Ainverse_addr_64 = getelementptr i32 %Ainverse, i64, i64 %zext_ln62" [matrix_ti_mul.cpp:65]   --->   Operation 921 'getelementptr' 'Ainverse_addr_64' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 922 [1/1] (0.00ns)   --->   "%Ainverse_addr_65 = getelementptr i32 %Ainverse, i64, i64 %tmp_132" [matrix_ti_mul.cpp:65]   --->   Operation 922 'getelementptr' 'Ainverse_addr_65' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 923 [1/1] (0.00ns)   --->   "%Ainverse_addr_66 = getelementptr i32 %Ainverse, i64, i64 %tmp_133" [matrix_ti_mul.cpp:65]   --->   Operation 923 'getelementptr' 'Ainverse_addr_66' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 924 [1/1] (0.00ns)   --->   "%Ainverse_addr_67 = getelementptr i32 %Ainverse, i64, i64 %tmp_134" [matrix_ti_mul.cpp:65]   --->   Operation 924 'getelementptr' 'Ainverse_addr_67' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 925 [1/1] (0.00ns)   --->   "%Ainverse_addr_68 = getelementptr i32 %Ainverse, i64, i64 %tmp_135" [matrix_ti_mul.cpp:65]   --->   Operation 925 'getelementptr' 'Ainverse_addr_68' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 926 [1/1] (0.00ns)   --->   "%Ainverse_addr_69 = getelementptr i32 %Ainverse, i64, i64 %tmp_136" [matrix_ti_mul.cpp:65]   --->   Operation 926 'getelementptr' 'Ainverse_addr_69' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 927 [1/1] (0.00ns)   --->   "%Ainverse_addr_70 = getelementptr i32 %Ainverse, i64, i64 %tmp_137" [matrix_ti_mul.cpp:65]   --->   Operation 927 'getelementptr' 'Ainverse_addr_70' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 928 [1/1] (0.00ns)   --->   "%Ainverse_addr_71 = getelementptr i32 %Ainverse, i64, i64 %tmp_138" [matrix_ti_mul.cpp:65]   --->   Operation 928 'getelementptr' 'Ainverse_addr_71' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 929 [1/1] (0.00ns)   --->   "%Ainverse_addr_72 = getelementptr i32 %Ainverse, i64, i64 %tmp_139" [matrix_ti_mul.cpp:65]   --->   Operation 929 'getelementptr' 'Ainverse_addr_72' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 930 [1/1] (0.00ns)   --->   "%Ainverse_addr_73 = getelementptr i32 %Ainverse, i64, i64 %tmp_140" [matrix_ti_mul.cpp:65]   --->   Operation 930 'getelementptr' 'Ainverse_addr_73' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 931 [1/1] (0.00ns)   --->   "%Ainverse_addr_74 = getelementptr i32 %Ainverse, i64, i64 %tmp_141" [matrix_ti_mul.cpp:65]   --->   Operation 931 'getelementptr' 'Ainverse_addr_74' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 932 [1/1] (0.00ns)   --->   "%Ainverse_addr_75 = getelementptr i32 %Ainverse, i64, i64 %tmp_142" [matrix_ti_mul.cpp:65]   --->   Operation 932 'getelementptr' 'Ainverse_addr_75' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 933 [1/1] (0.00ns)   --->   "%Ainverse_addr_76 = getelementptr i32 %Ainverse, i64, i64 %tmp_143" [matrix_ti_mul.cpp:65]   --->   Operation 933 'getelementptr' 'Ainverse_addr_76' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 934 [1/1] (0.00ns)   --->   "%Ainverse_addr_77 = getelementptr i32 %Ainverse, i64, i64 %tmp_144" [matrix_ti_mul.cpp:65]   --->   Operation 934 'getelementptr' 'Ainverse_addr_77' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 935 [1/1] (0.00ns)   --->   "%Ainverse_addr_78 = getelementptr i32 %Ainverse, i64, i64 %tmp_145" [matrix_ti_mul.cpp:65]   --->   Operation 935 'getelementptr' 'Ainverse_addr_78' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 936 [1/1] (0.00ns)   --->   "%Ainverse_addr_79 = getelementptr i32 %Ainverse, i64, i64 %tmp_146" [matrix_ti_mul.cpp:65]   --->   Operation 936 'getelementptr' 'Ainverse_addr_79' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 937 [1/1] (0.00ns)   --->   "%Ainverse_addr_80 = getelementptr i32 %Ainverse, i64, i64 %tmp_147" [matrix_ti_mul.cpp:65]   --->   Operation 937 'getelementptr' 'Ainverse_addr_80' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 938 [1/1] (0.00ns)   --->   "%Ainverse_addr_81 = getelementptr i32 %Ainverse, i64, i64 %tmp_148" [matrix_ti_mul.cpp:65]   --->   Operation 938 'getelementptr' 'Ainverse_addr_81' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 939 [1/1] (0.00ns)   --->   "%Ainverse_addr_82 = getelementptr i32 %Ainverse, i64, i64 %tmp_149" [matrix_ti_mul.cpp:65]   --->   Operation 939 'getelementptr' 'Ainverse_addr_82' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 940 [1/1] (0.00ns)   --->   "%Ainverse_addr_83 = getelementptr i32 %Ainverse, i64, i64 %tmp_150" [matrix_ti_mul.cpp:65]   --->   Operation 940 'getelementptr' 'Ainverse_addr_83' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 941 [1/1] (0.00ns)   --->   "%Ainverse_addr_84 = getelementptr i32 %Ainverse, i64, i64 %tmp_151" [matrix_ti_mul.cpp:65]   --->   Operation 941 'getelementptr' 'Ainverse_addr_84' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 942 [1/1] (0.00ns)   --->   "%Ainverse_addr_85 = getelementptr i32 %Ainverse, i64, i64 %tmp_152" [matrix_ti_mul.cpp:65]   --->   Operation 942 'getelementptr' 'Ainverse_addr_85' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 943 [1/1] (0.00ns)   --->   "%Ainverse_addr_86 = getelementptr i32 %Ainverse, i64, i64 %tmp_153" [matrix_ti_mul.cpp:65]   --->   Operation 943 'getelementptr' 'Ainverse_addr_86' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 944 [1/1] (0.00ns)   --->   "%Ainverse_addr_87 = getelementptr i32 %Ainverse, i64, i64 %tmp_154" [matrix_ti_mul.cpp:65]   --->   Operation 944 'getelementptr' 'Ainverse_addr_87' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 945 [1/1] (0.00ns)   --->   "%Ainverse_addr_88 = getelementptr i32 %Ainverse, i64, i64 %tmp_155" [matrix_ti_mul.cpp:65]   --->   Operation 945 'getelementptr' 'Ainverse_addr_88' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 946 [1/1] (0.00ns)   --->   "%Ainverse_addr_89 = getelementptr i32 %Ainverse, i64, i64 %tmp_156" [matrix_ti_mul.cpp:65]   --->   Operation 946 'getelementptr' 'Ainverse_addr_89' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 947 [1/1] (0.00ns)   --->   "%Ainverse_addr_90 = getelementptr i32 %Ainverse, i64, i64 %tmp_157" [matrix_ti_mul.cpp:65]   --->   Operation 947 'getelementptr' 'Ainverse_addr_90' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 948 [1/1] (0.00ns)   --->   "%Ainverse_addr_91 = getelementptr i32 %Ainverse, i64, i64 %tmp_158" [matrix_ti_mul.cpp:65]   --->   Operation 948 'getelementptr' 'Ainverse_addr_91' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 949 [1/1] (0.00ns)   --->   "%Ainverse_addr_92 = getelementptr i32 %Ainverse, i64, i64 %tmp_159" [matrix_ti_mul.cpp:65]   --->   Operation 949 'getelementptr' 'Ainverse_addr_92' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 950 [1/1] (0.00ns)   --->   "%Ainverse_addr_93 = getelementptr i32 %Ainverse, i64, i64 %tmp_160" [matrix_ti_mul.cpp:65]   --->   Operation 950 'getelementptr' 'Ainverse_addr_93' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 951 [1/1] (0.00ns)   --->   "%Ainverse_addr_94 = getelementptr i32 %Ainverse, i64, i64 %tmp_161" [matrix_ti_mul.cpp:65]   --->   Operation 951 'getelementptr' 'Ainverse_addr_94' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 952 [1/1] (0.00ns)   --->   "%Ainverse_addr_95 = getelementptr i32 %Ainverse, i64, i64 %tmp_162" [matrix_ti_mul.cpp:65]   --->   Operation 952 'getelementptr' 'Ainverse_addr_95' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ligne, i32" [matrix_ti_mul.cpp:61]   --->   Operation 953 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 954 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 954 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 955 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp_63, void %bb132.split, void %._crit_edge.loopexit" [matrix_ti_mul.cpp:61]   --->   Operation 955 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 956 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr_66" [matrix_ti_mul.cpp:62]   --->   Operation 956 'load' 'A_load' <Predicate = (!tmp_63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 957 [2/2] (3.25ns)   --->   "%A_load_1 = load i10 %A_addr" [matrix_ti_mul.cpp:62]   --->   Operation 957 'load' 'A_load_1' <Predicate = (!tmp_63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 958 [1/1] (1.63ns)   --->   "%add_ln61 = add i11 %ligne, i11" [matrix_ti_mul.cpp:61]   --->   Operation 958 'add' 'add_ln61' <Predicate = (!tmp_63)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 959 [1/1] (1.82ns)   --->   "%add_ln60_1 = add i6 %indvars_iv29, i6" [matrix_ti_mul.cpp:60]   --->   Operation 959 'add' 'add_ln60_1' <Predicate = (tmp_63)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 960 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 960 'br' 'br_ln0' <Predicate = (tmp_63)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 3.25>
ST_68 : Operation 961 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr_66" [matrix_ti_mul.cpp:62]   --->   Operation 961 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 962 [1/2] (3.25ns)   --->   "%A_load_1 = load i10 %A_addr" [matrix_ti_mul.cpp:62]   --->   Operation 962 'load' 'A_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 69 <SV = 68> <Delay = 7.06>
ST_69 : Operation 963 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %A_load" [matrix_ti_mul.cpp:62]   --->   Operation 963 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 964 [1/1] (0.99ns)   --->   "%xor_ln62 = xor i32 %bitcast_ln62, i32" [matrix_ti_mul.cpp:62]   --->   Operation 964 'xor' 'xor_ln62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 965 [1/1] (0.00ns)   --->   "%bitcast_ln62_1 = bitcast i32 %xor_ln62" [matrix_ti_mul.cpp:62]   --->   Operation 965 'bitcast' 'bitcast_ln62_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 966 [16/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 966 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.07>
ST_70 : Operation 967 [15/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 967 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.07>
ST_71 : Operation 968 [14/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 968 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 969 [2/2] (3.25ns)   --->   "%A_load_2 = load i10 %A_addr_1" [matrix_ti_mul.cpp:64]   --->   Operation 969 'load' 'A_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 970 [2/2] (3.25ns)   --->   "%Ainverse_load = load i10 %Ainverse_addr_32" [matrix_ti_mul.cpp:65]   --->   Operation 970 'load' 'Ainverse_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 971 [2/2] (3.25ns)   --->   "%A_load_4 = load i10 %A_addr_2" [matrix_ti_mul.cpp:64]   --->   Operation 971 'load' 'A_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 972 [2/2] (3.25ns)   --->   "%Ainverse_load_2 = load i10 %Ainverse_addr_33" [matrix_ti_mul.cpp:65]   --->   Operation 972 'load' 'Ainverse_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 72 <SV = 71> <Delay = 6.07>
ST_72 : Operation 973 [13/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 973 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 974 [1/2] (3.25ns)   --->   "%A_load_2 = load i10 %A_addr_1" [matrix_ti_mul.cpp:64]   --->   Operation 974 'load' 'A_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 975 [1/2] (3.25ns)   --->   "%Ainverse_load = load i10 %Ainverse_addr_32" [matrix_ti_mul.cpp:65]   --->   Operation 975 'load' 'Ainverse_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 976 [1/2] (3.25ns)   --->   "%A_load_4 = load i10 %A_addr_2" [matrix_ti_mul.cpp:64]   --->   Operation 976 'load' 'A_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 977 [1/2] (3.25ns)   --->   "%Ainverse_load_2 = load i10 %Ainverse_addr_33" [matrix_ti_mul.cpp:65]   --->   Operation 977 'load' 'Ainverse_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 978 [2/2] (3.25ns)   --->   "%A_load_6 = load i10 %A_addr_3" [matrix_ti_mul.cpp:64]   --->   Operation 978 'load' 'A_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 979 [2/2] (3.25ns)   --->   "%Ainverse_load_4 = load i10 %Ainverse_addr_34" [matrix_ti_mul.cpp:65]   --->   Operation 979 'load' 'Ainverse_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 980 [2/2] (3.25ns)   --->   "%A_load_8 = load i10 %A_addr_4" [matrix_ti_mul.cpp:64]   --->   Operation 980 'load' 'A_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_72 : Operation 981 [2/2] (3.25ns)   --->   "%Ainverse_load_6 = load i10 %Ainverse_addr_35" [matrix_ti_mul.cpp:65]   --->   Operation 981 'load' 'Ainverse_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 73 <SV = 72> <Delay = 6.07>
ST_73 : Operation 982 [12/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 982 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 983 [1/2] (3.25ns)   --->   "%A_load_6 = load i10 %A_addr_3" [matrix_ti_mul.cpp:64]   --->   Operation 983 'load' 'A_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 984 [1/2] (3.25ns)   --->   "%Ainverse_load_4 = load i10 %Ainverse_addr_34" [matrix_ti_mul.cpp:65]   --->   Operation 984 'load' 'Ainverse_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 985 [1/2] (3.25ns)   --->   "%A_load_8 = load i10 %A_addr_4" [matrix_ti_mul.cpp:64]   --->   Operation 985 'load' 'A_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 986 [1/2] (3.25ns)   --->   "%Ainverse_load_6 = load i10 %Ainverse_addr_35" [matrix_ti_mul.cpp:65]   --->   Operation 986 'load' 'Ainverse_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 987 [2/2] (3.25ns)   --->   "%A_load_10 = load i10 %A_addr_5" [matrix_ti_mul.cpp:64]   --->   Operation 987 'load' 'A_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 988 [2/2] (3.25ns)   --->   "%Ainverse_load_8 = load i10 %Ainverse_addr_36" [matrix_ti_mul.cpp:65]   --->   Operation 988 'load' 'Ainverse_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 989 [2/2] (3.25ns)   --->   "%A_load_12 = load i10 %A_addr_6" [matrix_ti_mul.cpp:64]   --->   Operation 989 'load' 'A_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 990 [2/2] (3.25ns)   --->   "%Ainverse_load_10 = load i10 %Ainverse_addr_37" [matrix_ti_mul.cpp:65]   --->   Operation 990 'load' 'Ainverse_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 74 <SV = 73> <Delay = 6.07>
ST_74 : Operation 991 [11/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 991 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 992 [1/2] (3.25ns)   --->   "%A_load_10 = load i10 %A_addr_5" [matrix_ti_mul.cpp:64]   --->   Operation 992 'load' 'A_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 993 [1/2] (3.25ns)   --->   "%Ainverse_load_8 = load i10 %Ainverse_addr_36" [matrix_ti_mul.cpp:65]   --->   Operation 993 'load' 'Ainverse_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 994 [1/2] (3.25ns)   --->   "%A_load_12 = load i10 %A_addr_6" [matrix_ti_mul.cpp:64]   --->   Operation 994 'load' 'A_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 995 [1/2] (3.25ns)   --->   "%Ainverse_load_10 = load i10 %Ainverse_addr_37" [matrix_ti_mul.cpp:65]   --->   Operation 995 'load' 'Ainverse_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 996 [2/2] (3.25ns)   --->   "%A_load_14 = load i10 %A_addr_7" [matrix_ti_mul.cpp:64]   --->   Operation 996 'load' 'A_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 997 [2/2] (3.25ns)   --->   "%Ainverse_load_12 = load i10 %Ainverse_addr_38" [matrix_ti_mul.cpp:65]   --->   Operation 997 'load' 'Ainverse_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 998 [2/2] (3.25ns)   --->   "%A_load_16 = load i10 %A_addr_8" [matrix_ti_mul.cpp:64]   --->   Operation 998 'load' 'A_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 999 [2/2] (3.25ns)   --->   "%Ainverse_load_14 = load i10 %Ainverse_addr_39" [matrix_ti_mul.cpp:65]   --->   Operation 999 'load' 'Ainverse_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 75 <SV = 74> <Delay = 6.07>
ST_75 : Operation 1000 [10/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1000 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1001 [1/2] (3.25ns)   --->   "%A_load_14 = load i10 %A_addr_7" [matrix_ti_mul.cpp:64]   --->   Operation 1001 'load' 'A_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1002 [1/2] (3.25ns)   --->   "%Ainverse_load_12 = load i10 %Ainverse_addr_38" [matrix_ti_mul.cpp:65]   --->   Operation 1002 'load' 'Ainverse_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1003 [1/2] (3.25ns)   --->   "%A_load_16 = load i10 %A_addr_8" [matrix_ti_mul.cpp:64]   --->   Operation 1003 'load' 'A_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1004 [1/2] (3.25ns)   --->   "%Ainverse_load_14 = load i10 %Ainverse_addr_39" [matrix_ti_mul.cpp:65]   --->   Operation 1004 'load' 'Ainverse_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1005 [2/2] (3.25ns)   --->   "%A_load_18 = load i10 %A_addr_9" [matrix_ti_mul.cpp:64]   --->   Operation 1005 'load' 'A_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1006 [2/2] (3.25ns)   --->   "%Ainverse_load_16 = load i10 %Ainverse_addr_40" [matrix_ti_mul.cpp:65]   --->   Operation 1006 'load' 'Ainverse_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1007 [2/2] (3.25ns)   --->   "%A_load_20 = load i10 %A_addr_10" [matrix_ti_mul.cpp:64]   --->   Operation 1007 'load' 'A_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 1008 [2/2] (3.25ns)   --->   "%Ainverse_load_18 = load i10 %Ainverse_addr_41" [matrix_ti_mul.cpp:65]   --->   Operation 1008 'load' 'Ainverse_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 76 <SV = 75> <Delay = 6.07>
ST_76 : Operation 1009 [9/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1009 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1010 [1/2] (3.25ns)   --->   "%A_load_18 = load i10 %A_addr_9" [matrix_ti_mul.cpp:64]   --->   Operation 1010 'load' 'A_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1011 [1/2] (3.25ns)   --->   "%Ainverse_load_16 = load i10 %Ainverse_addr_40" [matrix_ti_mul.cpp:65]   --->   Operation 1011 'load' 'Ainverse_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1012 [1/2] (3.25ns)   --->   "%A_load_20 = load i10 %A_addr_10" [matrix_ti_mul.cpp:64]   --->   Operation 1012 'load' 'A_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1013 [1/2] (3.25ns)   --->   "%Ainverse_load_18 = load i10 %Ainverse_addr_41" [matrix_ti_mul.cpp:65]   --->   Operation 1013 'load' 'Ainverse_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1014 [2/2] (3.25ns)   --->   "%A_load_22 = load i10 %A_addr_11" [matrix_ti_mul.cpp:64]   --->   Operation 1014 'load' 'A_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1015 [2/2] (3.25ns)   --->   "%Ainverse_load_20 = load i10 %Ainverse_addr_42" [matrix_ti_mul.cpp:65]   --->   Operation 1015 'load' 'Ainverse_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1016 [2/2] (3.25ns)   --->   "%A_load_24 = load i10 %A_addr_12" [matrix_ti_mul.cpp:64]   --->   Operation 1016 'load' 'A_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_76 : Operation 1017 [2/2] (3.25ns)   --->   "%Ainverse_load_22 = load i10 %Ainverse_addr_43" [matrix_ti_mul.cpp:65]   --->   Operation 1017 'load' 'Ainverse_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 77 <SV = 76> <Delay = 6.07>
ST_77 : Operation 1018 [8/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1018 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1019 [1/2] (3.25ns)   --->   "%A_load_22 = load i10 %A_addr_11" [matrix_ti_mul.cpp:64]   --->   Operation 1019 'load' 'A_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1020 [1/2] (3.25ns)   --->   "%Ainverse_load_20 = load i10 %Ainverse_addr_42" [matrix_ti_mul.cpp:65]   --->   Operation 1020 'load' 'Ainverse_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1021 [1/2] (3.25ns)   --->   "%A_load_24 = load i10 %A_addr_12" [matrix_ti_mul.cpp:64]   --->   Operation 1021 'load' 'A_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1022 [1/2] (3.25ns)   --->   "%Ainverse_load_22 = load i10 %Ainverse_addr_43" [matrix_ti_mul.cpp:65]   --->   Operation 1022 'load' 'Ainverse_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1023 [2/2] (3.25ns)   --->   "%A_load_26 = load i10 %A_addr_13" [matrix_ti_mul.cpp:64]   --->   Operation 1023 'load' 'A_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1024 [2/2] (3.25ns)   --->   "%Ainverse_load_24 = load i10 %Ainverse_addr_44" [matrix_ti_mul.cpp:65]   --->   Operation 1024 'load' 'Ainverse_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1025 [2/2] (3.25ns)   --->   "%A_load_28 = load i10 %A_addr_14" [matrix_ti_mul.cpp:64]   --->   Operation 1025 'load' 'A_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 1026 [2/2] (3.25ns)   --->   "%Ainverse_load_26 = load i10 %Ainverse_addr_45" [matrix_ti_mul.cpp:65]   --->   Operation 1026 'load' 'Ainverse_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 78 <SV = 77> <Delay = 6.07>
ST_78 : Operation 1027 [7/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1027 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1028 [1/2] (3.25ns)   --->   "%A_load_26 = load i10 %A_addr_13" [matrix_ti_mul.cpp:64]   --->   Operation 1028 'load' 'A_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1029 [1/2] (3.25ns)   --->   "%Ainverse_load_24 = load i10 %Ainverse_addr_44" [matrix_ti_mul.cpp:65]   --->   Operation 1029 'load' 'Ainverse_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1030 [1/2] (3.25ns)   --->   "%A_load_28 = load i10 %A_addr_14" [matrix_ti_mul.cpp:64]   --->   Operation 1030 'load' 'A_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1031 [1/2] (3.25ns)   --->   "%Ainverse_load_26 = load i10 %Ainverse_addr_45" [matrix_ti_mul.cpp:65]   --->   Operation 1031 'load' 'Ainverse_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1032 [2/2] (3.25ns)   --->   "%A_load_30 = load i10 %A_addr_15" [matrix_ti_mul.cpp:64]   --->   Operation 1032 'load' 'A_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1033 [2/2] (3.25ns)   --->   "%Ainverse_load_28 = load i10 %Ainverse_addr_46" [matrix_ti_mul.cpp:65]   --->   Operation 1033 'load' 'Ainverse_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1034 [2/2] (3.25ns)   --->   "%A_load_32 = load i10 %A_addr_16" [matrix_ti_mul.cpp:64]   --->   Operation 1034 'load' 'A_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 1035 [2/2] (3.25ns)   --->   "%Ainverse_load_30 = load i10 %Ainverse_addr_47" [matrix_ti_mul.cpp:65]   --->   Operation 1035 'load' 'Ainverse_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 78> <Delay = 6.07>
ST_79 : Operation 1036 [6/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1036 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1037 [1/2] (3.25ns)   --->   "%A_load_30 = load i10 %A_addr_15" [matrix_ti_mul.cpp:64]   --->   Operation 1037 'load' 'A_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1038 [1/2] (3.25ns)   --->   "%Ainverse_load_28 = load i10 %Ainverse_addr_46" [matrix_ti_mul.cpp:65]   --->   Operation 1038 'load' 'Ainverse_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1039 [1/2] (3.25ns)   --->   "%A_load_32 = load i10 %A_addr_16" [matrix_ti_mul.cpp:64]   --->   Operation 1039 'load' 'A_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1040 [1/2] (3.25ns)   --->   "%Ainverse_load_30 = load i10 %Ainverse_addr_47" [matrix_ti_mul.cpp:65]   --->   Operation 1040 'load' 'Ainverse_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1041 [2/2] (3.25ns)   --->   "%A_load_34 = load i10 %A_addr_17" [matrix_ti_mul.cpp:64]   --->   Operation 1041 'load' 'A_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1042 [2/2] (3.25ns)   --->   "%Ainverse_load_32 = load i10 %Ainverse_addr_48" [matrix_ti_mul.cpp:65]   --->   Operation 1042 'load' 'Ainverse_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1043 [2/2] (3.25ns)   --->   "%A_load_36 = load i10 %A_addr_18" [matrix_ti_mul.cpp:64]   --->   Operation 1043 'load' 'A_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 1044 [2/2] (3.25ns)   --->   "%Ainverse_load_34 = load i10 %Ainverse_addr_49" [matrix_ti_mul.cpp:65]   --->   Operation 1044 'load' 'Ainverse_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 80 <SV = 79> <Delay = 6.07>
ST_80 : Operation 1045 [5/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1045 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1046 [1/2] (3.25ns)   --->   "%A_load_34 = load i10 %A_addr_17" [matrix_ti_mul.cpp:64]   --->   Operation 1046 'load' 'A_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1047 [1/2] (3.25ns)   --->   "%Ainverse_load_32 = load i10 %Ainverse_addr_48" [matrix_ti_mul.cpp:65]   --->   Operation 1047 'load' 'Ainverse_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1048 [1/2] (3.25ns)   --->   "%A_load_36 = load i10 %A_addr_18" [matrix_ti_mul.cpp:64]   --->   Operation 1048 'load' 'A_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1049 [1/2] (3.25ns)   --->   "%Ainverse_load_34 = load i10 %Ainverse_addr_49" [matrix_ti_mul.cpp:65]   --->   Operation 1049 'load' 'Ainverse_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1050 [2/2] (3.25ns)   --->   "%A_load_38 = load i10 %A_addr_19" [matrix_ti_mul.cpp:64]   --->   Operation 1050 'load' 'A_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1051 [2/2] (3.25ns)   --->   "%Ainverse_load_36 = load i10 %Ainverse_addr_50" [matrix_ti_mul.cpp:65]   --->   Operation 1051 'load' 'Ainverse_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1052 [2/2] (3.25ns)   --->   "%A_load_40 = load i10 %A_addr_20" [matrix_ti_mul.cpp:64]   --->   Operation 1052 'load' 'A_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_80 : Operation 1053 [2/2] (3.25ns)   --->   "%Ainverse_load_38 = load i10 %Ainverse_addr_51" [matrix_ti_mul.cpp:65]   --->   Operation 1053 'load' 'Ainverse_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 81 <SV = 80> <Delay = 6.07>
ST_81 : Operation 1054 [4/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1054 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1055 [1/2] (3.25ns)   --->   "%A_load_38 = load i10 %A_addr_19" [matrix_ti_mul.cpp:64]   --->   Operation 1055 'load' 'A_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1056 [1/2] (3.25ns)   --->   "%Ainverse_load_36 = load i10 %Ainverse_addr_50" [matrix_ti_mul.cpp:65]   --->   Operation 1056 'load' 'Ainverse_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1057 [1/2] (3.25ns)   --->   "%A_load_40 = load i10 %A_addr_20" [matrix_ti_mul.cpp:64]   --->   Operation 1057 'load' 'A_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1058 [1/2] (3.25ns)   --->   "%Ainverse_load_38 = load i10 %Ainverse_addr_51" [matrix_ti_mul.cpp:65]   --->   Operation 1058 'load' 'Ainverse_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1059 [2/2] (3.25ns)   --->   "%A_load_42 = load i10 %A_addr_21" [matrix_ti_mul.cpp:64]   --->   Operation 1059 'load' 'A_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1060 [2/2] (3.25ns)   --->   "%Ainverse_load_40 = load i10 %Ainverse_addr_52" [matrix_ti_mul.cpp:65]   --->   Operation 1060 'load' 'Ainverse_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1061 [2/2] (3.25ns)   --->   "%A_load_44 = load i10 %A_addr_22" [matrix_ti_mul.cpp:64]   --->   Operation 1061 'load' 'A_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_81 : Operation 1062 [2/2] (3.25ns)   --->   "%Ainverse_load_42 = load i10 %Ainverse_addr_53" [matrix_ti_mul.cpp:65]   --->   Operation 1062 'load' 'Ainverse_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 82 <SV = 81> <Delay = 6.07>
ST_82 : Operation 1063 [3/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1063 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1064 [1/2] (3.25ns)   --->   "%A_load_42 = load i10 %A_addr_21" [matrix_ti_mul.cpp:64]   --->   Operation 1064 'load' 'A_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1065 [1/2] (3.25ns)   --->   "%Ainverse_load_40 = load i10 %Ainverse_addr_52" [matrix_ti_mul.cpp:65]   --->   Operation 1065 'load' 'Ainverse_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1066 [1/2] (3.25ns)   --->   "%A_load_44 = load i10 %A_addr_22" [matrix_ti_mul.cpp:64]   --->   Operation 1066 'load' 'A_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1067 [1/2] (3.25ns)   --->   "%Ainverse_load_42 = load i10 %Ainverse_addr_53" [matrix_ti_mul.cpp:65]   --->   Operation 1067 'load' 'Ainverse_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1068 [2/2] (3.25ns)   --->   "%A_load_46 = load i10 %A_addr_23" [matrix_ti_mul.cpp:64]   --->   Operation 1068 'load' 'A_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1069 [2/2] (3.25ns)   --->   "%Ainverse_load_44 = load i10 %Ainverse_addr_54" [matrix_ti_mul.cpp:65]   --->   Operation 1069 'load' 'Ainverse_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1070 [2/2] (3.25ns)   --->   "%A_load_48 = load i10 %A_addr_24" [matrix_ti_mul.cpp:64]   --->   Operation 1070 'load' 'A_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_82 : Operation 1071 [2/2] (3.25ns)   --->   "%Ainverse_load_46 = load i10 %Ainverse_addr_55" [matrix_ti_mul.cpp:65]   --->   Operation 1071 'load' 'Ainverse_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 83 <SV = 82> <Delay = 6.07>
ST_83 : Operation 1072 [2/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1072 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1073 [1/2] (3.25ns)   --->   "%A_load_46 = load i10 %A_addr_23" [matrix_ti_mul.cpp:64]   --->   Operation 1073 'load' 'A_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1074 [1/2] (3.25ns)   --->   "%Ainverse_load_44 = load i10 %Ainverse_addr_54" [matrix_ti_mul.cpp:65]   --->   Operation 1074 'load' 'Ainverse_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1075 [1/2] (3.25ns)   --->   "%A_load_48 = load i10 %A_addr_24" [matrix_ti_mul.cpp:64]   --->   Operation 1075 'load' 'A_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1076 [1/2] (3.25ns)   --->   "%Ainverse_load_46 = load i10 %Ainverse_addr_55" [matrix_ti_mul.cpp:65]   --->   Operation 1076 'load' 'Ainverse_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1077 [2/2] (3.25ns)   --->   "%A_load_50 = load i10 %A_addr_25" [matrix_ti_mul.cpp:64]   --->   Operation 1077 'load' 'A_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1078 [2/2] (3.25ns)   --->   "%Ainverse_load_48 = load i10 %Ainverse_addr_56" [matrix_ti_mul.cpp:65]   --->   Operation 1078 'load' 'Ainverse_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1079 [2/2] (3.25ns)   --->   "%A_load_52 = load i10 %A_addr_26" [matrix_ti_mul.cpp:64]   --->   Operation 1079 'load' 'A_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 1080 [2/2] (3.25ns)   --->   "%Ainverse_load_50 = load i10 %Ainverse_addr_57" [matrix_ti_mul.cpp:65]   --->   Operation 1080 'load' 'Ainverse_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 83> <Delay = 6.07>
ST_84 : Operation 1081 [1/16] (6.07ns)   --->   "%div = fdiv i32 %bitcast_ln62_1, i32 %A_load_1" [matrix_ti_mul.cpp:62]   --->   Operation 1081 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1082 [1/2] (3.25ns)   --->   "%A_load_50 = load i10 %A_addr_25" [matrix_ti_mul.cpp:64]   --->   Operation 1082 'load' 'A_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1083 [1/2] (3.25ns)   --->   "%Ainverse_load_48 = load i10 %Ainverse_addr_56" [matrix_ti_mul.cpp:65]   --->   Operation 1083 'load' 'Ainverse_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1084 [1/2] (3.25ns)   --->   "%A_load_52 = load i10 %A_addr_26" [matrix_ti_mul.cpp:64]   --->   Operation 1084 'load' 'A_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1085 [1/2] (3.25ns)   --->   "%Ainverse_load_50 = load i10 %Ainverse_addr_57" [matrix_ti_mul.cpp:65]   --->   Operation 1085 'load' 'Ainverse_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1086 [2/2] (3.25ns)   --->   "%A_load_54 = load i10 %A_addr_27" [matrix_ti_mul.cpp:64]   --->   Operation 1086 'load' 'A_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1087 [2/2] (3.25ns)   --->   "%Ainverse_load_52 = load i10 %Ainverse_addr_58" [matrix_ti_mul.cpp:65]   --->   Operation 1087 'load' 'Ainverse_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1088 [2/2] (3.25ns)   --->   "%A_load_56 = load i10 %A_addr_28" [matrix_ti_mul.cpp:64]   --->   Operation 1088 'load' 'A_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 1089 [2/2] (3.25ns)   --->   "%Ainverse_load_54 = load i10 %Ainverse_addr_59" [matrix_ti_mul.cpp:65]   --->   Operation 1089 'load' 'Ainverse_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 84> <Delay = 4.43>
ST_85 : Operation 1090 [2/2] (4.43ns)   --->   "%factor = fpext i32 %div" [matrix_ti_mul.cpp:62]   --->   Operation 1090 'fpext' 'factor' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1091 [2/2] (4.43ns)   --->   "%conv = fpext i32 %A_load_2" [matrix_ti_mul.cpp:64]   --->   Operation 1091 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1092 [2/2] (4.43ns)   --->   "%conv3 = fpext i32 %Ainverse_load" [matrix_ti_mul.cpp:65]   --->   Operation 1092 'fpext' 'conv3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1093 [2/2] (4.43ns)   --->   "%conv23_1 = fpext i32 %A_load_4" [matrix_ti_mul.cpp:64]   --->   Operation 1093 'fpext' 'conv23_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1094 [2/2] (4.43ns)   --->   "%conv34_1 = fpext i32 %Ainverse_load_2" [matrix_ti_mul.cpp:65]   --->   Operation 1094 'fpext' 'conv34_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1095 [2/2] (4.43ns)   --->   "%conv23_2 = fpext i32 %A_load_6" [matrix_ti_mul.cpp:64]   --->   Operation 1095 'fpext' 'conv23_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1096 [2/2] (4.43ns)   --->   "%conv34_2 = fpext i32 %Ainverse_load_4" [matrix_ti_mul.cpp:65]   --->   Operation 1096 'fpext' 'conv34_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1097 [2/2] (4.43ns)   --->   "%conv23_3 = fpext i32 %A_load_8" [matrix_ti_mul.cpp:64]   --->   Operation 1097 'fpext' 'conv23_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1098 [2/2] (4.43ns)   --->   "%conv34_3 = fpext i32 %Ainverse_load_6" [matrix_ti_mul.cpp:65]   --->   Operation 1098 'fpext' 'conv34_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1099 [2/2] (4.43ns)   --->   "%conv23_4 = fpext i32 %A_load_10" [matrix_ti_mul.cpp:64]   --->   Operation 1099 'fpext' 'conv23_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1100 [2/2] (4.43ns)   --->   "%conv34_4 = fpext i32 %Ainverse_load_8" [matrix_ti_mul.cpp:65]   --->   Operation 1100 'fpext' 'conv34_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1101 [2/2] (4.43ns)   --->   "%conv23_5 = fpext i32 %A_load_12" [matrix_ti_mul.cpp:64]   --->   Operation 1101 'fpext' 'conv23_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1102 [2/2] (4.43ns)   --->   "%conv34_5 = fpext i32 %Ainverse_load_10" [matrix_ti_mul.cpp:65]   --->   Operation 1102 'fpext' 'conv34_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1103 [2/2] (4.43ns)   --->   "%conv23_6 = fpext i32 %A_load_14" [matrix_ti_mul.cpp:64]   --->   Operation 1103 'fpext' 'conv23_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1104 [2/2] (4.43ns)   --->   "%conv34_6 = fpext i32 %Ainverse_load_12" [matrix_ti_mul.cpp:65]   --->   Operation 1104 'fpext' 'conv34_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1105 [2/2] (4.43ns)   --->   "%conv23_7 = fpext i32 %A_load_16" [matrix_ti_mul.cpp:64]   --->   Operation 1105 'fpext' 'conv23_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1106 [2/2] (4.43ns)   --->   "%conv34_7 = fpext i32 %Ainverse_load_14" [matrix_ti_mul.cpp:65]   --->   Operation 1106 'fpext' 'conv34_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 1107 [1/2] (3.25ns)   --->   "%A_load_54 = load i10 %A_addr_27" [matrix_ti_mul.cpp:64]   --->   Operation 1107 'load' 'A_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 1108 [1/2] (3.25ns)   --->   "%Ainverse_load_52 = load i10 %Ainverse_addr_58" [matrix_ti_mul.cpp:65]   --->   Operation 1108 'load' 'Ainverse_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 1109 [1/2] (3.25ns)   --->   "%A_load_56 = load i10 %A_addr_28" [matrix_ti_mul.cpp:64]   --->   Operation 1109 'load' 'A_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 1110 [1/2] (3.25ns)   --->   "%Ainverse_load_54 = load i10 %Ainverse_addr_59" [matrix_ti_mul.cpp:65]   --->   Operation 1110 'load' 'Ainverse_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 1111 [2/2] (3.25ns)   --->   "%A_load_58 = load i10 %A_addr_29" [matrix_ti_mul.cpp:64]   --->   Operation 1111 'load' 'A_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 1112 [2/2] (3.25ns)   --->   "%Ainverse_load_56 = load i10 %Ainverse_addr_60" [matrix_ti_mul.cpp:65]   --->   Operation 1112 'load' 'Ainverse_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 1113 [2/2] (3.25ns)   --->   "%A_load_60 = load i10 %A_addr_30" [matrix_ti_mul.cpp:64]   --->   Operation 1113 'load' 'A_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_85 : Operation 1114 [2/2] (3.25ns)   --->   "%Ainverse_load_58 = load i10 %Ainverse_addr_61" [matrix_ti_mul.cpp:65]   --->   Operation 1114 'load' 'Ainverse_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 86 <SV = 85> <Delay = 4.43>
ST_86 : Operation 1115 [1/2] (4.43ns)   --->   "%factor = fpext i32 %div" [matrix_ti_mul.cpp:62]   --->   Operation 1115 'fpext' 'factor' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1116 [1/2] (4.43ns)   --->   "%conv = fpext i32 %A_load_2" [matrix_ti_mul.cpp:64]   --->   Operation 1116 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1117 [1/2] (4.43ns)   --->   "%conv3 = fpext i32 %Ainverse_load" [matrix_ti_mul.cpp:65]   --->   Operation 1117 'fpext' 'conv3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1118 [1/2] (4.43ns)   --->   "%conv23_1 = fpext i32 %A_load_4" [matrix_ti_mul.cpp:64]   --->   Operation 1118 'fpext' 'conv23_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1119 [1/2] (4.43ns)   --->   "%conv34_1 = fpext i32 %Ainverse_load_2" [matrix_ti_mul.cpp:65]   --->   Operation 1119 'fpext' 'conv34_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1120 [1/2] (4.43ns)   --->   "%conv23_2 = fpext i32 %A_load_6" [matrix_ti_mul.cpp:64]   --->   Operation 1120 'fpext' 'conv23_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1121 [1/2] (4.43ns)   --->   "%conv34_2 = fpext i32 %Ainverse_load_4" [matrix_ti_mul.cpp:65]   --->   Operation 1121 'fpext' 'conv34_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1122 [1/2] (4.43ns)   --->   "%conv23_3 = fpext i32 %A_load_8" [matrix_ti_mul.cpp:64]   --->   Operation 1122 'fpext' 'conv23_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1123 [1/2] (4.43ns)   --->   "%conv34_3 = fpext i32 %Ainverse_load_6" [matrix_ti_mul.cpp:65]   --->   Operation 1123 'fpext' 'conv34_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1124 [1/2] (4.43ns)   --->   "%conv23_4 = fpext i32 %A_load_10" [matrix_ti_mul.cpp:64]   --->   Operation 1124 'fpext' 'conv23_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1125 [1/2] (4.43ns)   --->   "%conv34_4 = fpext i32 %Ainverse_load_8" [matrix_ti_mul.cpp:65]   --->   Operation 1125 'fpext' 'conv34_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1126 [1/2] (4.43ns)   --->   "%conv23_5 = fpext i32 %A_load_12" [matrix_ti_mul.cpp:64]   --->   Operation 1126 'fpext' 'conv23_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1127 [1/2] (4.43ns)   --->   "%conv34_5 = fpext i32 %Ainverse_load_10" [matrix_ti_mul.cpp:65]   --->   Operation 1127 'fpext' 'conv34_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1128 [1/2] (4.43ns)   --->   "%conv23_6 = fpext i32 %A_load_14" [matrix_ti_mul.cpp:64]   --->   Operation 1128 'fpext' 'conv23_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1129 [1/2] (4.43ns)   --->   "%conv34_6 = fpext i32 %Ainverse_load_12" [matrix_ti_mul.cpp:65]   --->   Operation 1129 'fpext' 'conv34_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1130 [1/2] (4.43ns)   --->   "%conv23_7 = fpext i32 %A_load_16" [matrix_ti_mul.cpp:64]   --->   Operation 1130 'fpext' 'conv23_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1131 [1/2] (4.43ns)   --->   "%conv34_7 = fpext i32 %Ainverse_load_14" [matrix_ti_mul.cpp:65]   --->   Operation 1131 'fpext' 'conv34_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1132 [2/2] (4.43ns)   --->   "%conv23_8 = fpext i32 %A_load_18" [matrix_ti_mul.cpp:64]   --->   Operation 1132 'fpext' 'conv23_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1133 [2/2] (4.43ns)   --->   "%conv34_8 = fpext i32 %Ainverse_load_16" [matrix_ti_mul.cpp:65]   --->   Operation 1133 'fpext' 'conv34_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1134 [2/2] (4.43ns)   --->   "%conv23_9 = fpext i32 %A_load_20" [matrix_ti_mul.cpp:64]   --->   Operation 1134 'fpext' 'conv23_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1135 [2/2] (4.43ns)   --->   "%conv34_9 = fpext i32 %Ainverse_load_18" [matrix_ti_mul.cpp:65]   --->   Operation 1135 'fpext' 'conv34_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 1136 [1/2] (3.25ns)   --->   "%A_load_58 = load i10 %A_addr_29" [matrix_ti_mul.cpp:64]   --->   Operation 1136 'load' 'A_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 1137 [1/2] (3.25ns)   --->   "%Ainverse_load_56 = load i10 %Ainverse_addr_60" [matrix_ti_mul.cpp:65]   --->   Operation 1137 'load' 'Ainverse_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 1138 [1/2] (3.25ns)   --->   "%A_load_60 = load i10 %A_addr_30" [matrix_ti_mul.cpp:64]   --->   Operation 1138 'load' 'A_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 1139 [1/2] (3.25ns)   --->   "%Ainverse_load_58 = load i10 %Ainverse_addr_61" [matrix_ti_mul.cpp:65]   --->   Operation 1139 'load' 'Ainverse_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 1140 [2/2] (3.25ns)   --->   "%A_load_62 = load i10 %A_addr_31" [matrix_ti_mul.cpp:64]   --->   Operation 1140 'load' 'A_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 1141 [2/2] (3.25ns)   --->   "%Ainverse_load_60 = load i10 %Ainverse_addr_62" [matrix_ti_mul.cpp:65]   --->   Operation 1141 'load' 'Ainverse_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 1142 [2/2] (3.25ns)   --->   "%A_load_64 = load i10 %A_addr_32" [matrix_ti_mul.cpp:64]   --->   Operation 1142 'load' 'A_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_86 : Operation 1143 [2/2] (3.25ns)   --->   "%Ainverse_load_62 = load i10 %Ainverse_addr_63" [matrix_ti_mul.cpp:65]   --->   Operation 1143 'load' 'Ainverse_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 87 <SV = 86> <Delay = 6.71>
ST_87 : Operation 1144 [7/7] (6.71ns)   --->   "%mul = dmul i64 %factor, i64 %conv" [matrix_ti_mul.cpp:64]   --->   Operation 1144 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1145 [2/2] (3.25ns)   --->   "%A_load_3 = load i10 %A_addr_67" [matrix_ti_mul.cpp:64]   --->   Operation 1145 'load' 'A_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 1146 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %factor, i64 %conv3" [matrix_ti_mul.cpp:65]   --->   Operation 1146 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1147 [2/2] (3.25ns)   --->   "%Ainverse_load_1 = load i10 %Ainverse_addr_64" [matrix_ti_mul.cpp:65]   --->   Operation 1147 'load' 'Ainverse_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 1148 [7/7] (6.71ns)   --->   "%mul_1 = dmul i64 %factor, i64 %conv23_1" [matrix_ti_mul.cpp:64]   --->   Operation 1148 'dmul' 'mul_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1149 [2/2] (3.25ns)   --->   "%A_load_5 = load i10 %A_addr_68" [matrix_ti_mul.cpp:64]   --->   Operation 1149 'load' 'A_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 1150 [7/7] (6.71ns)   --->   "%mul35_1 = dmul i64 %factor, i64 %conv34_1" [matrix_ti_mul.cpp:65]   --->   Operation 1150 'dmul' 'mul35_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1151 [2/2] (3.25ns)   --->   "%Ainverse_load_3 = load i10 %Ainverse_addr_65" [matrix_ti_mul.cpp:65]   --->   Operation 1151 'load' 'Ainverse_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 1152 [7/7] (6.71ns)   --->   "%mul_2 = dmul i64 %factor, i64 %conv23_2" [matrix_ti_mul.cpp:64]   --->   Operation 1152 'dmul' 'mul_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1153 [7/7] (6.71ns)   --->   "%mul35_2 = dmul i64 %factor, i64 %conv34_2" [matrix_ti_mul.cpp:65]   --->   Operation 1153 'dmul' 'mul35_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1154 [7/7] (6.71ns)   --->   "%mul_3 = dmul i64 %factor, i64 %conv23_3" [matrix_ti_mul.cpp:64]   --->   Operation 1154 'dmul' 'mul_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1155 [7/7] (6.71ns)   --->   "%mul35_3 = dmul i64 %factor, i64 %conv34_3" [matrix_ti_mul.cpp:65]   --->   Operation 1155 'dmul' 'mul35_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1156 [7/7] (6.71ns)   --->   "%mul_4 = dmul i64 %factor, i64 %conv23_4" [matrix_ti_mul.cpp:64]   --->   Operation 1156 'dmul' 'mul_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1157 [7/7] (6.71ns)   --->   "%mul35_4 = dmul i64 %factor, i64 %conv34_4" [matrix_ti_mul.cpp:65]   --->   Operation 1157 'dmul' 'mul35_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1158 [7/7] (6.71ns)   --->   "%mul_5 = dmul i64 %factor, i64 %conv23_5" [matrix_ti_mul.cpp:64]   --->   Operation 1158 'dmul' 'mul_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1159 [7/7] (6.71ns)   --->   "%mul35_5 = dmul i64 %factor, i64 %conv34_5" [matrix_ti_mul.cpp:65]   --->   Operation 1159 'dmul' 'mul35_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1160 [7/7] (6.71ns)   --->   "%mul_6 = dmul i64 %factor, i64 %conv23_6" [matrix_ti_mul.cpp:64]   --->   Operation 1160 'dmul' 'mul_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1161 [7/7] (6.71ns)   --->   "%mul35_6 = dmul i64 %factor, i64 %conv34_6" [matrix_ti_mul.cpp:65]   --->   Operation 1161 'dmul' 'mul35_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1162 [7/7] (6.71ns)   --->   "%mul_7 = dmul i64 %factor, i64 %conv23_7" [matrix_ti_mul.cpp:64]   --->   Operation 1162 'dmul' 'mul_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1163 [7/7] (6.71ns)   --->   "%mul35_7 = dmul i64 %factor, i64 %conv34_7" [matrix_ti_mul.cpp:65]   --->   Operation 1163 'dmul' 'mul35_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1164 [1/2] (4.43ns)   --->   "%conv23_8 = fpext i32 %A_load_18" [matrix_ti_mul.cpp:64]   --->   Operation 1164 'fpext' 'conv23_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1165 [1/2] (4.43ns)   --->   "%conv34_8 = fpext i32 %Ainverse_load_16" [matrix_ti_mul.cpp:65]   --->   Operation 1165 'fpext' 'conv34_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1166 [1/2] (4.43ns)   --->   "%conv23_9 = fpext i32 %A_load_20" [matrix_ti_mul.cpp:64]   --->   Operation 1166 'fpext' 'conv23_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1167 [1/2] (4.43ns)   --->   "%conv34_9 = fpext i32 %Ainverse_load_18" [matrix_ti_mul.cpp:65]   --->   Operation 1167 'fpext' 'conv34_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1168 [2/2] (4.43ns)   --->   "%conv23_s = fpext i32 %A_load_22" [matrix_ti_mul.cpp:64]   --->   Operation 1168 'fpext' 'conv23_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1169 [2/2] (4.43ns)   --->   "%conv34_s = fpext i32 %Ainverse_load_20" [matrix_ti_mul.cpp:65]   --->   Operation 1169 'fpext' 'conv34_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1170 [2/2] (4.43ns)   --->   "%conv23_10 = fpext i32 %A_load_24" [matrix_ti_mul.cpp:64]   --->   Operation 1170 'fpext' 'conv23_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1171 [2/2] (4.43ns)   --->   "%conv34_10 = fpext i32 %Ainverse_load_22" [matrix_ti_mul.cpp:65]   --->   Operation 1171 'fpext' 'conv34_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 1172 [1/2] (3.25ns)   --->   "%A_load_62 = load i10 %A_addr_31" [matrix_ti_mul.cpp:64]   --->   Operation 1172 'load' 'A_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 1173 [1/2] (3.25ns)   --->   "%Ainverse_load_60 = load i10 %Ainverse_addr_62" [matrix_ti_mul.cpp:65]   --->   Operation 1173 'load' 'Ainverse_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 1174 [1/2] (3.25ns)   --->   "%A_load_64 = load i10 %A_addr_32" [matrix_ti_mul.cpp:64]   --->   Operation 1174 'load' 'A_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 1175 [1/2] (3.25ns)   --->   "%Ainverse_load_62 = load i10 %Ainverse_addr_63" [matrix_ti_mul.cpp:65]   --->   Operation 1175 'load' 'Ainverse_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 88 <SV = 87> <Delay = 6.71>
ST_88 : Operation 1176 [6/7] (6.71ns)   --->   "%mul = dmul i64 %factor, i64 %conv" [matrix_ti_mul.cpp:64]   --->   Operation 1176 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1177 [1/2] (3.25ns)   --->   "%A_load_3 = load i10 %A_addr_67" [matrix_ti_mul.cpp:64]   --->   Operation 1177 'load' 'A_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 1178 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %factor, i64 %conv3" [matrix_ti_mul.cpp:65]   --->   Operation 1178 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1179 [1/2] (3.25ns)   --->   "%Ainverse_load_1 = load i10 %Ainverse_addr_64" [matrix_ti_mul.cpp:65]   --->   Operation 1179 'load' 'Ainverse_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 1180 [6/7] (6.71ns)   --->   "%mul_1 = dmul i64 %factor, i64 %conv23_1" [matrix_ti_mul.cpp:64]   --->   Operation 1180 'dmul' 'mul_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1181 [1/2] (3.25ns)   --->   "%A_load_5 = load i10 %A_addr_68" [matrix_ti_mul.cpp:64]   --->   Operation 1181 'load' 'A_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 1182 [6/7] (6.71ns)   --->   "%mul35_1 = dmul i64 %factor, i64 %conv34_1" [matrix_ti_mul.cpp:65]   --->   Operation 1182 'dmul' 'mul35_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1183 [1/2] (3.25ns)   --->   "%Ainverse_load_3 = load i10 %Ainverse_addr_65" [matrix_ti_mul.cpp:65]   --->   Operation 1183 'load' 'Ainverse_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 1184 [6/7] (6.71ns)   --->   "%mul_2 = dmul i64 %factor, i64 %conv23_2" [matrix_ti_mul.cpp:64]   --->   Operation 1184 'dmul' 'mul_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1185 [2/2] (3.25ns)   --->   "%A_load_7 = load i10 %A_addr_69" [matrix_ti_mul.cpp:64]   --->   Operation 1185 'load' 'A_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 1186 [6/7] (6.71ns)   --->   "%mul35_2 = dmul i64 %factor, i64 %conv34_2" [matrix_ti_mul.cpp:65]   --->   Operation 1186 'dmul' 'mul35_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1187 [2/2] (3.25ns)   --->   "%Ainverse_load_5 = load i10 %Ainverse_addr_66" [matrix_ti_mul.cpp:65]   --->   Operation 1187 'load' 'Ainverse_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 1188 [6/7] (6.71ns)   --->   "%mul_3 = dmul i64 %factor, i64 %conv23_3" [matrix_ti_mul.cpp:64]   --->   Operation 1188 'dmul' 'mul_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1189 [2/2] (3.25ns)   --->   "%A_load_9 = load i10 %A_addr_70" [matrix_ti_mul.cpp:64]   --->   Operation 1189 'load' 'A_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 1190 [6/7] (6.71ns)   --->   "%mul35_3 = dmul i64 %factor, i64 %conv34_3" [matrix_ti_mul.cpp:65]   --->   Operation 1190 'dmul' 'mul35_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1191 [2/2] (3.25ns)   --->   "%Ainverse_load_7 = load i10 %Ainverse_addr_67" [matrix_ti_mul.cpp:65]   --->   Operation 1191 'load' 'Ainverse_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 1192 [6/7] (6.71ns)   --->   "%mul_4 = dmul i64 %factor, i64 %conv23_4" [matrix_ti_mul.cpp:64]   --->   Operation 1192 'dmul' 'mul_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1193 [6/7] (6.71ns)   --->   "%mul35_4 = dmul i64 %factor, i64 %conv34_4" [matrix_ti_mul.cpp:65]   --->   Operation 1193 'dmul' 'mul35_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1194 [6/7] (6.71ns)   --->   "%mul_5 = dmul i64 %factor, i64 %conv23_5" [matrix_ti_mul.cpp:64]   --->   Operation 1194 'dmul' 'mul_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1195 [6/7] (6.71ns)   --->   "%mul35_5 = dmul i64 %factor, i64 %conv34_5" [matrix_ti_mul.cpp:65]   --->   Operation 1195 'dmul' 'mul35_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1196 [6/7] (6.71ns)   --->   "%mul_6 = dmul i64 %factor, i64 %conv23_6" [matrix_ti_mul.cpp:64]   --->   Operation 1196 'dmul' 'mul_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1197 [6/7] (6.71ns)   --->   "%mul35_6 = dmul i64 %factor, i64 %conv34_6" [matrix_ti_mul.cpp:65]   --->   Operation 1197 'dmul' 'mul35_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1198 [6/7] (6.71ns)   --->   "%mul_7 = dmul i64 %factor, i64 %conv23_7" [matrix_ti_mul.cpp:64]   --->   Operation 1198 'dmul' 'mul_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1199 [6/7] (6.71ns)   --->   "%mul35_7 = dmul i64 %factor, i64 %conv34_7" [matrix_ti_mul.cpp:65]   --->   Operation 1199 'dmul' 'mul35_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1200 [7/7] (6.71ns)   --->   "%mul_8 = dmul i64 %factor, i64 %conv23_8" [matrix_ti_mul.cpp:64]   --->   Operation 1200 'dmul' 'mul_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1201 [7/7] (6.71ns)   --->   "%mul35_8 = dmul i64 %factor, i64 %conv34_8" [matrix_ti_mul.cpp:65]   --->   Operation 1201 'dmul' 'mul35_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1202 [7/7] (6.71ns)   --->   "%mul_9 = dmul i64 %factor, i64 %conv23_9" [matrix_ti_mul.cpp:64]   --->   Operation 1202 'dmul' 'mul_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1203 [7/7] (6.71ns)   --->   "%mul35_9 = dmul i64 %factor, i64 %conv34_9" [matrix_ti_mul.cpp:65]   --->   Operation 1203 'dmul' 'mul35_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1204 [1/2] (4.43ns)   --->   "%conv23_s = fpext i32 %A_load_22" [matrix_ti_mul.cpp:64]   --->   Operation 1204 'fpext' 'conv23_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1205 [1/2] (4.43ns)   --->   "%conv34_s = fpext i32 %Ainverse_load_20" [matrix_ti_mul.cpp:65]   --->   Operation 1205 'fpext' 'conv34_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1206 [1/2] (4.43ns)   --->   "%conv23_10 = fpext i32 %A_load_24" [matrix_ti_mul.cpp:64]   --->   Operation 1206 'fpext' 'conv23_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1207 [1/2] (4.43ns)   --->   "%conv34_10 = fpext i32 %Ainverse_load_22" [matrix_ti_mul.cpp:65]   --->   Operation 1207 'fpext' 'conv34_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1208 [2/2] (4.43ns)   --->   "%conv23_11 = fpext i32 %A_load_26" [matrix_ti_mul.cpp:64]   --->   Operation 1208 'fpext' 'conv23_11' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1209 [2/2] (4.43ns)   --->   "%conv34_11 = fpext i32 %Ainverse_load_24" [matrix_ti_mul.cpp:65]   --->   Operation 1209 'fpext' 'conv34_11' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1210 [2/2] (4.43ns)   --->   "%conv23_12 = fpext i32 %A_load_28" [matrix_ti_mul.cpp:64]   --->   Operation 1210 'fpext' 'conv23_12' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 1211 [2/2] (4.43ns)   --->   "%conv34_12 = fpext i32 %Ainverse_load_26" [matrix_ti_mul.cpp:65]   --->   Operation 1211 'fpext' 'conv34_12' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.71>
ST_89 : Operation 1212 [5/7] (6.71ns)   --->   "%mul = dmul i64 %factor, i64 %conv" [matrix_ti_mul.cpp:64]   --->   Operation 1212 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1213 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %factor, i64 %conv3" [matrix_ti_mul.cpp:65]   --->   Operation 1213 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1214 [5/7] (6.71ns)   --->   "%mul_1 = dmul i64 %factor, i64 %conv23_1" [matrix_ti_mul.cpp:64]   --->   Operation 1214 'dmul' 'mul_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1215 [5/7] (6.71ns)   --->   "%mul35_1 = dmul i64 %factor, i64 %conv34_1" [matrix_ti_mul.cpp:65]   --->   Operation 1215 'dmul' 'mul35_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1216 [5/7] (6.71ns)   --->   "%mul_2 = dmul i64 %factor, i64 %conv23_2" [matrix_ti_mul.cpp:64]   --->   Operation 1216 'dmul' 'mul_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1217 [1/2] (3.25ns)   --->   "%A_load_7 = load i10 %A_addr_69" [matrix_ti_mul.cpp:64]   --->   Operation 1217 'load' 'A_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 1218 [5/7] (6.71ns)   --->   "%mul35_2 = dmul i64 %factor, i64 %conv34_2" [matrix_ti_mul.cpp:65]   --->   Operation 1218 'dmul' 'mul35_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1219 [1/2] (3.25ns)   --->   "%Ainverse_load_5 = load i10 %Ainverse_addr_66" [matrix_ti_mul.cpp:65]   --->   Operation 1219 'load' 'Ainverse_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 1220 [5/7] (6.71ns)   --->   "%mul_3 = dmul i64 %factor, i64 %conv23_3" [matrix_ti_mul.cpp:64]   --->   Operation 1220 'dmul' 'mul_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1221 [1/2] (3.25ns)   --->   "%A_load_9 = load i10 %A_addr_70" [matrix_ti_mul.cpp:64]   --->   Operation 1221 'load' 'A_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 1222 [5/7] (6.71ns)   --->   "%mul35_3 = dmul i64 %factor, i64 %conv34_3" [matrix_ti_mul.cpp:65]   --->   Operation 1222 'dmul' 'mul35_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1223 [1/2] (3.25ns)   --->   "%Ainverse_load_7 = load i10 %Ainverse_addr_67" [matrix_ti_mul.cpp:65]   --->   Operation 1223 'load' 'Ainverse_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 1224 [5/7] (6.71ns)   --->   "%mul_4 = dmul i64 %factor, i64 %conv23_4" [matrix_ti_mul.cpp:64]   --->   Operation 1224 'dmul' 'mul_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1225 [2/2] (3.25ns)   --->   "%A_load_11 = load i10 %A_addr_71" [matrix_ti_mul.cpp:64]   --->   Operation 1225 'load' 'A_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 1226 [5/7] (6.71ns)   --->   "%mul35_4 = dmul i64 %factor, i64 %conv34_4" [matrix_ti_mul.cpp:65]   --->   Operation 1226 'dmul' 'mul35_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1227 [2/2] (3.25ns)   --->   "%Ainverse_load_9 = load i10 %Ainverse_addr_68" [matrix_ti_mul.cpp:65]   --->   Operation 1227 'load' 'Ainverse_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 1228 [5/7] (6.71ns)   --->   "%mul_5 = dmul i64 %factor, i64 %conv23_5" [matrix_ti_mul.cpp:64]   --->   Operation 1228 'dmul' 'mul_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1229 [2/2] (3.25ns)   --->   "%A_load_13 = load i10 %A_addr_72" [matrix_ti_mul.cpp:64]   --->   Operation 1229 'load' 'A_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 1230 [5/7] (6.71ns)   --->   "%mul35_5 = dmul i64 %factor, i64 %conv34_5" [matrix_ti_mul.cpp:65]   --->   Operation 1230 'dmul' 'mul35_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1231 [2/2] (3.25ns)   --->   "%Ainverse_load_11 = load i10 %Ainverse_addr_69" [matrix_ti_mul.cpp:65]   --->   Operation 1231 'load' 'Ainverse_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 1232 [5/7] (6.71ns)   --->   "%mul_6 = dmul i64 %factor, i64 %conv23_6" [matrix_ti_mul.cpp:64]   --->   Operation 1232 'dmul' 'mul_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1233 [5/7] (6.71ns)   --->   "%mul35_6 = dmul i64 %factor, i64 %conv34_6" [matrix_ti_mul.cpp:65]   --->   Operation 1233 'dmul' 'mul35_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1234 [5/7] (6.71ns)   --->   "%mul_7 = dmul i64 %factor, i64 %conv23_7" [matrix_ti_mul.cpp:64]   --->   Operation 1234 'dmul' 'mul_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1235 [5/7] (6.71ns)   --->   "%mul35_7 = dmul i64 %factor, i64 %conv34_7" [matrix_ti_mul.cpp:65]   --->   Operation 1235 'dmul' 'mul35_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1236 [6/7] (6.71ns)   --->   "%mul_8 = dmul i64 %factor, i64 %conv23_8" [matrix_ti_mul.cpp:64]   --->   Operation 1236 'dmul' 'mul_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1237 [6/7] (6.71ns)   --->   "%mul35_8 = dmul i64 %factor, i64 %conv34_8" [matrix_ti_mul.cpp:65]   --->   Operation 1237 'dmul' 'mul35_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1238 [6/7] (6.71ns)   --->   "%mul_9 = dmul i64 %factor, i64 %conv23_9" [matrix_ti_mul.cpp:64]   --->   Operation 1238 'dmul' 'mul_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1239 [6/7] (6.71ns)   --->   "%mul35_9 = dmul i64 %factor, i64 %conv34_9" [matrix_ti_mul.cpp:65]   --->   Operation 1239 'dmul' 'mul35_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1240 [7/7] (6.71ns)   --->   "%mul_s = dmul i64 %factor, i64 %conv23_s" [matrix_ti_mul.cpp:64]   --->   Operation 1240 'dmul' 'mul_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1241 [7/7] (6.71ns)   --->   "%mul35_s = dmul i64 %factor, i64 %conv34_s" [matrix_ti_mul.cpp:65]   --->   Operation 1241 'dmul' 'mul35_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1242 [7/7] (6.71ns)   --->   "%mul_10 = dmul i64 %factor, i64 %conv23_10" [matrix_ti_mul.cpp:64]   --->   Operation 1242 'dmul' 'mul_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1243 [7/7] (6.71ns)   --->   "%mul35_10 = dmul i64 %factor, i64 %conv34_10" [matrix_ti_mul.cpp:65]   --->   Operation 1243 'dmul' 'mul35_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1244 [1/2] (4.43ns)   --->   "%conv23_11 = fpext i32 %A_load_26" [matrix_ti_mul.cpp:64]   --->   Operation 1244 'fpext' 'conv23_11' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1245 [1/2] (4.43ns)   --->   "%conv34_11 = fpext i32 %Ainverse_load_24" [matrix_ti_mul.cpp:65]   --->   Operation 1245 'fpext' 'conv34_11' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1246 [1/2] (4.43ns)   --->   "%conv23_12 = fpext i32 %A_load_28" [matrix_ti_mul.cpp:64]   --->   Operation 1246 'fpext' 'conv23_12' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1247 [1/2] (4.43ns)   --->   "%conv34_12 = fpext i32 %Ainverse_load_26" [matrix_ti_mul.cpp:65]   --->   Operation 1247 'fpext' 'conv34_12' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1248 [2/2] (4.43ns)   --->   "%conv23_13 = fpext i32 %A_load_30" [matrix_ti_mul.cpp:64]   --->   Operation 1248 'fpext' 'conv23_13' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1249 [2/2] (4.43ns)   --->   "%conv34_13 = fpext i32 %Ainverse_load_28" [matrix_ti_mul.cpp:65]   --->   Operation 1249 'fpext' 'conv34_13' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1250 [2/2] (4.43ns)   --->   "%conv23_14 = fpext i32 %A_load_32" [matrix_ti_mul.cpp:64]   --->   Operation 1250 'fpext' 'conv23_14' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 1251 [2/2] (4.43ns)   --->   "%conv34_14 = fpext i32 %Ainverse_load_30" [matrix_ti_mul.cpp:65]   --->   Operation 1251 'fpext' 'conv34_14' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.71>
ST_90 : Operation 1252 [4/7] (6.71ns)   --->   "%mul = dmul i64 %factor, i64 %conv" [matrix_ti_mul.cpp:64]   --->   Operation 1252 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1253 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %factor, i64 %conv3" [matrix_ti_mul.cpp:65]   --->   Operation 1253 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1254 [4/7] (6.71ns)   --->   "%mul_1 = dmul i64 %factor, i64 %conv23_1" [matrix_ti_mul.cpp:64]   --->   Operation 1254 'dmul' 'mul_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1255 [4/7] (6.71ns)   --->   "%mul35_1 = dmul i64 %factor, i64 %conv34_1" [matrix_ti_mul.cpp:65]   --->   Operation 1255 'dmul' 'mul35_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1256 [4/7] (6.71ns)   --->   "%mul_2 = dmul i64 %factor, i64 %conv23_2" [matrix_ti_mul.cpp:64]   --->   Operation 1256 'dmul' 'mul_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1257 [4/7] (6.71ns)   --->   "%mul35_2 = dmul i64 %factor, i64 %conv34_2" [matrix_ti_mul.cpp:65]   --->   Operation 1257 'dmul' 'mul35_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1258 [4/7] (6.71ns)   --->   "%mul_3 = dmul i64 %factor, i64 %conv23_3" [matrix_ti_mul.cpp:64]   --->   Operation 1258 'dmul' 'mul_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1259 [4/7] (6.71ns)   --->   "%mul35_3 = dmul i64 %factor, i64 %conv34_3" [matrix_ti_mul.cpp:65]   --->   Operation 1259 'dmul' 'mul35_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1260 [4/7] (6.71ns)   --->   "%mul_4 = dmul i64 %factor, i64 %conv23_4" [matrix_ti_mul.cpp:64]   --->   Operation 1260 'dmul' 'mul_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1261 [1/2] (3.25ns)   --->   "%A_load_11 = load i10 %A_addr_71" [matrix_ti_mul.cpp:64]   --->   Operation 1261 'load' 'A_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 1262 [4/7] (6.71ns)   --->   "%mul35_4 = dmul i64 %factor, i64 %conv34_4" [matrix_ti_mul.cpp:65]   --->   Operation 1262 'dmul' 'mul35_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1263 [1/2] (3.25ns)   --->   "%Ainverse_load_9 = load i10 %Ainverse_addr_68" [matrix_ti_mul.cpp:65]   --->   Operation 1263 'load' 'Ainverse_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 1264 [4/7] (6.71ns)   --->   "%mul_5 = dmul i64 %factor, i64 %conv23_5" [matrix_ti_mul.cpp:64]   --->   Operation 1264 'dmul' 'mul_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1265 [1/2] (3.25ns)   --->   "%A_load_13 = load i10 %A_addr_72" [matrix_ti_mul.cpp:64]   --->   Operation 1265 'load' 'A_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 1266 [4/7] (6.71ns)   --->   "%mul35_5 = dmul i64 %factor, i64 %conv34_5" [matrix_ti_mul.cpp:65]   --->   Operation 1266 'dmul' 'mul35_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1267 [1/2] (3.25ns)   --->   "%Ainverse_load_11 = load i10 %Ainverse_addr_69" [matrix_ti_mul.cpp:65]   --->   Operation 1267 'load' 'Ainverse_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 1268 [4/7] (6.71ns)   --->   "%mul_6 = dmul i64 %factor, i64 %conv23_6" [matrix_ti_mul.cpp:64]   --->   Operation 1268 'dmul' 'mul_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1269 [2/2] (3.25ns)   --->   "%A_load_15 = load i10 %A_addr_73" [matrix_ti_mul.cpp:64]   --->   Operation 1269 'load' 'A_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 1270 [4/7] (6.71ns)   --->   "%mul35_6 = dmul i64 %factor, i64 %conv34_6" [matrix_ti_mul.cpp:65]   --->   Operation 1270 'dmul' 'mul35_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1271 [2/2] (3.25ns)   --->   "%Ainverse_load_13 = load i10 %Ainverse_addr_70" [matrix_ti_mul.cpp:65]   --->   Operation 1271 'load' 'Ainverse_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 1272 [4/7] (6.71ns)   --->   "%mul_7 = dmul i64 %factor, i64 %conv23_7" [matrix_ti_mul.cpp:64]   --->   Operation 1272 'dmul' 'mul_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1273 [2/2] (3.25ns)   --->   "%A_load_17 = load i10 %A_addr_74" [matrix_ti_mul.cpp:64]   --->   Operation 1273 'load' 'A_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 1274 [4/7] (6.71ns)   --->   "%mul35_7 = dmul i64 %factor, i64 %conv34_7" [matrix_ti_mul.cpp:65]   --->   Operation 1274 'dmul' 'mul35_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1275 [2/2] (3.25ns)   --->   "%Ainverse_load_15 = load i10 %Ainverse_addr_71" [matrix_ti_mul.cpp:65]   --->   Operation 1275 'load' 'Ainverse_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 1276 [5/7] (6.71ns)   --->   "%mul_8 = dmul i64 %factor, i64 %conv23_8" [matrix_ti_mul.cpp:64]   --->   Operation 1276 'dmul' 'mul_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1277 [5/7] (6.71ns)   --->   "%mul35_8 = dmul i64 %factor, i64 %conv34_8" [matrix_ti_mul.cpp:65]   --->   Operation 1277 'dmul' 'mul35_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1278 [5/7] (6.71ns)   --->   "%mul_9 = dmul i64 %factor, i64 %conv23_9" [matrix_ti_mul.cpp:64]   --->   Operation 1278 'dmul' 'mul_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1279 [5/7] (6.71ns)   --->   "%mul35_9 = dmul i64 %factor, i64 %conv34_9" [matrix_ti_mul.cpp:65]   --->   Operation 1279 'dmul' 'mul35_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1280 [6/7] (6.71ns)   --->   "%mul_s = dmul i64 %factor, i64 %conv23_s" [matrix_ti_mul.cpp:64]   --->   Operation 1280 'dmul' 'mul_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1281 [6/7] (6.71ns)   --->   "%mul35_s = dmul i64 %factor, i64 %conv34_s" [matrix_ti_mul.cpp:65]   --->   Operation 1281 'dmul' 'mul35_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1282 [6/7] (6.71ns)   --->   "%mul_10 = dmul i64 %factor, i64 %conv23_10" [matrix_ti_mul.cpp:64]   --->   Operation 1282 'dmul' 'mul_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1283 [6/7] (6.71ns)   --->   "%mul35_10 = dmul i64 %factor, i64 %conv34_10" [matrix_ti_mul.cpp:65]   --->   Operation 1283 'dmul' 'mul35_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1284 [7/7] (6.71ns)   --->   "%mul_11 = dmul i64 %factor, i64 %conv23_11" [matrix_ti_mul.cpp:64]   --->   Operation 1284 'dmul' 'mul_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1285 [7/7] (6.71ns)   --->   "%mul35_11 = dmul i64 %factor, i64 %conv34_11" [matrix_ti_mul.cpp:65]   --->   Operation 1285 'dmul' 'mul35_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1286 [7/7] (6.71ns)   --->   "%mul_12 = dmul i64 %factor, i64 %conv23_12" [matrix_ti_mul.cpp:64]   --->   Operation 1286 'dmul' 'mul_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1287 [7/7] (6.71ns)   --->   "%mul35_12 = dmul i64 %factor, i64 %conv34_12" [matrix_ti_mul.cpp:65]   --->   Operation 1287 'dmul' 'mul35_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1288 [1/2] (4.43ns)   --->   "%conv23_13 = fpext i32 %A_load_30" [matrix_ti_mul.cpp:64]   --->   Operation 1288 'fpext' 'conv23_13' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1289 [1/2] (4.43ns)   --->   "%conv34_13 = fpext i32 %Ainverse_load_28" [matrix_ti_mul.cpp:65]   --->   Operation 1289 'fpext' 'conv34_13' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1290 [1/2] (4.43ns)   --->   "%conv23_14 = fpext i32 %A_load_32" [matrix_ti_mul.cpp:64]   --->   Operation 1290 'fpext' 'conv23_14' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1291 [1/2] (4.43ns)   --->   "%conv34_14 = fpext i32 %Ainverse_load_30" [matrix_ti_mul.cpp:65]   --->   Operation 1291 'fpext' 'conv34_14' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1292 [2/2] (4.43ns)   --->   "%conv23_15 = fpext i32 %A_load_34" [matrix_ti_mul.cpp:64]   --->   Operation 1292 'fpext' 'conv23_15' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1293 [2/2] (4.43ns)   --->   "%conv34_15 = fpext i32 %Ainverse_load_32" [matrix_ti_mul.cpp:65]   --->   Operation 1293 'fpext' 'conv34_15' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1294 [2/2] (4.43ns)   --->   "%conv23_16 = fpext i32 %A_load_36" [matrix_ti_mul.cpp:64]   --->   Operation 1294 'fpext' 'conv23_16' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 1295 [2/2] (4.43ns)   --->   "%conv34_16 = fpext i32 %Ainverse_load_34" [matrix_ti_mul.cpp:65]   --->   Operation 1295 'fpext' 'conv34_16' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.71>
ST_91 : Operation 1296 [3/7] (6.71ns)   --->   "%mul = dmul i64 %factor, i64 %conv" [matrix_ti_mul.cpp:64]   --->   Operation 1296 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1297 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %factor, i64 %conv3" [matrix_ti_mul.cpp:65]   --->   Operation 1297 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1298 [3/7] (6.71ns)   --->   "%mul_1 = dmul i64 %factor, i64 %conv23_1" [matrix_ti_mul.cpp:64]   --->   Operation 1298 'dmul' 'mul_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1299 [3/7] (6.71ns)   --->   "%mul35_1 = dmul i64 %factor, i64 %conv34_1" [matrix_ti_mul.cpp:65]   --->   Operation 1299 'dmul' 'mul35_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1300 [3/7] (6.71ns)   --->   "%mul_2 = dmul i64 %factor, i64 %conv23_2" [matrix_ti_mul.cpp:64]   --->   Operation 1300 'dmul' 'mul_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1301 [3/7] (6.71ns)   --->   "%mul35_2 = dmul i64 %factor, i64 %conv34_2" [matrix_ti_mul.cpp:65]   --->   Operation 1301 'dmul' 'mul35_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1302 [3/7] (6.71ns)   --->   "%mul_3 = dmul i64 %factor, i64 %conv23_3" [matrix_ti_mul.cpp:64]   --->   Operation 1302 'dmul' 'mul_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1303 [3/7] (6.71ns)   --->   "%mul35_3 = dmul i64 %factor, i64 %conv34_3" [matrix_ti_mul.cpp:65]   --->   Operation 1303 'dmul' 'mul35_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1304 [3/7] (6.71ns)   --->   "%mul_4 = dmul i64 %factor, i64 %conv23_4" [matrix_ti_mul.cpp:64]   --->   Operation 1304 'dmul' 'mul_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1305 [3/7] (6.71ns)   --->   "%mul35_4 = dmul i64 %factor, i64 %conv34_4" [matrix_ti_mul.cpp:65]   --->   Operation 1305 'dmul' 'mul35_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1306 [3/7] (6.71ns)   --->   "%mul_5 = dmul i64 %factor, i64 %conv23_5" [matrix_ti_mul.cpp:64]   --->   Operation 1306 'dmul' 'mul_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1307 [3/7] (6.71ns)   --->   "%mul35_5 = dmul i64 %factor, i64 %conv34_5" [matrix_ti_mul.cpp:65]   --->   Operation 1307 'dmul' 'mul35_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1308 [3/7] (6.71ns)   --->   "%mul_6 = dmul i64 %factor, i64 %conv23_6" [matrix_ti_mul.cpp:64]   --->   Operation 1308 'dmul' 'mul_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1309 [1/2] (3.25ns)   --->   "%A_load_15 = load i10 %A_addr_73" [matrix_ti_mul.cpp:64]   --->   Operation 1309 'load' 'A_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 1310 [3/7] (6.71ns)   --->   "%mul35_6 = dmul i64 %factor, i64 %conv34_6" [matrix_ti_mul.cpp:65]   --->   Operation 1310 'dmul' 'mul35_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1311 [1/2] (3.25ns)   --->   "%Ainverse_load_13 = load i10 %Ainverse_addr_70" [matrix_ti_mul.cpp:65]   --->   Operation 1311 'load' 'Ainverse_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 1312 [3/7] (6.71ns)   --->   "%mul_7 = dmul i64 %factor, i64 %conv23_7" [matrix_ti_mul.cpp:64]   --->   Operation 1312 'dmul' 'mul_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1313 [1/2] (3.25ns)   --->   "%A_load_17 = load i10 %A_addr_74" [matrix_ti_mul.cpp:64]   --->   Operation 1313 'load' 'A_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 1314 [3/7] (6.71ns)   --->   "%mul35_7 = dmul i64 %factor, i64 %conv34_7" [matrix_ti_mul.cpp:65]   --->   Operation 1314 'dmul' 'mul35_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1315 [1/2] (3.25ns)   --->   "%Ainverse_load_15 = load i10 %Ainverse_addr_71" [matrix_ti_mul.cpp:65]   --->   Operation 1315 'load' 'Ainverse_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 1316 [4/7] (6.71ns)   --->   "%mul_8 = dmul i64 %factor, i64 %conv23_8" [matrix_ti_mul.cpp:64]   --->   Operation 1316 'dmul' 'mul_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1317 [2/2] (3.25ns)   --->   "%A_load_19 = load i10 %A_addr_75" [matrix_ti_mul.cpp:64]   --->   Operation 1317 'load' 'A_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 1318 [4/7] (6.71ns)   --->   "%mul35_8 = dmul i64 %factor, i64 %conv34_8" [matrix_ti_mul.cpp:65]   --->   Operation 1318 'dmul' 'mul35_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1319 [2/2] (3.25ns)   --->   "%Ainverse_load_17 = load i10 %Ainverse_addr_72" [matrix_ti_mul.cpp:65]   --->   Operation 1319 'load' 'Ainverse_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 1320 [4/7] (6.71ns)   --->   "%mul_9 = dmul i64 %factor, i64 %conv23_9" [matrix_ti_mul.cpp:64]   --->   Operation 1320 'dmul' 'mul_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1321 [2/2] (3.25ns)   --->   "%A_load_21 = load i10 %A_addr_76" [matrix_ti_mul.cpp:64]   --->   Operation 1321 'load' 'A_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 1322 [4/7] (6.71ns)   --->   "%mul35_9 = dmul i64 %factor, i64 %conv34_9" [matrix_ti_mul.cpp:65]   --->   Operation 1322 'dmul' 'mul35_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1323 [2/2] (3.25ns)   --->   "%Ainverse_load_19 = load i10 %Ainverse_addr_73" [matrix_ti_mul.cpp:65]   --->   Operation 1323 'load' 'Ainverse_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_91 : Operation 1324 [5/7] (6.71ns)   --->   "%mul_s = dmul i64 %factor, i64 %conv23_s" [matrix_ti_mul.cpp:64]   --->   Operation 1324 'dmul' 'mul_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1325 [5/7] (6.71ns)   --->   "%mul35_s = dmul i64 %factor, i64 %conv34_s" [matrix_ti_mul.cpp:65]   --->   Operation 1325 'dmul' 'mul35_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1326 [5/7] (6.71ns)   --->   "%mul_10 = dmul i64 %factor, i64 %conv23_10" [matrix_ti_mul.cpp:64]   --->   Operation 1326 'dmul' 'mul_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1327 [5/7] (6.71ns)   --->   "%mul35_10 = dmul i64 %factor, i64 %conv34_10" [matrix_ti_mul.cpp:65]   --->   Operation 1327 'dmul' 'mul35_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1328 [6/7] (6.71ns)   --->   "%mul_11 = dmul i64 %factor, i64 %conv23_11" [matrix_ti_mul.cpp:64]   --->   Operation 1328 'dmul' 'mul_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1329 [6/7] (6.71ns)   --->   "%mul35_11 = dmul i64 %factor, i64 %conv34_11" [matrix_ti_mul.cpp:65]   --->   Operation 1329 'dmul' 'mul35_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1330 [6/7] (6.71ns)   --->   "%mul_12 = dmul i64 %factor, i64 %conv23_12" [matrix_ti_mul.cpp:64]   --->   Operation 1330 'dmul' 'mul_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1331 [6/7] (6.71ns)   --->   "%mul35_12 = dmul i64 %factor, i64 %conv34_12" [matrix_ti_mul.cpp:65]   --->   Operation 1331 'dmul' 'mul35_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1332 [7/7] (6.71ns)   --->   "%mul_13 = dmul i64 %factor, i64 %conv23_13" [matrix_ti_mul.cpp:64]   --->   Operation 1332 'dmul' 'mul_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1333 [7/7] (6.71ns)   --->   "%mul35_13 = dmul i64 %factor, i64 %conv34_13" [matrix_ti_mul.cpp:65]   --->   Operation 1333 'dmul' 'mul35_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1334 [7/7] (6.71ns)   --->   "%mul_14 = dmul i64 %factor, i64 %conv23_14" [matrix_ti_mul.cpp:64]   --->   Operation 1334 'dmul' 'mul_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1335 [7/7] (6.71ns)   --->   "%mul35_14 = dmul i64 %factor, i64 %conv34_14" [matrix_ti_mul.cpp:65]   --->   Operation 1335 'dmul' 'mul35_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1336 [1/2] (4.43ns)   --->   "%conv23_15 = fpext i32 %A_load_34" [matrix_ti_mul.cpp:64]   --->   Operation 1336 'fpext' 'conv23_15' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1337 [1/2] (4.43ns)   --->   "%conv34_15 = fpext i32 %Ainverse_load_32" [matrix_ti_mul.cpp:65]   --->   Operation 1337 'fpext' 'conv34_15' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1338 [1/2] (4.43ns)   --->   "%conv23_16 = fpext i32 %A_load_36" [matrix_ti_mul.cpp:64]   --->   Operation 1338 'fpext' 'conv23_16' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1339 [1/2] (4.43ns)   --->   "%conv34_16 = fpext i32 %Ainverse_load_34" [matrix_ti_mul.cpp:65]   --->   Operation 1339 'fpext' 'conv34_16' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1340 [2/2] (4.43ns)   --->   "%conv23_17 = fpext i32 %A_load_38" [matrix_ti_mul.cpp:64]   --->   Operation 1340 'fpext' 'conv23_17' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1341 [2/2] (4.43ns)   --->   "%conv34_17 = fpext i32 %Ainverse_load_36" [matrix_ti_mul.cpp:65]   --->   Operation 1341 'fpext' 'conv34_17' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1342 [2/2] (4.43ns)   --->   "%conv23_18 = fpext i32 %A_load_40" [matrix_ti_mul.cpp:64]   --->   Operation 1342 'fpext' 'conv23_18' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 1343 [2/2] (4.43ns)   --->   "%conv34_18 = fpext i32 %Ainverse_load_38" [matrix_ti_mul.cpp:65]   --->   Operation 1343 'fpext' 'conv34_18' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.71>
ST_92 : Operation 1344 [2/7] (6.71ns)   --->   "%mul = dmul i64 %factor, i64 %conv" [matrix_ti_mul.cpp:64]   --->   Operation 1344 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1345 [2/2] (4.43ns)   --->   "%conv1 = fpext i32 %A_load_3" [matrix_ti_mul.cpp:64]   --->   Operation 1345 'fpext' 'conv1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1346 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %factor, i64 %conv3" [matrix_ti_mul.cpp:65]   --->   Operation 1346 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1347 [2/2] (4.43ns)   --->   "%conv4 = fpext i32 %Ainverse_load_1" [matrix_ti_mul.cpp:65]   --->   Operation 1347 'fpext' 'conv4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1348 [2/7] (6.71ns)   --->   "%mul_1 = dmul i64 %factor, i64 %conv23_1" [matrix_ti_mul.cpp:64]   --->   Operation 1348 'dmul' 'mul_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1349 [2/2] (4.43ns)   --->   "%conv28_1 = fpext i32 %A_load_5" [matrix_ti_mul.cpp:64]   --->   Operation 1349 'fpext' 'conv28_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1350 [2/7] (6.71ns)   --->   "%mul35_1 = dmul i64 %factor, i64 %conv34_1" [matrix_ti_mul.cpp:65]   --->   Operation 1350 'dmul' 'mul35_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1351 [2/2] (4.43ns)   --->   "%conv40_1 = fpext i32 %Ainverse_load_3" [matrix_ti_mul.cpp:65]   --->   Operation 1351 'fpext' 'conv40_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1352 [2/7] (6.71ns)   --->   "%mul_2 = dmul i64 %factor, i64 %conv23_2" [matrix_ti_mul.cpp:64]   --->   Operation 1352 'dmul' 'mul_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1353 [2/2] (4.43ns)   --->   "%conv28_2 = fpext i32 %A_load_7" [matrix_ti_mul.cpp:64]   --->   Operation 1353 'fpext' 'conv28_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1354 [2/7] (6.71ns)   --->   "%mul35_2 = dmul i64 %factor, i64 %conv34_2" [matrix_ti_mul.cpp:65]   --->   Operation 1354 'dmul' 'mul35_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1355 [2/2] (4.43ns)   --->   "%conv40_2 = fpext i32 %Ainverse_load_5" [matrix_ti_mul.cpp:65]   --->   Operation 1355 'fpext' 'conv40_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1356 [2/7] (6.71ns)   --->   "%mul_3 = dmul i64 %factor, i64 %conv23_3" [matrix_ti_mul.cpp:64]   --->   Operation 1356 'dmul' 'mul_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1357 [2/2] (4.43ns)   --->   "%conv28_3 = fpext i32 %A_load_9" [matrix_ti_mul.cpp:64]   --->   Operation 1357 'fpext' 'conv28_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1358 [2/7] (6.71ns)   --->   "%mul35_3 = dmul i64 %factor, i64 %conv34_3" [matrix_ti_mul.cpp:65]   --->   Operation 1358 'dmul' 'mul35_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1359 [2/2] (4.43ns)   --->   "%conv40_3 = fpext i32 %Ainverse_load_7" [matrix_ti_mul.cpp:65]   --->   Operation 1359 'fpext' 'conv40_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1360 [2/7] (6.71ns)   --->   "%mul_4 = dmul i64 %factor, i64 %conv23_4" [matrix_ti_mul.cpp:64]   --->   Operation 1360 'dmul' 'mul_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1361 [2/2] (4.43ns)   --->   "%conv28_4 = fpext i32 %A_load_11" [matrix_ti_mul.cpp:64]   --->   Operation 1361 'fpext' 'conv28_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1362 [2/7] (6.71ns)   --->   "%mul35_4 = dmul i64 %factor, i64 %conv34_4" [matrix_ti_mul.cpp:65]   --->   Operation 1362 'dmul' 'mul35_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1363 [2/2] (4.43ns)   --->   "%conv40_4 = fpext i32 %Ainverse_load_9" [matrix_ti_mul.cpp:65]   --->   Operation 1363 'fpext' 'conv40_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1364 [2/7] (6.71ns)   --->   "%mul_5 = dmul i64 %factor, i64 %conv23_5" [matrix_ti_mul.cpp:64]   --->   Operation 1364 'dmul' 'mul_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1365 [2/2] (4.43ns)   --->   "%conv28_5 = fpext i32 %A_load_13" [matrix_ti_mul.cpp:64]   --->   Operation 1365 'fpext' 'conv28_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1366 [2/7] (6.71ns)   --->   "%mul35_5 = dmul i64 %factor, i64 %conv34_5" [matrix_ti_mul.cpp:65]   --->   Operation 1366 'dmul' 'mul35_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1367 [2/2] (4.43ns)   --->   "%conv40_5 = fpext i32 %Ainverse_load_11" [matrix_ti_mul.cpp:65]   --->   Operation 1367 'fpext' 'conv40_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1368 [2/7] (6.71ns)   --->   "%mul_6 = dmul i64 %factor, i64 %conv23_6" [matrix_ti_mul.cpp:64]   --->   Operation 1368 'dmul' 'mul_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1369 [2/2] (4.43ns)   --->   "%conv28_6 = fpext i32 %A_load_15" [matrix_ti_mul.cpp:64]   --->   Operation 1369 'fpext' 'conv28_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1370 [2/7] (6.71ns)   --->   "%mul35_6 = dmul i64 %factor, i64 %conv34_6" [matrix_ti_mul.cpp:65]   --->   Operation 1370 'dmul' 'mul35_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1371 [2/2] (4.43ns)   --->   "%conv40_6 = fpext i32 %Ainverse_load_13" [matrix_ti_mul.cpp:65]   --->   Operation 1371 'fpext' 'conv40_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1372 [2/7] (6.71ns)   --->   "%mul_7 = dmul i64 %factor, i64 %conv23_7" [matrix_ti_mul.cpp:64]   --->   Operation 1372 'dmul' 'mul_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1373 [2/2] (4.43ns)   --->   "%conv28_7 = fpext i32 %A_load_17" [matrix_ti_mul.cpp:64]   --->   Operation 1373 'fpext' 'conv28_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1374 [2/7] (6.71ns)   --->   "%mul35_7 = dmul i64 %factor, i64 %conv34_7" [matrix_ti_mul.cpp:65]   --->   Operation 1374 'dmul' 'mul35_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1375 [2/2] (4.43ns)   --->   "%conv40_7 = fpext i32 %Ainverse_load_15" [matrix_ti_mul.cpp:65]   --->   Operation 1375 'fpext' 'conv40_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1376 [3/7] (6.71ns)   --->   "%mul_8 = dmul i64 %factor, i64 %conv23_8" [matrix_ti_mul.cpp:64]   --->   Operation 1376 'dmul' 'mul_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1377 [1/2] (3.25ns)   --->   "%A_load_19 = load i10 %A_addr_75" [matrix_ti_mul.cpp:64]   --->   Operation 1377 'load' 'A_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 1378 [3/7] (6.71ns)   --->   "%mul35_8 = dmul i64 %factor, i64 %conv34_8" [matrix_ti_mul.cpp:65]   --->   Operation 1378 'dmul' 'mul35_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1379 [1/2] (3.25ns)   --->   "%Ainverse_load_17 = load i10 %Ainverse_addr_72" [matrix_ti_mul.cpp:65]   --->   Operation 1379 'load' 'Ainverse_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 1380 [3/7] (6.71ns)   --->   "%mul_9 = dmul i64 %factor, i64 %conv23_9" [matrix_ti_mul.cpp:64]   --->   Operation 1380 'dmul' 'mul_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1381 [1/2] (3.25ns)   --->   "%A_load_21 = load i10 %A_addr_76" [matrix_ti_mul.cpp:64]   --->   Operation 1381 'load' 'A_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 1382 [3/7] (6.71ns)   --->   "%mul35_9 = dmul i64 %factor, i64 %conv34_9" [matrix_ti_mul.cpp:65]   --->   Operation 1382 'dmul' 'mul35_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1383 [1/2] (3.25ns)   --->   "%Ainverse_load_19 = load i10 %Ainverse_addr_73" [matrix_ti_mul.cpp:65]   --->   Operation 1383 'load' 'Ainverse_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 1384 [4/7] (6.71ns)   --->   "%mul_s = dmul i64 %factor, i64 %conv23_s" [matrix_ti_mul.cpp:64]   --->   Operation 1384 'dmul' 'mul_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1385 [2/2] (3.25ns)   --->   "%A_load_23 = load i10 %A_addr_77" [matrix_ti_mul.cpp:64]   --->   Operation 1385 'load' 'A_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 1386 [4/7] (6.71ns)   --->   "%mul35_s = dmul i64 %factor, i64 %conv34_s" [matrix_ti_mul.cpp:65]   --->   Operation 1386 'dmul' 'mul35_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1387 [2/2] (3.25ns)   --->   "%Ainverse_load_21 = load i10 %Ainverse_addr_74" [matrix_ti_mul.cpp:65]   --->   Operation 1387 'load' 'Ainverse_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 1388 [4/7] (6.71ns)   --->   "%mul_10 = dmul i64 %factor, i64 %conv23_10" [matrix_ti_mul.cpp:64]   --->   Operation 1388 'dmul' 'mul_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1389 [2/2] (3.25ns)   --->   "%A_load_25 = load i10 %A_addr_78" [matrix_ti_mul.cpp:64]   --->   Operation 1389 'load' 'A_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 1390 [4/7] (6.71ns)   --->   "%mul35_10 = dmul i64 %factor, i64 %conv34_10" [matrix_ti_mul.cpp:65]   --->   Operation 1390 'dmul' 'mul35_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1391 [2/2] (3.25ns)   --->   "%Ainverse_load_23 = load i10 %Ainverse_addr_75" [matrix_ti_mul.cpp:65]   --->   Operation 1391 'load' 'Ainverse_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_92 : Operation 1392 [5/7] (6.71ns)   --->   "%mul_11 = dmul i64 %factor, i64 %conv23_11" [matrix_ti_mul.cpp:64]   --->   Operation 1392 'dmul' 'mul_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1393 [5/7] (6.71ns)   --->   "%mul35_11 = dmul i64 %factor, i64 %conv34_11" [matrix_ti_mul.cpp:65]   --->   Operation 1393 'dmul' 'mul35_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1394 [5/7] (6.71ns)   --->   "%mul_12 = dmul i64 %factor, i64 %conv23_12" [matrix_ti_mul.cpp:64]   --->   Operation 1394 'dmul' 'mul_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1395 [5/7] (6.71ns)   --->   "%mul35_12 = dmul i64 %factor, i64 %conv34_12" [matrix_ti_mul.cpp:65]   --->   Operation 1395 'dmul' 'mul35_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1396 [6/7] (6.71ns)   --->   "%mul_13 = dmul i64 %factor, i64 %conv23_13" [matrix_ti_mul.cpp:64]   --->   Operation 1396 'dmul' 'mul_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1397 [6/7] (6.71ns)   --->   "%mul35_13 = dmul i64 %factor, i64 %conv34_13" [matrix_ti_mul.cpp:65]   --->   Operation 1397 'dmul' 'mul35_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1398 [6/7] (6.71ns)   --->   "%mul_14 = dmul i64 %factor, i64 %conv23_14" [matrix_ti_mul.cpp:64]   --->   Operation 1398 'dmul' 'mul_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1399 [6/7] (6.71ns)   --->   "%mul35_14 = dmul i64 %factor, i64 %conv34_14" [matrix_ti_mul.cpp:65]   --->   Operation 1399 'dmul' 'mul35_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1400 [7/7] (6.71ns)   --->   "%mul_15 = dmul i64 %factor, i64 %conv23_15" [matrix_ti_mul.cpp:64]   --->   Operation 1400 'dmul' 'mul_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1401 [7/7] (6.71ns)   --->   "%mul35_15 = dmul i64 %factor, i64 %conv34_15" [matrix_ti_mul.cpp:65]   --->   Operation 1401 'dmul' 'mul35_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1402 [7/7] (6.71ns)   --->   "%mul_16 = dmul i64 %factor, i64 %conv23_16" [matrix_ti_mul.cpp:64]   --->   Operation 1402 'dmul' 'mul_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1403 [7/7] (6.71ns)   --->   "%mul35_16 = dmul i64 %factor, i64 %conv34_16" [matrix_ti_mul.cpp:65]   --->   Operation 1403 'dmul' 'mul35_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1404 [1/2] (4.43ns)   --->   "%conv23_17 = fpext i32 %A_load_38" [matrix_ti_mul.cpp:64]   --->   Operation 1404 'fpext' 'conv23_17' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1405 [1/2] (4.43ns)   --->   "%conv34_17 = fpext i32 %Ainverse_load_36" [matrix_ti_mul.cpp:65]   --->   Operation 1405 'fpext' 'conv34_17' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1406 [1/2] (4.43ns)   --->   "%conv23_18 = fpext i32 %A_load_40" [matrix_ti_mul.cpp:64]   --->   Operation 1406 'fpext' 'conv23_18' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1407 [1/2] (4.43ns)   --->   "%conv34_18 = fpext i32 %Ainverse_load_38" [matrix_ti_mul.cpp:65]   --->   Operation 1407 'fpext' 'conv34_18' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1408 [2/2] (4.43ns)   --->   "%conv23_19 = fpext i32 %A_load_42" [matrix_ti_mul.cpp:64]   --->   Operation 1408 'fpext' 'conv23_19' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1409 [2/2] (4.43ns)   --->   "%conv34_19 = fpext i32 %Ainverse_load_40" [matrix_ti_mul.cpp:65]   --->   Operation 1409 'fpext' 'conv34_19' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1410 [2/2] (4.43ns)   --->   "%conv23_20 = fpext i32 %A_load_44" [matrix_ti_mul.cpp:64]   --->   Operation 1410 'fpext' 'conv23_20' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 1411 [2/2] (4.43ns)   --->   "%conv34_20 = fpext i32 %Ainverse_load_42" [matrix_ti_mul.cpp:65]   --->   Operation 1411 'fpext' 'conv34_20' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.71>
ST_93 : Operation 1412 [1/7] (6.71ns)   --->   "%mul = dmul i64 %factor, i64 %conv" [matrix_ti_mul.cpp:64]   --->   Operation 1412 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1413 [1/2] (4.43ns)   --->   "%conv1 = fpext i32 %A_load_3" [matrix_ti_mul.cpp:64]   --->   Operation 1413 'fpext' 'conv1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1414 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %factor, i64 %conv3" [matrix_ti_mul.cpp:65]   --->   Operation 1414 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1415 [1/2] (4.43ns)   --->   "%conv4 = fpext i32 %Ainverse_load_1" [matrix_ti_mul.cpp:65]   --->   Operation 1415 'fpext' 'conv4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1416 [1/7] (6.71ns)   --->   "%mul_1 = dmul i64 %factor, i64 %conv23_1" [matrix_ti_mul.cpp:64]   --->   Operation 1416 'dmul' 'mul_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1417 [1/2] (4.43ns)   --->   "%conv28_1 = fpext i32 %A_load_5" [matrix_ti_mul.cpp:64]   --->   Operation 1417 'fpext' 'conv28_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1418 [1/7] (6.71ns)   --->   "%mul35_1 = dmul i64 %factor, i64 %conv34_1" [matrix_ti_mul.cpp:65]   --->   Operation 1418 'dmul' 'mul35_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1419 [1/2] (4.43ns)   --->   "%conv40_1 = fpext i32 %Ainverse_load_3" [matrix_ti_mul.cpp:65]   --->   Operation 1419 'fpext' 'conv40_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1420 [1/7] (6.71ns)   --->   "%mul_2 = dmul i64 %factor, i64 %conv23_2" [matrix_ti_mul.cpp:64]   --->   Operation 1420 'dmul' 'mul_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1421 [1/2] (4.43ns)   --->   "%conv28_2 = fpext i32 %A_load_7" [matrix_ti_mul.cpp:64]   --->   Operation 1421 'fpext' 'conv28_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1422 [1/7] (6.71ns)   --->   "%mul35_2 = dmul i64 %factor, i64 %conv34_2" [matrix_ti_mul.cpp:65]   --->   Operation 1422 'dmul' 'mul35_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1423 [1/2] (4.43ns)   --->   "%conv40_2 = fpext i32 %Ainverse_load_5" [matrix_ti_mul.cpp:65]   --->   Operation 1423 'fpext' 'conv40_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1424 [1/7] (6.71ns)   --->   "%mul_3 = dmul i64 %factor, i64 %conv23_3" [matrix_ti_mul.cpp:64]   --->   Operation 1424 'dmul' 'mul_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1425 [1/2] (4.43ns)   --->   "%conv28_3 = fpext i32 %A_load_9" [matrix_ti_mul.cpp:64]   --->   Operation 1425 'fpext' 'conv28_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1426 [1/7] (6.71ns)   --->   "%mul35_3 = dmul i64 %factor, i64 %conv34_3" [matrix_ti_mul.cpp:65]   --->   Operation 1426 'dmul' 'mul35_3' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1427 [1/2] (4.43ns)   --->   "%conv40_3 = fpext i32 %Ainverse_load_7" [matrix_ti_mul.cpp:65]   --->   Operation 1427 'fpext' 'conv40_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1428 [1/7] (6.71ns)   --->   "%mul_4 = dmul i64 %factor, i64 %conv23_4" [matrix_ti_mul.cpp:64]   --->   Operation 1428 'dmul' 'mul_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1429 [1/2] (4.43ns)   --->   "%conv28_4 = fpext i32 %A_load_11" [matrix_ti_mul.cpp:64]   --->   Operation 1429 'fpext' 'conv28_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1430 [1/7] (6.71ns)   --->   "%mul35_4 = dmul i64 %factor, i64 %conv34_4" [matrix_ti_mul.cpp:65]   --->   Operation 1430 'dmul' 'mul35_4' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1431 [1/2] (4.43ns)   --->   "%conv40_4 = fpext i32 %Ainverse_load_9" [matrix_ti_mul.cpp:65]   --->   Operation 1431 'fpext' 'conv40_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1432 [1/7] (6.71ns)   --->   "%mul_5 = dmul i64 %factor, i64 %conv23_5" [matrix_ti_mul.cpp:64]   --->   Operation 1432 'dmul' 'mul_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1433 [1/2] (4.43ns)   --->   "%conv28_5 = fpext i32 %A_load_13" [matrix_ti_mul.cpp:64]   --->   Operation 1433 'fpext' 'conv28_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1434 [1/7] (6.71ns)   --->   "%mul35_5 = dmul i64 %factor, i64 %conv34_5" [matrix_ti_mul.cpp:65]   --->   Operation 1434 'dmul' 'mul35_5' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1435 [1/2] (4.43ns)   --->   "%conv40_5 = fpext i32 %Ainverse_load_11" [matrix_ti_mul.cpp:65]   --->   Operation 1435 'fpext' 'conv40_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1436 [1/7] (6.71ns)   --->   "%mul_6 = dmul i64 %factor, i64 %conv23_6" [matrix_ti_mul.cpp:64]   --->   Operation 1436 'dmul' 'mul_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1437 [1/2] (4.43ns)   --->   "%conv28_6 = fpext i32 %A_load_15" [matrix_ti_mul.cpp:64]   --->   Operation 1437 'fpext' 'conv28_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1438 [1/7] (6.71ns)   --->   "%mul35_6 = dmul i64 %factor, i64 %conv34_6" [matrix_ti_mul.cpp:65]   --->   Operation 1438 'dmul' 'mul35_6' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1439 [1/2] (4.43ns)   --->   "%conv40_6 = fpext i32 %Ainverse_load_13" [matrix_ti_mul.cpp:65]   --->   Operation 1439 'fpext' 'conv40_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1440 [1/7] (6.71ns)   --->   "%mul_7 = dmul i64 %factor, i64 %conv23_7" [matrix_ti_mul.cpp:64]   --->   Operation 1440 'dmul' 'mul_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1441 [1/2] (4.43ns)   --->   "%conv28_7 = fpext i32 %A_load_17" [matrix_ti_mul.cpp:64]   --->   Operation 1441 'fpext' 'conv28_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1442 [1/7] (6.71ns)   --->   "%mul35_7 = dmul i64 %factor, i64 %conv34_7" [matrix_ti_mul.cpp:65]   --->   Operation 1442 'dmul' 'mul35_7' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1443 [1/2] (4.43ns)   --->   "%conv40_7 = fpext i32 %Ainverse_load_15" [matrix_ti_mul.cpp:65]   --->   Operation 1443 'fpext' 'conv40_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1444 [2/7] (6.71ns)   --->   "%mul_8 = dmul i64 %factor, i64 %conv23_8" [matrix_ti_mul.cpp:64]   --->   Operation 1444 'dmul' 'mul_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1445 [2/2] (4.43ns)   --->   "%conv28_8 = fpext i32 %A_load_19" [matrix_ti_mul.cpp:64]   --->   Operation 1445 'fpext' 'conv28_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1446 [2/7] (6.71ns)   --->   "%mul35_8 = dmul i64 %factor, i64 %conv34_8" [matrix_ti_mul.cpp:65]   --->   Operation 1446 'dmul' 'mul35_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1447 [2/2] (4.43ns)   --->   "%conv40_8 = fpext i32 %Ainverse_load_17" [matrix_ti_mul.cpp:65]   --->   Operation 1447 'fpext' 'conv40_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1448 [2/7] (6.71ns)   --->   "%mul_9 = dmul i64 %factor, i64 %conv23_9" [matrix_ti_mul.cpp:64]   --->   Operation 1448 'dmul' 'mul_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1449 [2/2] (4.43ns)   --->   "%conv28_9 = fpext i32 %A_load_21" [matrix_ti_mul.cpp:64]   --->   Operation 1449 'fpext' 'conv28_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1450 [2/7] (6.71ns)   --->   "%mul35_9 = dmul i64 %factor, i64 %conv34_9" [matrix_ti_mul.cpp:65]   --->   Operation 1450 'dmul' 'mul35_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1451 [2/2] (4.43ns)   --->   "%conv40_9 = fpext i32 %Ainverse_load_19" [matrix_ti_mul.cpp:65]   --->   Operation 1451 'fpext' 'conv40_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1452 [3/7] (6.71ns)   --->   "%mul_s = dmul i64 %factor, i64 %conv23_s" [matrix_ti_mul.cpp:64]   --->   Operation 1452 'dmul' 'mul_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1453 [1/2] (3.25ns)   --->   "%A_load_23 = load i10 %A_addr_77" [matrix_ti_mul.cpp:64]   --->   Operation 1453 'load' 'A_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 1454 [3/7] (6.71ns)   --->   "%mul35_s = dmul i64 %factor, i64 %conv34_s" [matrix_ti_mul.cpp:65]   --->   Operation 1454 'dmul' 'mul35_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1455 [1/2] (3.25ns)   --->   "%Ainverse_load_21 = load i10 %Ainverse_addr_74" [matrix_ti_mul.cpp:65]   --->   Operation 1455 'load' 'Ainverse_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 1456 [3/7] (6.71ns)   --->   "%mul_10 = dmul i64 %factor, i64 %conv23_10" [matrix_ti_mul.cpp:64]   --->   Operation 1456 'dmul' 'mul_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1457 [1/2] (3.25ns)   --->   "%A_load_25 = load i10 %A_addr_78" [matrix_ti_mul.cpp:64]   --->   Operation 1457 'load' 'A_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 1458 [3/7] (6.71ns)   --->   "%mul35_10 = dmul i64 %factor, i64 %conv34_10" [matrix_ti_mul.cpp:65]   --->   Operation 1458 'dmul' 'mul35_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1459 [1/2] (3.25ns)   --->   "%Ainverse_load_23 = load i10 %Ainverse_addr_75" [matrix_ti_mul.cpp:65]   --->   Operation 1459 'load' 'Ainverse_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 1460 [4/7] (6.71ns)   --->   "%mul_11 = dmul i64 %factor, i64 %conv23_11" [matrix_ti_mul.cpp:64]   --->   Operation 1460 'dmul' 'mul_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1461 [2/2] (3.25ns)   --->   "%A_load_27 = load i10 %A_addr_79" [matrix_ti_mul.cpp:64]   --->   Operation 1461 'load' 'A_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 1462 [4/7] (6.71ns)   --->   "%mul35_11 = dmul i64 %factor, i64 %conv34_11" [matrix_ti_mul.cpp:65]   --->   Operation 1462 'dmul' 'mul35_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1463 [2/2] (3.25ns)   --->   "%Ainverse_load_25 = load i10 %Ainverse_addr_76" [matrix_ti_mul.cpp:65]   --->   Operation 1463 'load' 'Ainverse_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 1464 [4/7] (6.71ns)   --->   "%mul_12 = dmul i64 %factor, i64 %conv23_12" [matrix_ti_mul.cpp:64]   --->   Operation 1464 'dmul' 'mul_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1465 [2/2] (3.25ns)   --->   "%A_load_29 = load i10 %A_addr_80" [matrix_ti_mul.cpp:64]   --->   Operation 1465 'load' 'A_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 1466 [4/7] (6.71ns)   --->   "%mul35_12 = dmul i64 %factor, i64 %conv34_12" [matrix_ti_mul.cpp:65]   --->   Operation 1466 'dmul' 'mul35_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1467 [2/2] (3.25ns)   --->   "%Ainverse_load_27 = load i10 %Ainverse_addr_77" [matrix_ti_mul.cpp:65]   --->   Operation 1467 'load' 'Ainverse_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 1468 [5/7] (6.71ns)   --->   "%mul_13 = dmul i64 %factor, i64 %conv23_13" [matrix_ti_mul.cpp:64]   --->   Operation 1468 'dmul' 'mul_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1469 [5/7] (6.71ns)   --->   "%mul35_13 = dmul i64 %factor, i64 %conv34_13" [matrix_ti_mul.cpp:65]   --->   Operation 1469 'dmul' 'mul35_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1470 [5/7] (6.71ns)   --->   "%mul_14 = dmul i64 %factor, i64 %conv23_14" [matrix_ti_mul.cpp:64]   --->   Operation 1470 'dmul' 'mul_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1471 [5/7] (6.71ns)   --->   "%mul35_14 = dmul i64 %factor, i64 %conv34_14" [matrix_ti_mul.cpp:65]   --->   Operation 1471 'dmul' 'mul35_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1472 [6/7] (6.71ns)   --->   "%mul_15 = dmul i64 %factor, i64 %conv23_15" [matrix_ti_mul.cpp:64]   --->   Operation 1472 'dmul' 'mul_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1473 [6/7] (6.71ns)   --->   "%mul35_15 = dmul i64 %factor, i64 %conv34_15" [matrix_ti_mul.cpp:65]   --->   Operation 1473 'dmul' 'mul35_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1474 [6/7] (6.71ns)   --->   "%mul_16 = dmul i64 %factor, i64 %conv23_16" [matrix_ti_mul.cpp:64]   --->   Operation 1474 'dmul' 'mul_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1475 [6/7] (6.71ns)   --->   "%mul35_16 = dmul i64 %factor, i64 %conv34_16" [matrix_ti_mul.cpp:65]   --->   Operation 1475 'dmul' 'mul35_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1476 [7/7] (6.71ns)   --->   "%mul_17 = dmul i64 %factor, i64 %conv23_17" [matrix_ti_mul.cpp:64]   --->   Operation 1476 'dmul' 'mul_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1477 [7/7] (6.71ns)   --->   "%mul35_17 = dmul i64 %factor, i64 %conv34_17" [matrix_ti_mul.cpp:65]   --->   Operation 1477 'dmul' 'mul35_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1478 [7/7] (6.71ns)   --->   "%mul_18 = dmul i64 %factor, i64 %conv23_18" [matrix_ti_mul.cpp:64]   --->   Operation 1478 'dmul' 'mul_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1479 [7/7] (6.71ns)   --->   "%mul35_18 = dmul i64 %factor, i64 %conv34_18" [matrix_ti_mul.cpp:65]   --->   Operation 1479 'dmul' 'mul35_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1480 [1/2] (4.43ns)   --->   "%conv23_19 = fpext i32 %A_load_42" [matrix_ti_mul.cpp:64]   --->   Operation 1480 'fpext' 'conv23_19' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1481 [1/2] (4.43ns)   --->   "%conv34_19 = fpext i32 %Ainverse_load_40" [matrix_ti_mul.cpp:65]   --->   Operation 1481 'fpext' 'conv34_19' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1482 [1/2] (4.43ns)   --->   "%conv23_20 = fpext i32 %A_load_44" [matrix_ti_mul.cpp:64]   --->   Operation 1482 'fpext' 'conv23_20' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1483 [1/2] (4.43ns)   --->   "%conv34_20 = fpext i32 %Ainverse_load_42" [matrix_ti_mul.cpp:65]   --->   Operation 1483 'fpext' 'conv34_20' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1484 [2/2] (4.43ns)   --->   "%conv23_21 = fpext i32 %A_load_46" [matrix_ti_mul.cpp:64]   --->   Operation 1484 'fpext' 'conv23_21' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1485 [2/2] (4.43ns)   --->   "%conv34_21 = fpext i32 %Ainverse_load_44" [matrix_ti_mul.cpp:65]   --->   Operation 1485 'fpext' 'conv34_21' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1486 [2/2] (4.43ns)   --->   "%conv23_22 = fpext i32 %A_load_48" [matrix_ti_mul.cpp:64]   --->   Operation 1486 'fpext' 'conv23_22' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1487 [2/2] (4.43ns)   --->   "%conv34_22 = fpext i32 %Ainverse_load_46" [matrix_ti_mul.cpp:65]   --->   Operation 1487 'fpext' 'conv34_22' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.29>
ST_94 : Operation 1488 [7/7] (7.29ns)   --->   "%add = dadd i64 %conv1, i64 %mul" [matrix_ti_mul.cpp:64]   --->   Operation 1488 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1489 [7/7] (7.29ns)   --->   "%add1 = dadd i64 %conv4, i64 %mul1" [matrix_ti_mul.cpp:65]   --->   Operation 1489 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1490 [7/7] (7.29ns)   --->   "%add_1 = dadd i64 %conv28_1, i64 %mul_1" [matrix_ti_mul.cpp:64]   --->   Operation 1490 'dadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1491 [7/7] (7.29ns)   --->   "%add41_1 = dadd i64 %conv40_1, i64 %mul35_1" [matrix_ti_mul.cpp:65]   --->   Operation 1491 'dadd' 'add41_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1492 [7/7] (7.29ns)   --->   "%add_2 = dadd i64 %conv28_2, i64 %mul_2" [matrix_ti_mul.cpp:64]   --->   Operation 1492 'dadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1493 [7/7] (7.29ns)   --->   "%add41_2 = dadd i64 %conv40_2, i64 %mul35_2" [matrix_ti_mul.cpp:65]   --->   Operation 1493 'dadd' 'add41_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1494 [7/7] (7.29ns)   --->   "%add_3 = dadd i64 %conv28_3, i64 %mul_3" [matrix_ti_mul.cpp:64]   --->   Operation 1494 'dadd' 'add_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1495 [7/7] (7.29ns)   --->   "%add41_3 = dadd i64 %conv40_3, i64 %mul35_3" [matrix_ti_mul.cpp:65]   --->   Operation 1495 'dadd' 'add41_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1496 [7/7] (7.29ns)   --->   "%add_4 = dadd i64 %conv28_4, i64 %mul_4" [matrix_ti_mul.cpp:64]   --->   Operation 1496 'dadd' 'add_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1497 [7/7] (7.29ns)   --->   "%add41_4 = dadd i64 %conv40_4, i64 %mul35_4" [matrix_ti_mul.cpp:65]   --->   Operation 1497 'dadd' 'add41_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1498 [7/7] (7.29ns)   --->   "%add_5 = dadd i64 %conv28_5, i64 %mul_5" [matrix_ti_mul.cpp:64]   --->   Operation 1498 'dadd' 'add_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1499 [7/7] (7.29ns)   --->   "%add41_5 = dadd i64 %conv40_5, i64 %mul35_5" [matrix_ti_mul.cpp:65]   --->   Operation 1499 'dadd' 'add41_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1500 [7/7] (7.29ns)   --->   "%add_6 = dadd i64 %conv28_6, i64 %mul_6" [matrix_ti_mul.cpp:64]   --->   Operation 1500 'dadd' 'add_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1501 [7/7] (7.29ns)   --->   "%add41_6 = dadd i64 %conv40_6, i64 %mul35_6" [matrix_ti_mul.cpp:65]   --->   Operation 1501 'dadd' 'add41_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1502 [7/7] (7.29ns)   --->   "%add_7 = dadd i64 %conv28_7, i64 %mul_7" [matrix_ti_mul.cpp:64]   --->   Operation 1502 'dadd' 'add_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1503 [7/7] (7.29ns)   --->   "%add41_7 = dadd i64 %conv40_7, i64 %mul35_7" [matrix_ti_mul.cpp:65]   --->   Operation 1503 'dadd' 'add41_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1504 [1/7] (6.71ns)   --->   "%mul_8 = dmul i64 %factor, i64 %conv23_8" [matrix_ti_mul.cpp:64]   --->   Operation 1504 'dmul' 'mul_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1505 [1/2] (4.43ns)   --->   "%conv28_8 = fpext i32 %A_load_19" [matrix_ti_mul.cpp:64]   --->   Operation 1505 'fpext' 'conv28_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1506 [1/7] (6.71ns)   --->   "%mul35_8 = dmul i64 %factor, i64 %conv34_8" [matrix_ti_mul.cpp:65]   --->   Operation 1506 'dmul' 'mul35_8' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1507 [1/2] (4.43ns)   --->   "%conv40_8 = fpext i32 %Ainverse_load_17" [matrix_ti_mul.cpp:65]   --->   Operation 1507 'fpext' 'conv40_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1508 [1/7] (6.71ns)   --->   "%mul_9 = dmul i64 %factor, i64 %conv23_9" [matrix_ti_mul.cpp:64]   --->   Operation 1508 'dmul' 'mul_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1509 [1/2] (4.43ns)   --->   "%conv28_9 = fpext i32 %A_load_21" [matrix_ti_mul.cpp:64]   --->   Operation 1509 'fpext' 'conv28_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1510 [1/7] (6.71ns)   --->   "%mul35_9 = dmul i64 %factor, i64 %conv34_9" [matrix_ti_mul.cpp:65]   --->   Operation 1510 'dmul' 'mul35_9' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1511 [1/2] (4.43ns)   --->   "%conv40_9 = fpext i32 %Ainverse_load_19" [matrix_ti_mul.cpp:65]   --->   Operation 1511 'fpext' 'conv40_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1512 [2/7] (6.71ns)   --->   "%mul_s = dmul i64 %factor, i64 %conv23_s" [matrix_ti_mul.cpp:64]   --->   Operation 1512 'dmul' 'mul_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1513 [2/2] (4.43ns)   --->   "%conv28_s = fpext i32 %A_load_23" [matrix_ti_mul.cpp:64]   --->   Operation 1513 'fpext' 'conv28_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1514 [2/7] (6.71ns)   --->   "%mul35_s = dmul i64 %factor, i64 %conv34_s" [matrix_ti_mul.cpp:65]   --->   Operation 1514 'dmul' 'mul35_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1515 [2/2] (4.43ns)   --->   "%conv40_s = fpext i32 %Ainverse_load_21" [matrix_ti_mul.cpp:65]   --->   Operation 1515 'fpext' 'conv40_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1516 [2/7] (6.71ns)   --->   "%mul_10 = dmul i64 %factor, i64 %conv23_10" [matrix_ti_mul.cpp:64]   --->   Operation 1516 'dmul' 'mul_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1517 [2/2] (4.43ns)   --->   "%conv28_10 = fpext i32 %A_load_25" [matrix_ti_mul.cpp:64]   --->   Operation 1517 'fpext' 'conv28_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1518 [2/7] (6.71ns)   --->   "%mul35_10 = dmul i64 %factor, i64 %conv34_10" [matrix_ti_mul.cpp:65]   --->   Operation 1518 'dmul' 'mul35_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1519 [2/2] (4.43ns)   --->   "%conv40_10 = fpext i32 %Ainverse_load_23" [matrix_ti_mul.cpp:65]   --->   Operation 1519 'fpext' 'conv40_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1520 [3/7] (6.71ns)   --->   "%mul_11 = dmul i64 %factor, i64 %conv23_11" [matrix_ti_mul.cpp:64]   --->   Operation 1520 'dmul' 'mul_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1521 [1/2] (3.25ns)   --->   "%A_load_27 = load i10 %A_addr_79" [matrix_ti_mul.cpp:64]   --->   Operation 1521 'load' 'A_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 1522 [3/7] (6.71ns)   --->   "%mul35_11 = dmul i64 %factor, i64 %conv34_11" [matrix_ti_mul.cpp:65]   --->   Operation 1522 'dmul' 'mul35_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1523 [1/2] (3.25ns)   --->   "%Ainverse_load_25 = load i10 %Ainverse_addr_76" [matrix_ti_mul.cpp:65]   --->   Operation 1523 'load' 'Ainverse_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 1524 [3/7] (6.71ns)   --->   "%mul_12 = dmul i64 %factor, i64 %conv23_12" [matrix_ti_mul.cpp:64]   --->   Operation 1524 'dmul' 'mul_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1525 [1/2] (3.25ns)   --->   "%A_load_29 = load i10 %A_addr_80" [matrix_ti_mul.cpp:64]   --->   Operation 1525 'load' 'A_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 1526 [3/7] (6.71ns)   --->   "%mul35_12 = dmul i64 %factor, i64 %conv34_12" [matrix_ti_mul.cpp:65]   --->   Operation 1526 'dmul' 'mul35_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1527 [1/2] (3.25ns)   --->   "%Ainverse_load_27 = load i10 %Ainverse_addr_77" [matrix_ti_mul.cpp:65]   --->   Operation 1527 'load' 'Ainverse_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 1528 [4/7] (6.71ns)   --->   "%mul_13 = dmul i64 %factor, i64 %conv23_13" [matrix_ti_mul.cpp:64]   --->   Operation 1528 'dmul' 'mul_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1529 [2/2] (3.25ns)   --->   "%A_load_31 = load i10 %A_addr_81" [matrix_ti_mul.cpp:64]   --->   Operation 1529 'load' 'A_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 1530 [4/7] (6.71ns)   --->   "%mul35_13 = dmul i64 %factor, i64 %conv34_13" [matrix_ti_mul.cpp:65]   --->   Operation 1530 'dmul' 'mul35_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1531 [2/2] (3.25ns)   --->   "%Ainverse_load_29 = load i10 %Ainverse_addr_78" [matrix_ti_mul.cpp:65]   --->   Operation 1531 'load' 'Ainverse_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 1532 [4/7] (6.71ns)   --->   "%mul_14 = dmul i64 %factor, i64 %conv23_14" [matrix_ti_mul.cpp:64]   --->   Operation 1532 'dmul' 'mul_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1533 [2/2] (3.25ns)   --->   "%A_load_33 = load i10 %A_addr_82" [matrix_ti_mul.cpp:64]   --->   Operation 1533 'load' 'A_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 1534 [4/7] (6.71ns)   --->   "%mul35_14 = dmul i64 %factor, i64 %conv34_14" [matrix_ti_mul.cpp:65]   --->   Operation 1534 'dmul' 'mul35_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1535 [2/2] (3.25ns)   --->   "%Ainverse_load_31 = load i10 %Ainverse_addr_79" [matrix_ti_mul.cpp:65]   --->   Operation 1535 'load' 'Ainverse_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 1536 [5/7] (6.71ns)   --->   "%mul_15 = dmul i64 %factor, i64 %conv23_15" [matrix_ti_mul.cpp:64]   --->   Operation 1536 'dmul' 'mul_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1537 [5/7] (6.71ns)   --->   "%mul35_15 = dmul i64 %factor, i64 %conv34_15" [matrix_ti_mul.cpp:65]   --->   Operation 1537 'dmul' 'mul35_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1538 [5/7] (6.71ns)   --->   "%mul_16 = dmul i64 %factor, i64 %conv23_16" [matrix_ti_mul.cpp:64]   --->   Operation 1538 'dmul' 'mul_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1539 [5/7] (6.71ns)   --->   "%mul35_16 = dmul i64 %factor, i64 %conv34_16" [matrix_ti_mul.cpp:65]   --->   Operation 1539 'dmul' 'mul35_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1540 [6/7] (6.71ns)   --->   "%mul_17 = dmul i64 %factor, i64 %conv23_17" [matrix_ti_mul.cpp:64]   --->   Operation 1540 'dmul' 'mul_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1541 [6/7] (6.71ns)   --->   "%mul35_17 = dmul i64 %factor, i64 %conv34_17" [matrix_ti_mul.cpp:65]   --->   Operation 1541 'dmul' 'mul35_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1542 [6/7] (6.71ns)   --->   "%mul_18 = dmul i64 %factor, i64 %conv23_18" [matrix_ti_mul.cpp:64]   --->   Operation 1542 'dmul' 'mul_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1543 [6/7] (6.71ns)   --->   "%mul35_18 = dmul i64 %factor, i64 %conv34_18" [matrix_ti_mul.cpp:65]   --->   Operation 1543 'dmul' 'mul35_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1544 [7/7] (6.71ns)   --->   "%mul_19 = dmul i64 %factor, i64 %conv23_19" [matrix_ti_mul.cpp:64]   --->   Operation 1544 'dmul' 'mul_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1545 [7/7] (6.71ns)   --->   "%mul35_19 = dmul i64 %factor, i64 %conv34_19" [matrix_ti_mul.cpp:65]   --->   Operation 1545 'dmul' 'mul35_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1546 [7/7] (6.71ns)   --->   "%mul_20 = dmul i64 %factor, i64 %conv23_20" [matrix_ti_mul.cpp:64]   --->   Operation 1546 'dmul' 'mul_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1547 [7/7] (6.71ns)   --->   "%mul35_20 = dmul i64 %factor, i64 %conv34_20" [matrix_ti_mul.cpp:65]   --->   Operation 1547 'dmul' 'mul35_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1548 [1/2] (4.43ns)   --->   "%conv23_21 = fpext i32 %A_load_46" [matrix_ti_mul.cpp:64]   --->   Operation 1548 'fpext' 'conv23_21' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1549 [1/2] (4.43ns)   --->   "%conv34_21 = fpext i32 %Ainverse_load_44" [matrix_ti_mul.cpp:65]   --->   Operation 1549 'fpext' 'conv34_21' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1550 [1/2] (4.43ns)   --->   "%conv23_22 = fpext i32 %A_load_48" [matrix_ti_mul.cpp:64]   --->   Operation 1550 'fpext' 'conv23_22' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1551 [1/2] (4.43ns)   --->   "%conv34_22 = fpext i32 %Ainverse_load_46" [matrix_ti_mul.cpp:65]   --->   Operation 1551 'fpext' 'conv34_22' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1552 [2/2] (4.43ns)   --->   "%conv23_23 = fpext i32 %A_load_50" [matrix_ti_mul.cpp:64]   --->   Operation 1552 'fpext' 'conv23_23' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1553 [2/2] (4.43ns)   --->   "%conv34_23 = fpext i32 %Ainverse_load_48" [matrix_ti_mul.cpp:65]   --->   Operation 1553 'fpext' 'conv34_23' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1554 [2/2] (4.43ns)   --->   "%conv23_24 = fpext i32 %A_load_52" [matrix_ti_mul.cpp:64]   --->   Operation 1554 'fpext' 'conv23_24' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1555 [2/2] (4.43ns)   --->   "%conv34_24 = fpext i32 %Ainverse_load_50" [matrix_ti_mul.cpp:65]   --->   Operation 1555 'fpext' 'conv34_24' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.29>
ST_95 : Operation 1556 [6/7] (7.29ns)   --->   "%add = dadd i64 %conv1, i64 %mul" [matrix_ti_mul.cpp:64]   --->   Operation 1556 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1557 [6/7] (7.29ns)   --->   "%add1 = dadd i64 %conv4, i64 %mul1" [matrix_ti_mul.cpp:65]   --->   Operation 1557 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1558 [6/7] (7.29ns)   --->   "%add_1 = dadd i64 %conv28_1, i64 %mul_1" [matrix_ti_mul.cpp:64]   --->   Operation 1558 'dadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1559 [6/7] (7.29ns)   --->   "%add41_1 = dadd i64 %conv40_1, i64 %mul35_1" [matrix_ti_mul.cpp:65]   --->   Operation 1559 'dadd' 'add41_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1560 [6/7] (7.29ns)   --->   "%add_2 = dadd i64 %conv28_2, i64 %mul_2" [matrix_ti_mul.cpp:64]   --->   Operation 1560 'dadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1561 [6/7] (7.29ns)   --->   "%add41_2 = dadd i64 %conv40_2, i64 %mul35_2" [matrix_ti_mul.cpp:65]   --->   Operation 1561 'dadd' 'add41_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1562 [6/7] (7.29ns)   --->   "%add_3 = dadd i64 %conv28_3, i64 %mul_3" [matrix_ti_mul.cpp:64]   --->   Operation 1562 'dadd' 'add_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1563 [6/7] (7.29ns)   --->   "%add41_3 = dadd i64 %conv40_3, i64 %mul35_3" [matrix_ti_mul.cpp:65]   --->   Operation 1563 'dadd' 'add41_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1564 [6/7] (7.29ns)   --->   "%add_4 = dadd i64 %conv28_4, i64 %mul_4" [matrix_ti_mul.cpp:64]   --->   Operation 1564 'dadd' 'add_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1565 [6/7] (7.29ns)   --->   "%add41_4 = dadd i64 %conv40_4, i64 %mul35_4" [matrix_ti_mul.cpp:65]   --->   Operation 1565 'dadd' 'add41_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1566 [6/7] (7.29ns)   --->   "%add_5 = dadd i64 %conv28_5, i64 %mul_5" [matrix_ti_mul.cpp:64]   --->   Operation 1566 'dadd' 'add_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1567 [6/7] (7.29ns)   --->   "%add41_5 = dadd i64 %conv40_5, i64 %mul35_5" [matrix_ti_mul.cpp:65]   --->   Operation 1567 'dadd' 'add41_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1568 [6/7] (7.29ns)   --->   "%add_6 = dadd i64 %conv28_6, i64 %mul_6" [matrix_ti_mul.cpp:64]   --->   Operation 1568 'dadd' 'add_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1569 [6/7] (7.29ns)   --->   "%add41_6 = dadd i64 %conv40_6, i64 %mul35_6" [matrix_ti_mul.cpp:65]   --->   Operation 1569 'dadd' 'add41_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1570 [6/7] (7.29ns)   --->   "%add_7 = dadd i64 %conv28_7, i64 %mul_7" [matrix_ti_mul.cpp:64]   --->   Operation 1570 'dadd' 'add_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1571 [6/7] (7.29ns)   --->   "%add41_7 = dadd i64 %conv40_7, i64 %mul35_7" [matrix_ti_mul.cpp:65]   --->   Operation 1571 'dadd' 'add41_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1572 [7/7] (7.29ns)   --->   "%add_8 = dadd i64 %conv28_8, i64 %mul_8" [matrix_ti_mul.cpp:64]   --->   Operation 1572 'dadd' 'add_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1573 [7/7] (7.29ns)   --->   "%add41_8 = dadd i64 %conv40_8, i64 %mul35_8" [matrix_ti_mul.cpp:65]   --->   Operation 1573 'dadd' 'add41_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1574 [7/7] (7.29ns)   --->   "%add_9 = dadd i64 %conv28_9, i64 %mul_9" [matrix_ti_mul.cpp:64]   --->   Operation 1574 'dadd' 'add_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1575 [7/7] (7.29ns)   --->   "%add41_9 = dadd i64 %conv40_9, i64 %mul35_9" [matrix_ti_mul.cpp:65]   --->   Operation 1575 'dadd' 'add41_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1576 [1/7] (6.71ns)   --->   "%mul_s = dmul i64 %factor, i64 %conv23_s" [matrix_ti_mul.cpp:64]   --->   Operation 1576 'dmul' 'mul_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1577 [1/2] (4.43ns)   --->   "%conv28_s = fpext i32 %A_load_23" [matrix_ti_mul.cpp:64]   --->   Operation 1577 'fpext' 'conv28_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1578 [1/7] (6.71ns)   --->   "%mul35_s = dmul i64 %factor, i64 %conv34_s" [matrix_ti_mul.cpp:65]   --->   Operation 1578 'dmul' 'mul35_s' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1579 [1/2] (4.43ns)   --->   "%conv40_s = fpext i32 %Ainverse_load_21" [matrix_ti_mul.cpp:65]   --->   Operation 1579 'fpext' 'conv40_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1580 [1/7] (6.71ns)   --->   "%mul_10 = dmul i64 %factor, i64 %conv23_10" [matrix_ti_mul.cpp:64]   --->   Operation 1580 'dmul' 'mul_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1581 [1/2] (4.43ns)   --->   "%conv28_10 = fpext i32 %A_load_25" [matrix_ti_mul.cpp:64]   --->   Operation 1581 'fpext' 'conv28_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1582 [1/7] (6.71ns)   --->   "%mul35_10 = dmul i64 %factor, i64 %conv34_10" [matrix_ti_mul.cpp:65]   --->   Operation 1582 'dmul' 'mul35_10' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1583 [1/2] (4.43ns)   --->   "%conv40_10 = fpext i32 %Ainverse_load_23" [matrix_ti_mul.cpp:65]   --->   Operation 1583 'fpext' 'conv40_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1584 [2/7] (6.71ns)   --->   "%mul_11 = dmul i64 %factor, i64 %conv23_11" [matrix_ti_mul.cpp:64]   --->   Operation 1584 'dmul' 'mul_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1585 [2/2] (4.43ns)   --->   "%conv28_11 = fpext i32 %A_load_27" [matrix_ti_mul.cpp:64]   --->   Operation 1585 'fpext' 'conv28_11' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1586 [2/7] (6.71ns)   --->   "%mul35_11 = dmul i64 %factor, i64 %conv34_11" [matrix_ti_mul.cpp:65]   --->   Operation 1586 'dmul' 'mul35_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1587 [2/2] (4.43ns)   --->   "%conv40_11 = fpext i32 %Ainverse_load_25" [matrix_ti_mul.cpp:65]   --->   Operation 1587 'fpext' 'conv40_11' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1588 [2/7] (6.71ns)   --->   "%mul_12 = dmul i64 %factor, i64 %conv23_12" [matrix_ti_mul.cpp:64]   --->   Operation 1588 'dmul' 'mul_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1589 [2/2] (4.43ns)   --->   "%conv28_12 = fpext i32 %A_load_29" [matrix_ti_mul.cpp:64]   --->   Operation 1589 'fpext' 'conv28_12' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1590 [2/7] (6.71ns)   --->   "%mul35_12 = dmul i64 %factor, i64 %conv34_12" [matrix_ti_mul.cpp:65]   --->   Operation 1590 'dmul' 'mul35_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1591 [2/2] (4.43ns)   --->   "%conv40_12 = fpext i32 %Ainverse_load_27" [matrix_ti_mul.cpp:65]   --->   Operation 1591 'fpext' 'conv40_12' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1592 [3/7] (6.71ns)   --->   "%mul_13 = dmul i64 %factor, i64 %conv23_13" [matrix_ti_mul.cpp:64]   --->   Operation 1592 'dmul' 'mul_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1593 [1/2] (3.25ns)   --->   "%A_load_31 = load i10 %A_addr_81" [matrix_ti_mul.cpp:64]   --->   Operation 1593 'load' 'A_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 1594 [3/7] (6.71ns)   --->   "%mul35_13 = dmul i64 %factor, i64 %conv34_13" [matrix_ti_mul.cpp:65]   --->   Operation 1594 'dmul' 'mul35_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1595 [1/2] (3.25ns)   --->   "%Ainverse_load_29 = load i10 %Ainverse_addr_78" [matrix_ti_mul.cpp:65]   --->   Operation 1595 'load' 'Ainverse_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 1596 [3/7] (6.71ns)   --->   "%mul_14 = dmul i64 %factor, i64 %conv23_14" [matrix_ti_mul.cpp:64]   --->   Operation 1596 'dmul' 'mul_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1597 [1/2] (3.25ns)   --->   "%A_load_33 = load i10 %A_addr_82" [matrix_ti_mul.cpp:64]   --->   Operation 1597 'load' 'A_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 1598 [3/7] (6.71ns)   --->   "%mul35_14 = dmul i64 %factor, i64 %conv34_14" [matrix_ti_mul.cpp:65]   --->   Operation 1598 'dmul' 'mul35_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1599 [1/2] (3.25ns)   --->   "%Ainverse_load_31 = load i10 %Ainverse_addr_79" [matrix_ti_mul.cpp:65]   --->   Operation 1599 'load' 'Ainverse_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 1600 [4/7] (6.71ns)   --->   "%mul_15 = dmul i64 %factor, i64 %conv23_15" [matrix_ti_mul.cpp:64]   --->   Operation 1600 'dmul' 'mul_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1601 [2/2] (3.25ns)   --->   "%A_load_35 = load i10 %A_addr_83" [matrix_ti_mul.cpp:64]   --->   Operation 1601 'load' 'A_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 1602 [4/7] (6.71ns)   --->   "%mul35_15 = dmul i64 %factor, i64 %conv34_15" [matrix_ti_mul.cpp:65]   --->   Operation 1602 'dmul' 'mul35_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1603 [2/2] (3.25ns)   --->   "%Ainverse_load_33 = load i10 %Ainverse_addr_80" [matrix_ti_mul.cpp:65]   --->   Operation 1603 'load' 'Ainverse_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 1604 [4/7] (6.71ns)   --->   "%mul_16 = dmul i64 %factor, i64 %conv23_16" [matrix_ti_mul.cpp:64]   --->   Operation 1604 'dmul' 'mul_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1605 [2/2] (3.25ns)   --->   "%A_load_37 = load i10 %A_addr_84" [matrix_ti_mul.cpp:64]   --->   Operation 1605 'load' 'A_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 1606 [4/7] (6.71ns)   --->   "%mul35_16 = dmul i64 %factor, i64 %conv34_16" [matrix_ti_mul.cpp:65]   --->   Operation 1606 'dmul' 'mul35_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1607 [2/2] (3.25ns)   --->   "%Ainverse_load_35 = load i10 %Ainverse_addr_81" [matrix_ti_mul.cpp:65]   --->   Operation 1607 'load' 'Ainverse_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 1608 [5/7] (6.71ns)   --->   "%mul_17 = dmul i64 %factor, i64 %conv23_17" [matrix_ti_mul.cpp:64]   --->   Operation 1608 'dmul' 'mul_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1609 [5/7] (6.71ns)   --->   "%mul35_17 = dmul i64 %factor, i64 %conv34_17" [matrix_ti_mul.cpp:65]   --->   Operation 1609 'dmul' 'mul35_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1610 [5/7] (6.71ns)   --->   "%mul_18 = dmul i64 %factor, i64 %conv23_18" [matrix_ti_mul.cpp:64]   --->   Operation 1610 'dmul' 'mul_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1611 [5/7] (6.71ns)   --->   "%mul35_18 = dmul i64 %factor, i64 %conv34_18" [matrix_ti_mul.cpp:65]   --->   Operation 1611 'dmul' 'mul35_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1612 [6/7] (6.71ns)   --->   "%mul_19 = dmul i64 %factor, i64 %conv23_19" [matrix_ti_mul.cpp:64]   --->   Operation 1612 'dmul' 'mul_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1613 [6/7] (6.71ns)   --->   "%mul35_19 = dmul i64 %factor, i64 %conv34_19" [matrix_ti_mul.cpp:65]   --->   Operation 1613 'dmul' 'mul35_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1614 [6/7] (6.71ns)   --->   "%mul_20 = dmul i64 %factor, i64 %conv23_20" [matrix_ti_mul.cpp:64]   --->   Operation 1614 'dmul' 'mul_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1615 [6/7] (6.71ns)   --->   "%mul35_20 = dmul i64 %factor, i64 %conv34_20" [matrix_ti_mul.cpp:65]   --->   Operation 1615 'dmul' 'mul35_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1616 [7/7] (6.71ns)   --->   "%mul_21 = dmul i64 %factor, i64 %conv23_21" [matrix_ti_mul.cpp:64]   --->   Operation 1616 'dmul' 'mul_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1617 [7/7] (6.71ns)   --->   "%mul35_21 = dmul i64 %factor, i64 %conv34_21" [matrix_ti_mul.cpp:65]   --->   Operation 1617 'dmul' 'mul35_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1618 [7/7] (6.71ns)   --->   "%mul_22 = dmul i64 %factor, i64 %conv23_22" [matrix_ti_mul.cpp:64]   --->   Operation 1618 'dmul' 'mul_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1619 [7/7] (6.71ns)   --->   "%mul35_22 = dmul i64 %factor, i64 %conv34_22" [matrix_ti_mul.cpp:65]   --->   Operation 1619 'dmul' 'mul35_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1620 [1/2] (4.43ns)   --->   "%conv23_23 = fpext i32 %A_load_50" [matrix_ti_mul.cpp:64]   --->   Operation 1620 'fpext' 'conv23_23' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1621 [1/2] (4.43ns)   --->   "%conv34_23 = fpext i32 %Ainverse_load_48" [matrix_ti_mul.cpp:65]   --->   Operation 1621 'fpext' 'conv34_23' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1622 [1/2] (4.43ns)   --->   "%conv23_24 = fpext i32 %A_load_52" [matrix_ti_mul.cpp:64]   --->   Operation 1622 'fpext' 'conv23_24' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1623 [1/2] (4.43ns)   --->   "%conv34_24 = fpext i32 %Ainverse_load_50" [matrix_ti_mul.cpp:65]   --->   Operation 1623 'fpext' 'conv34_24' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1624 [2/2] (4.43ns)   --->   "%conv23_25 = fpext i32 %A_load_54" [matrix_ti_mul.cpp:64]   --->   Operation 1624 'fpext' 'conv23_25' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1625 [2/2] (4.43ns)   --->   "%conv34_25 = fpext i32 %Ainverse_load_52" [matrix_ti_mul.cpp:65]   --->   Operation 1625 'fpext' 'conv34_25' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1626 [2/2] (4.43ns)   --->   "%conv23_26 = fpext i32 %A_load_56" [matrix_ti_mul.cpp:64]   --->   Operation 1626 'fpext' 'conv23_26' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1627 [2/2] (4.43ns)   --->   "%conv34_26 = fpext i32 %Ainverse_load_54" [matrix_ti_mul.cpp:65]   --->   Operation 1627 'fpext' 'conv34_26' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.29>
ST_96 : Operation 1628 [5/7] (7.29ns)   --->   "%add = dadd i64 %conv1, i64 %mul" [matrix_ti_mul.cpp:64]   --->   Operation 1628 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1629 [5/7] (7.29ns)   --->   "%add1 = dadd i64 %conv4, i64 %mul1" [matrix_ti_mul.cpp:65]   --->   Operation 1629 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1630 [5/7] (7.29ns)   --->   "%add_1 = dadd i64 %conv28_1, i64 %mul_1" [matrix_ti_mul.cpp:64]   --->   Operation 1630 'dadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1631 [5/7] (7.29ns)   --->   "%add41_1 = dadd i64 %conv40_1, i64 %mul35_1" [matrix_ti_mul.cpp:65]   --->   Operation 1631 'dadd' 'add41_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1632 [5/7] (7.29ns)   --->   "%add_2 = dadd i64 %conv28_2, i64 %mul_2" [matrix_ti_mul.cpp:64]   --->   Operation 1632 'dadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1633 [5/7] (7.29ns)   --->   "%add41_2 = dadd i64 %conv40_2, i64 %mul35_2" [matrix_ti_mul.cpp:65]   --->   Operation 1633 'dadd' 'add41_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1634 [5/7] (7.29ns)   --->   "%add_3 = dadd i64 %conv28_3, i64 %mul_3" [matrix_ti_mul.cpp:64]   --->   Operation 1634 'dadd' 'add_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1635 [5/7] (7.29ns)   --->   "%add41_3 = dadd i64 %conv40_3, i64 %mul35_3" [matrix_ti_mul.cpp:65]   --->   Operation 1635 'dadd' 'add41_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1636 [5/7] (7.29ns)   --->   "%add_4 = dadd i64 %conv28_4, i64 %mul_4" [matrix_ti_mul.cpp:64]   --->   Operation 1636 'dadd' 'add_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1637 [5/7] (7.29ns)   --->   "%add41_4 = dadd i64 %conv40_4, i64 %mul35_4" [matrix_ti_mul.cpp:65]   --->   Operation 1637 'dadd' 'add41_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1638 [5/7] (7.29ns)   --->   "%add_5 = dadd i64 %conv28_5, i64 %mul_5" [matrix_ti_mul.cpp:64]   --->   Operation 1638 'dadd' 'add_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1639 [5/7] (7.29ns)   --->   "%add41_5 = dadd i64 %conv40_5, i64 %mul35_5" [matrix_ti_mul.cpp:65]   --->   Operation 1639 'dadd' 'add41_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1640 [5/7] (7.29ns)   --->   "%add_6 = dadd i64 %conv28_6, i64 %mul_6" [matrix_ti_mul.cpp:64]   --->   Operation 1640 'dadd' 'add_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1641 [5/7] (7.29ns)   --->   "%add41_6 = dadd i64 %conv40_6, i64 %mul35_6" [matrix_ti_mul.cpp:65]   --->   Operation 1641 'dadd' 'add41_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1642 [5/7] (7.29ns)   --->   "%add_7 = dadd i64 %conv28_7, i64 %mul_7" [matrix_ti_mul.cpp:64]   --->   Operation 1642 'dadd' 'add_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1643 [5/7] (7.29ns)   --->   "%add41_7 = dadd i64 %conv40_7, i64 %mul35_7" [matrix_ti_mul.cpp:65]   --->   Operation 1643 'dadd' 'add41_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1644 [6/7] (7.29ns)   --->   "%add_8 = dadd i64 %conv28_8, i64 %mul_8" [matrix_ti_mul.cpp:64]   --->   Operation 1644 'dadd' 'add_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1645 [6/7] (7.29ns)   --->   "%add41_8 = dadd i64 %conv40_8, i64 %mul35_8" [matrix_ti_mul.cpp:65]   --->   Operation 1645 'dadd' 'add41_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1646 [6/7] (7.29ns)   --->   "%add_9 = dadd i64 %conv28_9, i64 %mul_9" [matrix_ti_mul.cpp:64]   --->   Operation 1646 'dadd' 'add_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1647 [6/7] (7.29ns)   --->   "%add41_9 = dadd i64 %conv40_9, i64 %mul35_9" [matrix_ti_mul.cpp:65]   --->   Operation 1647 'dadd' 'add41_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1648 [7/7] (7.29ns)   --->   "%add_s = dadd i64 %conv28_s, i64 %mul_s" [matrix_ti_mul.cpp:64]   --->   Operation 1648 'dadd' 'add_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1649 [7/7] (7.29ns)   --->   "%add41_s = dadd i64 %conv40_s, i64 %mul35_s" [matrix_ti_mul.cpp:65]   --->   Operation 1649 'dadd' 'add41_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1650 [7/7] (7.29ns)   --->   "%add_10 = dadd i64 %conv28_10, i64 %mul_10" [matrix_ti_mul.cpp:64]   --->   Operation 1650 'dadd' 'add_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1651 [7/7] (7.29ns)   --->   "%add41_10 = dadd i64 %conv40_10, i64 %mul35_10" [matrix_ti_mul.cpp:65]   --->   Operation 1651 'dadd' 'add41_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1652 [1/7] (6.71ns)   --->   "%mul_11 = dmul i64 %factor, i64 %conv23_11" [matrix_ti_mul.cpp:64]   --->   Operation 1652 'dmul' 'mul_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1653 [1/2] (4.43ns)   --->   "%conv28_11 = fpext i32 %A_load_27" [matrix_ti_mul.cpp:64]   --->   Operation 1653 'fpext' 'conv28_11' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1654 [1/7] (6.71ns)   --->   "%mul35_11 = dmul i64 %factor, i64 %conv34_11" [matrix_ti_mul.cpp:65]   --->   Operation 1654 'dmul' 'mul35_11' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1655 [1/2] (4.43ns)   --->   "%conv40_11 = fpext i32 %Ainverse_load_25" [matrix_ti_mul.cpp:65]   --->   Operation 1655 'fpext' 'conv40_11' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1656 [1/7] (6.71ns)   --->   "%mul_12 = dmul i64 %factor, i64 %conv23_12" [matrix_ti_mul.cpp:64]   --->   Operation 1656 'dmul' 'mul_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1657 [1/2] (4.43ns)   --->   "%conv28_12 = fpext i32 %A_load_29" [matrix_ti_mul.cpp:64]   --->   Operation 1657 'fpext' 'conv28_12' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1658 [1/7] (6.71ns)   --->   "%mul35_12 = dmul i64 %factor, i64 %conv34_12" [matrix_ti_mul.cpp:65]   --->   Operation 1658 'dmul' 'mul35_12' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1659 [1/2] (4.43ns)   --->   "%conv40_12 = fpext i32 %Ainverse_load_27" [matrix_ti_mul.cpp:65]   --->   Operation 1659 'fpext' 'conv40_12' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1660 [2/7] (6.71ns)   --->   "%mul_13 = dmul i64 %factor, i64 %conv23_13" [matrix_ti_mul.cpp:64]   --->   Operation 1660 'dmul' 'mul_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1661 [2/2] (4.43ns)   --->   "%conv28_13 = fpext i32 %A_load_31" [matrix_ti_mul.cpp:64]   --->   Operation 1661 'fpext' 'conv28_13' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1662 [2/7] (6.71ns)   --->   "%mul35_13 = dmul i64 %factor, i64 %conv34_13" [matrix_ti_mul.cpp:65]   --->   Operation 1662 'dmul' 'mul35_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1663 [2/2] (4.43ns)   --->   "%conv40_13 = fpext i32 %Ainverse_load_29" [matrix_ti_mul.cpp:65]   --->   Operation 1663 'fpext' 'conv40_13' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1664 [2/7] (6.71ns)   --->   "%mul_14 = dmul i64 %factor, i64 %conv23_14" [matrix_ti_mul.cpp:64]   --->   Operation 1664 'dmul' 'mul_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1665 [2/2] (4.43ns)   --->   "%conv28_14 = fpext i32 %A_load_33" [matrix_ti_mul.cpp:64]   --->   Operation 1665 'fpext' 'conv28_14' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1666 [2/7] (6.71ns)   --->   "%mul35_14 = dmul i64 %factor, i64 %conv34_14" [matrix_ti_mul.cpp:65]   --->   Operation 1666 'dmul' 'mul35_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1667 [2/2] (4.43ns)   --->   "%conv40_14 = fpext i32 %Ainverse_load_31" [matrix_ti_mul.cpp:65]   --->   Operation 1667 'fpext' 'conv40_14' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1668 [3/7] (6.71ns)   --->   "%mul_15 = dmul i64 %factor, i64 %conv23_15" [matrix_ti_mul.cpp:64]   --->   Operation 1668 'dmul' 'mul_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1669 [1/2] (3.25ns)   --->   "%A_load_35 = load i10 %A_addr_83" [matrix_ti_mul.cpp:64]   --->   Operation 1669 'load' 'A_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 1670 [3/7] (6.71ns)   --->   "%mul35_15 = dmul i64 %factor, i64 %conv34_15" [matrix_ti_mul.cpp:65]   --->   Operation 1670 'dmul' 'mul35_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1671 [1/2] (3.25ns)   --->   "%Ainverse_load_33 = load i10 %Ainverse_addr_80" [matrix_ti_mul.cpp:65]   --->   Operation 1671 'load' 'Ainverse_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 1672 [3/7] (6.71ns)   --->   "%mul_16 = dmul i64 %factor, i64 %conv23_16" [matrix_ti_mul.cpp:64]   --->   Operation 1672 'dmul' 'mul_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1673 [1/2] (3.25ns)   --->   "%A_load_37 = load i10 %A_addr_84" [matrix_ti_mul.cpp:64]   --->   Operation 1673 'load' 'A_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 1674 [3/7] (6.71ns)   --->   "%mul35_16 = dmul i64 %factor, i64 %conv34_16" [matrix_ti_mul.cpp:65]   --->   Operation 1674 'dmul' 'mul35_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1675 [1/2] (3.25ns)   --->   "%Ainverse_load_35 = load i10 %Ainverse_addr_81" [matrix_ti_mul.cpp:65]   --->   Operation 1675 'load' 'Ainverse_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 1676 [4/7] (6.71ns)   --->   "%mul_17 = dmul i64 %factor, i64 %conv23_17" [matrix_ti_mul.cpp:64]   --->   Operation 1676 'dmul' 'mul_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1677 [2/2] (3.25ns)   --->   "%A_load_39 = load i10 %A_addr_85" [matrix_ti_mul.cpp:64]   --->   Operation 1677 'load' 'A_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 1678 [4/7] (6.71ns)   --->   "%mul35_17 = dmul i64 %factor, i64 %conv34_17" [matrix_ti_mul.cpp:65]   --->   Operation 1678 'dmul' 'mul35_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1679 [2/2] (3.25ns)   --->   "%Ainverse_load_37 = load i10 %Ainverse_addr_82" [matrix_ti_mul.cpp:65]   --->   Operation 1679 'load' 'Ainverse_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 1680 [4/7] (6.71ns)   --->   "%mul_18 = dmul i64 %factor, i64 %conv23_18" [matrix_ti_mul.cpp:64]   --->   Operation 1680 'dmul' 'mul_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1681 [2/2] (3.25ns)   --->   "%A_load_41 = load i10 %A_addr_86" [matrix_ti_mul.cpp:64]   --->   Operation 1681 'load' 'A_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 1682 [4/7] (6.71ns)   --->   "%mul35_18 = dmul i64 %factor, i64 %conv34_18" [matrix_ti_mul.cpp:65]   --->   Operation 1682 'dmul' 'mul35_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1683 [2/2] (3.25ns)   --->   "%Ainverse_load_39 = load i10 %Ainverse_addr_83" [matrix_ti_mul.cpp:65]   --->   Operation 1683 'load' 'Ainverse_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 1684 [5/7] (6.71ns)   --->   "%mul_19 = dmul i64 %factor, i64 %conv23_19" [matrix_ti_mul.cpp:64]   --->   Operation 1684 'dmul' 'mul_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1685 [5/7] (6.71ns)   --->   "%mul35_19 = dmul i64 %factor, i64 %conv34_19" [matrix_ti_mul.cpp:65]   --->   Operation 1685 'dmul' 'mul35_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1686 [5/7] (6.71ns)   --->   "%mul_20 = dmul i64 %factor, i64 %conv23_20" [matrix_ti_mul.cpp:64]   --->   Operation 1686 'dmul' 'mul_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1687 [5/7] (6.71ns)   --->   "%mul35_20 = dmul i64 %factor, i64 %conv34_20" [matrix_ti_mul.cpp:65]   --->   Operation 1687 'dmul' 'mul35_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1688 [6/7] (6.71ns)   --->   "%mul_21 = dmul i64 %factor, i64 %conv23_21" [matrix_ti_mul.cpp:64]   --->   Operation 1688 'dmul' 'mul_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1689 [6/7] (6.71ns)   --->   "%mul35_21 = dmul i64 %factor, i64 %conv34_21" [matrix_ti_mul.cpp:65]   --->   Operation 1689 'dmul' 'mul35_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1690 [6/7] (6.71ns)   --->   "%mul_22 = dmul i64 %factor, i64 %conv23_22" [matrix_ti_mul.cpp:64]   --->   Operation 1690 'dmul' 'mul_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1691 [6/7] (6.71ns)   --->   "%mul35_22 = dmul i64 %factor, i64 %conv34_22" [matrix_ti_mul.cpp:65]   --->   Operation 1691 'dmul' 'mul35_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1692 [7/7] (6.71ns)   --->   "%mul_23 = dmul i64 %factor, i64 %conv23_23" [matrix_ti_mul.cpp:64]   --->   Operation 1692 'dmul' 'mul_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1693 [7/7] (6.71ns)   --->   "%mul35_23 = dmul i64 %factor, i64 %conv34_23" [matrix_ti_mul.cpp:65]   --->   Operation 1693 'dmul' 'mul35_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1694 [7/7] (6.71ns)   --->   "%mul_24 = dmul i64 %factor, i64 %conv23_24" [matrix_ti_mul.cpp:64]   --->   Operation 1694 'dmul' 'mul_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1695 [7/7] (6.71ns)   --->   "%mul35_24 = dmul i64 %factor, i64 %conv34_24" [matrix_ti_mul.cpp:65]   --->   Operation 1695 'dmul' 'mul35_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1696 [1/2] (4.43ns)   --->   "%conv23_25 = fpext i32 %A_load_54" [matrix_ti_mul.cpp:64]   --->   Operation 1696 'fpext' 'conv23_25' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1697 [1/2] (4.43ns)   --->   "%conv34_25 = fpext i32 %Ainverse_load_52" [matrix_ti_mul.cpp:65]   --->   Operation 1697 'fpext' 'conv34_25' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1698 [1/2] (4.43ns)   --->   "%conv23_26 = fpext i32 %A_load_56" [matrix_ti_mul.cpp:64]   --->   Operation 1698 'fpext' 'conv23_26' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1699 [1/2] (4.43ns)   --->   "%conv34_26 = fpext i32 %Ainverse_load_54" [matrix_ti_mul.cpp:65]   --->   Operation 1699 'fpext' 'conv34_26' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1700 [2/2] (4.43ns)   --->   "%conv23_27 = fpext i32 %A_load_58" [matrix_ti_mul.cpp:64]   --->   Operation 1700 'fpext' 'conv23_27' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1701 [2/2] (4.43ns)   --->   "%conv34_27 = fpext i32 %Ainverse_load_56" [matrix_ti_mul.cpp:65]   --->   Operation 1701 'fpext' 'conv34_27' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1702 [2/2] (4.43ns)   --->   "%conv23_28 = fpext i32 %A_load_60" [matrix_ti_mul.cpp:64]   --->   Operation 1702 'fpext' 'conv23_28' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1703 [2/2] (4.43ns)   --->   "%conv34_28 = fpext i32 %Ainverse_load_58" [matrix_ti_mul.cpp:65]   --->   Operation 1703 'fpext' 'conv34_28' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.29>
ST_97 : Operation 1704 [4/7] (7.29ns)   --->   "%add = dadd i64 %conv1, i64 %mul" [matrix_ti_mul.cpp:64]   --->   Operation 1704 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1705 [4/7] (7.29ns)   --->   "%add1 = dadd i64 %conv4, i64 %mul1" [matrix_ti_mul.cpp:65]   --->   Operation 1705 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1706 [4/7] (7.29ns)   --->   "%add_1 = dadd i64 %conv28_1, i64 %mul_1" [matrix_ti_mul.cpp:64]   --->   Operation 1706 'dadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1707 [4/7] (7.29ns)   --->   "%add41_1 = dadd i64 %conv40_1, i64 %mul35_1" [matrix_ti_mul.cpp:65]   --->   Operation 1707 'dadd' 'add41_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1708 [4/7] (7.29ns)   --->   "%add_2 = dadd i64 %conv28_2, i64 %mul_2" [matrix_ti_mul.cpp:64]   --->   Operation 1708 'dadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1709 [4/7] (7.29ns)   --->   "%add41_2 = dadd i64 %conv40_2, i64 %mul35_2" [matrix_ti_mul.cpp:65]   --->   Operation 1709 'dadd' 'add41_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1710 [4/7] (7.29ns)   --->   "%add_3 = dadd i64 %conv28_3, i64 %mul_3" [matrix_ti_mul.cpp:64]   --->   Operation 1710 'dadd' 'add_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1711 [4/7] (7.29ns)   --->   "%add41_3 = dadd i64 %conv40_3, i64 %mul35_3" [matrix_ti_mul.cpp:65]   --->   Operation 1711 'dadd' 'add41_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1712 [4/7] (7.29ns)   --->   "%add_4 = dadd i64 %conv28_4, i64 %mul_4" [matrix_ti_mul.cpp:64]   --->   Operation 1712 'dadd' 'add_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1713 [4/7] (7.29ns)   --->   "%add41_4 = dadd i64 %conv40_4, i64 %mul35_4" [matrix_ti_mul.cpp:65]   --->   Operation 1713 'dadd' 'add41_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1714 [4/7] (7.29ns)   --->   "%add_5 = dadd i64 %conv28_5, i64 %mul_5" [matrix_ti_mul.cpp:64]   --->   Operation 1714 'dadd' 'add_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1715 [4/7] (7.29ns)   --->   "%add41_5 = dadd i64 %conv40_5, i64 %mul35_5" [matrix_ti_mul.cpp:65]   --->   Operation 1715 'dadd' 'add41_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1716 [4/7] (7.29ns)   --->   "%add_6 = dadd i64 %conv28_6, i64 %mul_6" [matrix_ti_mul.cpp:64]   --->   Operation 1716 'dadd' 'add_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1717 [4/7] (7.29ns)   --->   "%add41_6 = dadd i64 %conv40_6, i64 %mul35_6" [matrix_ti_mul.cpp:65]   --->   Operation 1717 'dadd' 'add41_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1718 [4/7] (7.29ns)   --->   "%add_7 = dadd i64 %conv28_7, i64 %mul_7" [matrix_ti_mul.cpp:64]   --->   Operation 1718 'dadd' 'add_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1719 [4/7] (7.29ns)   --->   "%add41_7 = dadd i64 %conv40_7, i64 %mul35_7" [matrix_ti_mul.cpp:65]   --->   Operation 1719 'dadd' 'add41_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1720 [5/7] (7.29ns)   --->   "%add_8 = dadd i64 %conv28_8, i64 %mul_8" [matrix_ti_mul.cpp:64]   --->   Operation 1720 'dadd' 'add_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1721 [5/7] (7.29ns)   --->   "%add41_8 = dadd i64 %conv40_8, i64 %mul35_8" [matrix_ti_mul.cpp:65]   --->   Operation 1721 'dadd' 'add41_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1722 [5/7] (7.29ns)   --->   "%add_9 = dadd i64 %conv28_9, i64 %mul_9" [matrix_ti_mul.cpp:64]   --->   Operation 1722 'dadd' 'add_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1723 [5/7] (7.29ns)   --->   "%add41_9 = dadd i64 %conv40_9, i64 %mul35_9" [matrix_ti_mul.cpp:65]   --->   Operation 1723 'dadd' 'add41_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1724 [6/7] (7.29ns)   --->   "%add_s = dadd i64 %conv28_s, i64 %mul_s" [matrix_ti_mul.cpp:64]   --->   Operation 1724 'dadd' 'add_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1725 [6/7] (7.29ns)   --->   "%add41_s = dadd i64 %conv40_s, i64 %mul35_s" [matrix_ti_mul.cpp:65]   --->   Operation 1725 'dadd' 'add41_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1726 [6/7] (7.29ns)   --->   "%add_10 = dadd i64 %conv28_10, i64 %mul_10" [matrix_ti_mul.cpp:64]   --->   Operation 1726 'dadd' 'add_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1727 [6/7] (7.29ns)   --->   "%add41_10 = dadd i64 %conv40_10, i64 %mul35_10" [matrix_ti_mul.cpp:65]   --->   Operation 1727 'dadd' 'add41_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1728 [7/7] (7.29ns)   --->   "%add_11 = dadd i64 %conv28_11, i64 %mul_11" [matrix_ti_mul.cpp:64]   --->   Operation 1728 'dadd' 'add_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1729 [7/7] (7.29ns)   --->   "%add41_11 = dadd i64 %conv40_11, i64 %mul35_11" [matrix_ti_mul.cpp:65]   --->   Operation 1729 'dadd' 'add41_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1730 [7/7] (7.29ns)   --->   "%add_12 = dadd i64 %conv28_12, i64 %mul_12" [matrix_ti_mul.cpp:64]   --->   Operation 1730 'dadd' 'add_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1731 [7/7] (7.29ns)   --->   "%add41_12 = dadd i64 %conv40_12, i64 %mul35_12" [matrix_ti_mul.cpp:65]   --->   Operation 1731 'dadd' 'add41_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1732 [1/7] (6.71ns)   --->   "%mul_13 = dmul i64 %factor, i64 %conv23_13" [matrix_ti_mul.cpp:64]   --->   Operation 1732 'dmul' 'mul_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1733 [1/2] (4.43ns)   --->   "%conv28_13 = fpext i32 %A_load_31" [matrix_ti_mul.cpp:64]   --->   Operation 1733 'fpext' 'conv28_13' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1734 [1/7] (6.71ns)   --->   "%mul35_13 = dmul i64 %factor, i64 %conv34_13" [matrix_ti_mul.cpp:65]   --->   Operation 1734 'dmul' 'mul35_13' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1735 [1/2] (4.43ns)   --->   "%conv40_13 = fpext i32 %Ainverse_load_29" [matrix_ti_mul.cpp:65]   --->   Operation 1735 'fpext' 'conv40_13' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1736 [1/7] (6.71ns)   --->   "%mul_14 = dmul i64 %factor, i64 %conv23_14" [matrix_ti_mul.cpp:64]   --->   Operation 1736 'dmul' 'mul_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1737 [1/2] (4.43ns)   --->   "%conv28_14 = fpext i32 %A_load_33" [matrix_ti_mul.cpp:64]   --->   Operation 1737 'fpext' 'conv28_14' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1738 [1/7] (6.71ns)   --->   "%mul35_14 = dmul i64 %factor, i64 %conv34_14" [matrix_ti_mul.cpp:65]   --->   Operation 1738 'dmul' 'mul35_14' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1739 [1/2] (4.43ns)   --->   "%conv40_14 = fpext i32 %Ainverse_load_31" [matrix_ti_mul.cpp:65]   --->   Operation 1739 'fpext' 'conv40_14' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1740 [2/7] (6.71ns)   --->   "%mul_15 = dmul i64 %factor, i64 %conv23_15" [matrix_ti_mul.cpp:64]   --->   Operation 1740 'dmul' 'mul_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1741 [2/2] (4.43ns)   --->   "%conv28_15 = fpext i32 %A_load_35" [matrix_ti_mul.cpp:64]   --->   Operation 1741 'fpext' 'conv28_15' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1742 [2/7] (6.71ns)   --->   "%mul35_15 = dmul i64 %factor, i64 %conv34_15" [matrix_ti_mul.cpp:65]   --->   Operation 1742 'dmul' 'mul35_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1743 [2/2] (4.43ns)   --->   "%conv40_15 = fpext i32 %Ainverse_load_33" [matrix_ti_mul.cpp:65]   --->   Operation 1743 'fpext' 'conv40_15' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1744 [2/7] (6.71ns)   --->   "%mul_16 = dmul i64 %factor, i64 %conv23_16" [matrix_ti_mul.cpp:64]   --->   Operation 1744 'dmul' 'mul_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1745 [2/2] (4.43ns)   --->   "%conv28_16 = fpext i32 %A_load_37" [matrix_ti_mul.cpp:64]   --->   Operation 1745 'fpext' 'conv28_16' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1746 [2/7] (6.71ns)   --->   "%mul35_16 = dmul i64 %factor, i64 %conv34_16" [matrix_ti_mul.cpp:65]   --->   Operation 1746 'dmul' 'mul35_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1747 [2/2] (4.43ns)   --->   "%conv40_16 = fpext i32 %Ainverse_load_35" [matrix_ti_mul.cpp:65]   --->   Operation 1747 'fpext' 'conv40_16' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1748 [3/7] (6.71ns)   --->   "%mul_17 = dmul i64 %factor, i64 %conv23_17" [matrix_ti_mul.cpp:64]   --->   Operation 1748 'dmul' 'mul_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1749 [1/2] (3.25ns)   --->   "%A_load_39 = load i10 %A_addr_85" [matrix_ti_mul.cpp:64]   --->   Operation 1749 'load' 'A_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 1750 [3/7] (6.71ns)   --->   "%mul35_17 = dmul i64 %factor, i64 %conv34_17" [matrix_ti_mul.cpp:65]   --->   Operation 1750 'dmul' 'mul35_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1751 [1/2] (3.25ns)   --->   "%Ainverse_load_37 = load i10 %Ainverse_addr_82" [matrix_ti_mul.cpp:65]   --->   Operation 1751 'load' 'Ainverse_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 1752 [3/7] (6.71ns)   --->   "%mul_18 = dmul i64 %factor, i64 %conv23_18" [matrix_ti_mul.cpp:64]   --->   Operation 1752 'dmul' 'mul_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1753 [1/2] (3.25ns)   --->   "%A_load_41 = load i10 %A_addr_86" [matrix_ti_mul.cpp:64]   --->   Operation 1753 'load' 'A_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 1754 [3/7] (6.71ns)   --->   "%mul35_18 = dmul i64 %factor, i64 %conv34_18" [matrix_ti_mul.cpp:65]   --->   Operation 1754 'dmul' 'mul35_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1755 [1/2] (3.25ns)   --->   "%Ainverse_load_39 = load i10 %Ainverse_addr_83" [matrix_ti_mul.cpp:65]   --->   Operation 1755 'load' 'Ainverse_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 1756 [4/7] (6.71ns)   --->   "%mul_19 = dmul i64 %factor, i64 %conv23_19" [matrix_ti_mul.cpp:64]   --->   Operation 1756 'dmul' 'mul_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1757 [2/2] (3.25ns)   --->   "%A_load_43 = load i10 %A_addr_87" [matrix_ti_mul.cpp:64]   --->   Operation 1757 'load' 'A_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 1758 [4/7] (6.71ns)   --->   "%mul35_19 = dmul i64 %factor, i64 %conv34_19" [matrix_ti_mul.cpp:65]   --->   Operation 1758 'dmul' 'mul35_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1759 [2/2] (3.25ns)   --->   "%Ainverse_load_41 = load i10 %Ainverse_addr_84" [matrix_ti_mul.cpp:65]   --->   Operation 1759 'load' 'Ainverse_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 1760 [4/7] (6.71ns)   --->   "%mul_20 = dmul i64 %factor, i64 %conv23_20" [matrix_ti_mul.cpp:64]   --->   Operation 1760 'dmul' 'mul_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1761 [2/2] (3.25ns)   --->   "%A_load_45 = load i10 %A_addr_88" [matrix_ti_mul.cpp:64]   --->   Operation 1761 'load' 'A_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 1762 [4/7] (6.71ns)   --->   "%mul35_20 = dmul i64 %factor, i64 %conv34_20" [matrix_ti_mul.cpp:65]   --->   Operation 1762 'dmul' 'mul35_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1763 [2/2] (3.25ns)   --->   "%Ainverse_load_43 = load i10 %Ainverse_addr_85" [matrix_ti_mul.cpp:65]   --->   Operation 1763 'load' 'Ainverse_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_97 : Operation 1764 [5/7] (6.71ns)   --->   "%mul_21 = dmul i64 %factor, i64 %conv23_21" [matrix_ti_mul.cpp:64]   --->   Operation 1764 'dmul' 'mul_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1765 [5/7] (6.71ns)   --->   "%mul35_21 = dmul i64 %factor, i64 %conv34_21" [matrix_ti_mul.cpp:65]   --->   Operation 1765 'dmul' 'mul35_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1766 [5/7] (6.71ns)   --->   "%mul_22 = dmul i64 %factor, i64 %conv23_22" [matrix_ti_mul.cpp:64]   --->   Operation 1766 'dmul' 'mul_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1767 [5/7] (6.71ns)   --->   "%mul35_22 = dmul i64 %factor, i64 %conv34_22" [matrix_ti_mul.cpp:65]   --->   Operation 1767 'dmul' 'mul35_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1768 [6/7] (6.71ns)   --->   "%mul_23 = dmul i64 %factor, i64 %conv23_23" [matrix_ti_mul.cpp:64]   --->   Operation 1768 'dmul' 'mul_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1769 [6/7] (6.71ns)   --->   "%mul35_23 = dmul i64 %factor, i64 %conv34_23" [matrix_ti_mul.cpp:65]   --->   Operation 1769 'dmul' 'mul35_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1770 [6/7] (6.71ns)   --->   "%mul_24 = dmul i64 %factor, i64 %conv23_24" [matrix_ti_mul.cpp:64]   --->   Operation 1770 'dmul' 'mul_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1771 [6/7] (6.71ns)   --->   "%mul35_24 = dmul i64 %factor, i64 %conv34_24" [matrix_ti_mul.cpp:65]   --->   Operation 1771 'dmul' 'mul35_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1772 [7/7] (6.71ns)   --->   "%mul_25 = dmul i64 %factor, i64 %conv23_25" [matrix_ti_mul.cpp:64]   --->   Operation 1772 'dmul' 'mul_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1773 [7/7] (6.71ns)   --->   "%mul35_25 = dmul i64 %factor, i64 %conv34_25" [matrix_ti_mul.cpp:65]   --->   Operation 1773 'dmul' 'mul35_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1774 [7/7] (6.71ns)   --->   "%mul_26 = dmul i64 %factor, i64 %conv23_26" [matrix_ti_mul.cpp:64]   --->   Operation 1774 'dmul' 'mul_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1775 [7/7] (6.71ns)   --->   "%mul35_26 = dmul i64 %factor, i64 %conv34_26" [matrix_ti_mul.cpp:65]   --->   Operation 1775 'dmul' 'mul35_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1776 [1/2] (4.43ns)   --->   "%conv23_27 = fpext i32 %A_load_58" [matrix_ti_mul.cpp:64]   --->   Operation 1776 'fpext' 'conv23_27' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1777 [1/2] (4.43ns)   --->   "%conv34_27 = fpext i32 %Ainverse_load_56" [matrix_ti_mul.cpp:65]   --->   Operation 1777 'fpext' 'conv34_27' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1778 [1/2] (4.43ns)   --->   "%conv23_28 = fpext i32 %A_load_60" [matrix_ti_mul.cpp:64]   --->   Operation 1778 'fpext' 'conv23_28' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1779 [1/2] (4.43ns)   --->   "%conv34_28 = fpext i32 %Ainverse_load_58" [matrix_ti_mul.cpp:65]   --->   Operation 1779 'fpext' 'conv34_28' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1780 [2/2] (4.43ns)   --->   "%conv23_29 = fpext i32 %A_load_62" [matrix_ti_mul.cpp:64]   --->   Operation 1780 'fpext' 'conv23_29' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1781 [2/2] (4.43ns)   --->   "%conv34_29 = fpext i32 %Ainverse_load_60" [matrix_ti_mul.cpp:65]   --->   Operation 1781 'fpext' 'conv34_29' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1782 [2/2] (4.43ns)   --->   "%conv23_30 = fpext i32 %A_load_64" [matrix_ti_mul.cpp:64]   --->   Operation 1782 'fpext' 'conv23_30' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1783 [2/2] (4.43ns)   --->   "%conv34_30 = fpext i32 %Ainverse_load_62" [matrix_ti_mul.cpp:65]   --->   Operation 1783 'fpext' 'conv34_30' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.29>
ST_98 : Operation 1784 [3/7] (7.29ns)   --->   "%add = dadd i64 %conv1, i64 %mul" [matrix_ti_mul.cpp:64]   --->   Operation 1784 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1785 [3/7] (7.29ns)   --->   "%add1 = dadd i64 %conv4, i64 %mul1" [matrix_ti_mul.cpp:65]   --->   Operation 1785 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1786 [3/7] (7.29ns)   --->   "%add_1 = dadd i64 %conv28_1, i64 %mul_1" [matrix_ti_mul.cpp:64]   --->   Operation 1786 'dadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1787 [3/7] (7.29ns)   --->   "%add41_1 = dadd i64 %conv40_1, i64 %mul35_1" [matrix_ti_mul.cpp:65]   --->   Operation 1787 'dadd' 'add41_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1788 [3/7] (7.29ns)   --->   "%add_2 = dadd i64 %conv28_2, i64 %mul_2" [matrix_ti_mul.cpp:64]   --->   Operation 1788 'dadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1789 [3/7] (7.29ns)   --->   "%add41_2 = dadd i64 %conv40_2, i64 %mul35_2" [matrix_ti_mul.cpp:65]   --->   Operation 1789 'dadd' 'add41_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1790 [3/7] (7.29ns)   --->   "%add_3 = dadd i64 %conv28_3, i64 %mul_3" [matrix_ti_mul.cpp:64]   --->   Operation 1790 'dadd' 'add_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1791 [3/7] (7.29ns)   --->   "%add41_3 = dadd i64 %conv40_3, i64 %mul35_3" [matrix_ti_mul.cpp:65]   --->   Operation 1791 'dadd' 'add41_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1792 [3/7] (7.29ns)   --->   "%add_4 = dadd i64 %conv28_4, i64 %mul_4" [matrix_ti_mul.cpp:64]   --->   Operation 1792 'dadd' 'add_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1793 [3/7] (7.29ns)   --->   "%add41_4 = dadd i64 %conv40_4, i64 %mul35_4" [matrix_ti_mul.cpp:65]   --->   Operation 1793 'dadd' 'add41_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1794 [3/7] (7.29ns)   --->   "%add_5 = dadd i64 %conv28_5, i64 %mul_5" [matrix_ti_mul.cpp:64]   --->   Operation 1794 'dadd' 'add_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1795 [3/7] (7.29ns)   --->   "%add41_5 = dadd i64 %conv40_5, i64 %mul35_5" [matrix_ti_mul.cpp:65]   --->   Operation 1795 'dadd' 'add41_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1796 [3/7] (7.29ns)   --->   "%add_6 = dadd i64 %conv28_6, i64 %mul_6" [matrix_ti_mul.cpp:64]   --->   Operation 1796 'dadd' 'add_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1797 [3/7] (7.29ns)   --->   "%add41_6 = dadd i64 %conv40_6, i64 %mul35_6" [matrix_ti_mul.cpp:65]   --->   Operation 1797 'dadd' 'add41_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1798 [3/7] (7.29ns)   --->   "%add_7 = dadd i64 %conv28_7, i64 %mul_7" [matrix_ti_mul.cpp:64]   --->   Operation 1798 'dadd' 'add_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1799 [3/7] (7.29ns)   --->   "%add41_7 = dadd i64 %conv40_7, i64 %mul35_7" [matrix_ti_mul.cpp:65]   --->   Operation 1799 'dadd' 'add41_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1800 [4/7] (7.29ns)   --->   "%add_8 = dadd i64 %conv28_8, i64 %mul_8" [matrix_ti_mul.cpp:64]   --->   Operation 1800 'dadd' 'add_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1801 [4/7] (7.29ns)   --->   "%add41_8 = dadd i64 %conv40_8, i64 %mul35_8" [matrix_ti_mul.cpp:65]   --->   Operation 1801 'dadd' 'add41_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1802 [4/7] (7.29ns)   --->   "%add_9 = dadd i64 %conv28_9, i64 %mul_9" [matrix_ti_mul.cpp:64]   --->   Operation 1802 'dadd' 'add_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1803 [4/7] (7.29ns)   --->   "%add41_9 = dadd i64 %conv40_9, i64 %mul35_9" [matrix_ti_mul.cpp:65]   --->   Operation 1803 'dadd' 'add41_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1804 [5/7] (7.29ns)   --->   "%add_s = dadd i64 %conv28_s, i64 %mul_s" [matrix_ti_mul.cpp:64]   --->   Operation 1804 'dadd' 'add_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1805 [5/7] (7.29ns)   --->   "%add41_s = dadd i64 %conv40_s, i64 %mul35_s" [matrix_ti_mul.cpp:65]   --->   Operation 1805 'dadd' 'add41_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1806 [5/7] (7.29ns)   --->   "%add_10 = dadd i64 %conv28_10, i64 %mul_10" [matrix_ti_mul.cpp:64]   --->   Operation 1806 'dadd' 'add_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1807 [5/7] (7.29ns)   --->   "%add41_10 = dadd i64 %conv40_10, i64 %mul35_10" [matrix_ti_mul.cpp:65]   --->   Operation 1807 'dadd' 'add41_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1808 [6/7] (7.29ns)   --->   "%add_11 = dadd i64 %conv28_11, i64 %mul_11" [matrix_ti_mul.cpp:64]   --->   Operation 1808 'dadd' 'add_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1809 [6/7] (7.29ns)   --->   "%add41_11 = dadd i64 %conv40_11, i64 %mul35_11" [matrix_ti_mul.cpp:65]   --->   Operation 1809 'dadd' 'add41_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1810 [6/7] (7.29ns)   --->   "%add_12 = dadd i64 %conv28_12, i64 %mul_12" [matrix_ti_mul.cpp:64]   --->   Operation 1810 'dadd' 'add_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1811 [6/7] (7.29ns)   --->   "%add41_12 = dadd i64 %conv40_12, i64 %mul35_12" [matrix_ti_mul.cpp:65]   --->   Operation 1811 'dadd' 'add41_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1812 [7/7] (7.29ns)   --->   "%add_13 = dadd i64 %conv28_13, i64 %mul_13" [matrix_ti_mul.cpp:64]   --->   Operation 1812 'dadd' 'add_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1813 [7/7] (7.29ns)   --->   "%add41_13 = dadd i64 %conv40_13, i64 %mul35_13" [matrix_ti_mul.cpp:65]   --->   Operation 1813 'dadd' 'add41_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1814 [7/7] (7.29ns)   --->   "%add_14 = dadd i64 %conv28_14, i64 %mul_14" [matrix_ti_mul.cpp:64]   --->   Operation 1814 'dadd' 'add_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1815 [7/7] (7.29ns)   --->   "%add41_14 = dadd i64 %conv40_14, i64 %mul35_14" [matrix_ti_mul.cpp:65]   --->   Operation 1815 'dadd' 'add41_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1816 [1/7] (6.71ns)   --->   "%mul_15 = dmul i64 %factor, i64 %conv23_15" [matrix_ti_mul.cpp:64]   --->   Operation 1816 'dmul' 'mul_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1817 [1/2] (4.43ns)   --->   "%conv28_15 = fpext i32 %A_load_35" [matrix_ti_mul.cpp:64]   --->   Operation 1817 'fpext' 'conv28_15' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1818 [1/7] (6.71ns)   --->   "%mul35_15 = dmul i64 %factor, i64 %conv34_15" [matrix_ti_mul.cpp:65]   --->   Operation 1818 'dmul' 'mul35_15' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1819 [1/2] (4.43ns)   --->   "%conv40_15 = fpext i32 %Ainverse_load_33" [matrix_ti_mul.cpp:65]   --->   Operation 1819 'fpext' 'conv40_15' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1820 [1/7] (6.71ns)   --->   "%mul_16 = dmul i64 %factor, i64 %conv23_16" [matrix_ti_mul.cpp:64]   --->   Operation 1820 'dmul' 'mul_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1821 [1/2] (4.43ns)   --->   "%conv28_16 = fpext i32 %A_load_37" [matrix_ti_mul.cpp:64]   --->   Operation 1821 'fpext' 'conv28_16' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1822 [1/7] (6.71ns)   --->   "%mul35_16 = dmul i64 %factor, i64 %conv34_16" [matrix_ti_mul.cpp:65]   --->   Operation 1822 'dmul' 'mul35_16' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1823 [1/2] (4.43ns)   --->   "%conv40_16 = fpext i32 %Ainverse_load_35" [matrix_ti_mul.cpp:65]   --->   Operation 1823 'fpext' 'conv40_16' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1824 [2/7] (6.71ns)   --->   "%mul_17 = dmul i64 %factor, i64 %conv23_17" [matrix_ti_mul.cpp:64]   --->   Operation 1824 'dmul' 'mul_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1825 [2/2] (4.43ns)   --->   "%conv28_17 = fpext i32 %A_load_39" [matrix_ti_mul.cpp:64]   --->   Operation 1825 'fpext' 'conv28_17' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1826 [2/7] (6.71ns)   --->   "%mul35_17 = dmul i64 %factor, i64 %conv34_17" [matrix_ti_mul.cpp:65]   --->   Operation 1826 'dmul' 'mul35_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1827 [2/2] (4.43ns)   --->   "%conv40_17 = fpext i32 %Ainverse_load_37" [matrix_ti_mul.cpp:65]   --->   Operation 1827 'fpext' 'conv40_17' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1828 [2/7] (6.71ns)   --->   "%mul_18 = dmul i64 %factor, i64 %conv23_18" [matrix_ti_mul.cpp:64]   --->   Operation 1828 'dmul' 'mul_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1829 [2/2] (4.43ns)   --->   "%conv28_18 = fpext i32 %A_load_41" [matrix_ti_mul.cpp:64]   --->   Operation 1829 'fpext' 'conv28_18' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1830 [2/7] (6.71ns)   --->   "%mul35_18 = dmul i64 %factor, i64 %conv34_18" [matrix_ti_mul.cpp:65]   --->   Operation 1830 'dmul' 'mul35_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1831 [2/2] (4.43ns)   --->   "%conv40_18 = fpext i32 %Ainverse_load_39" [matrix_ti_mul.cpp:65]   --->   Operation 1831 'fpext' 'conv40_18' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1832 [3/7] (6.71ns)   --->   "%mul_19 = dmul i64 %factor, i64 %conv23_19" [matrix_ti_mul.cpp:64]   --->   Operation 1832 'dmul' 'mul_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1833 [1/2] (3.25ns)   --->   "%A_load_43 = load i10 %A_addr_87" [matrix_ti_mul.cpp:64]   --->   Operation 1833 'load' 'A_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 1834 [3/7] (6.71ns)   --->   "%mul35_19 = dmul i64 %factor, i64 %conv34_19" [matrix_ti_mul.cpp:65]   --->   Operation 1834 'dmul' 'mul35_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1835 [1/2] (3.25ns)   --->   "%Ainverse_load_41 = load i10 %Ainverse_addr_84" [matrix_ti_mul.cpp:65]   --->   Operation 1835 'load' 'Ainverse_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 1836 [3/7] (6.71ns)   --->   "%mul_20 = dmul i64 %factor, i64 %conv23_20" [matrix_ti_mul.cpp:64]   --->   Operation 1836 'dmul' 'mul_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1837 [1/2] (3.25ns)   --->   "%A_load_45 = load i10 %A_addr_88" [matrix_ti_mul.cpp:64]   --->   Operation 1837 'load' 'A_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 1838 [3/7] (6.71ns)   --->   "%mul35_20 = dmul i64 %factor, i64 %conv34_20" [matrix_ti_mul.cpp:65]   --->   Operation 1838 'dmul' 'mul35_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1839 [1/2] (3.25ns)   --->   "%Ainverse_load_43 = load i10 %Ainverse_addr_85" [matrix_ti_mul.cpp:65]   --->   Operation 1839 'load' 'Ainverse_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 1840 [4/7] (6.71ns)   --->   "%mul_21 = dmul i64 %factor, i64 %conv23_21" [matrix_ti_mul.cpp:64]   --->   Operation 1840 'dmul' 'mul_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1841 [2/2] (3.25ns)   --->   "%A_load_47 = load i10 %A_addr_89" [matrix_ti_mul.cpp:64]   --->   Operation 1841 'load' 'A_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 1842 [4/7] (6.71ns)   --->   "%mul35_21 = dmul i64 %factor, i64 %conv34_21" [matrix_ti_mul.cpp:65]   --->   Operation 1842 'dmul' 'mul35_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1843 [2/2] (3.25ns)   --->   "%Ainverse_load_45 = load i10 %Ainverse_addr_86" [matrix_ti_mul.cpp:65]   --->   Operation 1843 'load' 'Ainverse_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 1844 [4/7] (6.71ns)   --->   "%mul_22 = dmul i64 %factor, i64 %conv23_22" [matrix_ti_mul.cpp:64]   --->   Operation 1844 'dmul' 'mul_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1845 [2/2] (3.25ns)   --->   "%A_load_49 = load i10 %A_addr_90" [matrix_ti_mul.cpp:64]   --->   Operation 1845 'load' 'A_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 1846 [4/7] (6.71ns)   --->   "%mul35_22 = dmul i64 %factor, i64 %conv34_22" [matrix_ti_mul.cpp:65]   --->   Operation 1846 'dmul' 'mul35_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1847 [2/2] (3.25ns)   --->   "%Ainverse_load_47 = load i10 %Ainverse_addr_87" [matrix_ti_mul.cpp:65]   --->   Operation 1847 'load' 'Ainverse_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 1848 [5/7] (6.71ns)   --->   "%mul_23 = dmul i64 %factor, i64 %conv23_23" [matrix_ti_mul.cpp:64]   --->   Operation 1848 'dmul' 'mul_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1849 [5/7] (6.71ns)   --->   "%mul35_23 = dmul i64 %factor, i64 %conv34_23" [matrix_ti_mul.cpp:65]   --->   Operation 1849 'dmul' 'mul35_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1850 [5/7] (6.71ns)   --->   "%mul_24 = dmul i64 %factor, i64 %conv23_24" [matrix_ti_mul.cpp:64]   --->   Operation 1850 'dmul' 'mul_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1851 [5/7] (6.71ns)   --->   "%mul35_24 = dmul i64 %factor, i64 %conv34_24" [matrix_ti_mul.cpp:65]   --->   Operation 1851 'dmul' 'mul35_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1852 [6/7] (6.71ns)   --->   "%mul_25 = dmul i64 %factor, i64 %conv23_25" [matrix_ti_mul.cpp:64]   --->   Operation 1852 'dmul' 'mul_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1853 [6/7] (6.71ns)   --->   "%mul35_25 = dmul i64 %factor, i64 %conv34_25" [matrix_ti_mul.cpp:65]   --->   Operation 1853 'dmul' 'mul35_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1854 [6/7] (6.71ns)   --->   "%mul_26 = dmul i64 %factor, i64 %conv23_26" [matrix_ti_mul.cpp:64]   --->   Operation 1854 'dmul' 'mul_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1855 [6/7] (6.71ns)   --->   "%mul35_26 = dmul i64 %factor, i64 %conv34_26" [matrix_ti_mul.cpp:65]   --->   Operation 1855 'dmul' 'mul35_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1856 [7/7] (6.71ns)   --->   "%mul_27 = dmul i64 %factor, i64 %conv23_27" [matrix_ti_mul.cpp:64]   --->   Operation 1856 'dmul' 'mul_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1857 [7/7] (6.71ns)   --->   "%mul35_27 = dmul i64 %factor, i64 %conv34_27" [matrix_ti_mul.cpp:65]   --->   Operation 1857 'dmul' 'mul35_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1858 [7/7] (6.71ns)   --->   "%mul_28 = dmul i64 %factor, i64 %conv23_28" [matrix_ti_mul.cpp:64]   --->   Operation 1858 'dmul' 'mul_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1859 [7/7] (6.71ns)   --->   "%mul35_28 = dmul i64 %factor, i64 %conv34_28" [matrix_ti_mul.cpp:65]   --->   Operation 1859 'dmul' 'mul35_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1860 [1/2] (4.43ns)   --->   "%conv23_29 = fpext i32 %A_load_62" [matrix_ti_mul.cpp:64]   --->   Operation 1860 'fpext' 'conv23_29' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1861 [1/2] (4.43ns)   --->   "%conv34_29 = fpext i32 %Ainverse_load_60" [matrix_ti_mul.cpp:65]   --->   Operation 1861 'fpext' 'conv34_29' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1862 [1/2] (4.43ns)   --->   "%conv23_30 = fpext i32 %A_load_64" [matrix_ti_mul.cpp:64]   --->   Operation 1862 'fpext' 'conv23_30' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1863 [1/2] (4.43ns)   --->   "%conv34_30 = fpext i32 %Ainverse_load_62" [matrix_ti_mul.cpp:65]   --->   Operation 1863 'fpext' 'conv34_30' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.29>
ST_99 : Operation 1864 [2/7] (7.29ns)   --->   "%add = dadd i64 %conv1, i64 %mul" [matrix_ti_mul.cpp:64]   --->   Operation 1864 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1865 [2/7] (7.29ns)   --->   "%add1 = dadd i64 %conv4, i64 %mul1" [matrix_ti_mul.cpp:65]   --->   Operation 1865 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1866 [2/7] (7.29ns)   --->   "%add_1 = dadd i64 %conv28_1, i64 %mul_1" [matrix_ti_mul.cpp:64]   --->   Operation 1866 'dadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1867 [2/7] (7.29ns)   --->   "%add41_1 = dadd i64 %conv40_1, i64 %mul35_1" [matrix_ti_mul.cpp:65]   --->   Operation 1867 'dadd' 'add41_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1868 [2/7] (7.29ns)   --->   "%add_2 = dadd i64 %conv28_2, i64 %mul_2" [matrix_ti_mul.cpp:64]   --->   Operation 1868 'dadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1869 [2/7] (7.29ns)   --->   "%add41_2 = dadd i64 %conv40_2, i64 %mul35_2" [matrix_ti_mul.cpp:65]   --->   Operation 1869 'dadd' 'add41_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1870 [2/7] (7.29ns)   --->   "%add_3 = dadd i64 %conv28_3, i64 %mul_3" [matrix_ti_mul.cpp:64]   --->   Operation 1870 'dadd' 'add_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1871 [2/7] (7.29ns)   --->   "%add41_3 = dadd i64 %conv40_3, i64 %mul35_3" [matrix_ti_mul.cpp:65]   --->   Operation 1871 'dadd' 'add41_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1872 [2/7] (7.29ns)   --->   "%add_4 = dadd i64 %conv28_4, i64 %mul_4" [matrix_ti_mul.cpp:64]   --->   Operation 1872 'dadd' 'add_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1873 [2/7] (7.29ns)   --->   "%add41_4 = dadd i64 %conv40_4, i64 %mul35_4" [matrix_ti_mul.cpp:65]   --->   Operation 1873 'dadd' 'add41_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1874 [2/7] (7.29ns)   --->   "%add_5 = dadd i64 %conv28_5, i64 %mul_5" [matrix_ti_mul.cpp:64]   --->   Operation 1874 'dadd' 'add_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1875 [2/7] (7.29ns)   --->   "%add41_5 = dadd i64 %conv40_5, i64 %mul35_5" [matrix_ti_mul.cpp:65]   --->   Operation 1875 'dadd' 'add41_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1876 [2/7] (7.29ns)   --->   "%add_6 = dadd i64 %conv28_6, i64 %mul_6" [matrix_ti_mul.cpp:64]   --->   Operation 1876 'dadd' 'add_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1877 [2/7] (7.29ns)   --->   "%add41_6 = dadd i64 %conv40_6, i64 %mul35_6" [matrix_ti_mul.cpp:65]   --->   Operation 1877 'dadd' 'add41_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1878 [2/7] (7.29ns)   --->   "%add_7 = dadd i64 %conv28_7, i64 %mul_7" [matrix_ti_mul.cpp:64]   --->   Operation 1878 'dadd' 'add_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1879 [2/7] (7.29ns)   --->   "%add41_7 = dadd i64 %conv40_7, i64 %mul35_7" [matrix_ti_mul.cpp:65]   --->   Operation 1879 'dadd' 'add41_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1880 [3/7] (7.29ns)   --->   "%add_8 = dadd i64 %conv28_8, i64 %mul_8" [matrix_ti_mul.cpp:64]   --->   Operation 1880 'dadd' 'add_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1881 [3/7] (7.29ns)   --->   "%add41_8 = dadd i64 %conv40_8, i64 %mul35_8" [matrix_ti_mul.cpp:65]   --->   Operation 1881 'dadd' 'add41_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1882 [3/7] (7.29ns)   --->   "%add_9 = dadd i64 %conv28_9, i64 %mul_9" [matrix_ti_mul.cpp:64]   --->   Operation 1882 'dadd' 'add_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1883 [3/7] (7.29ns)   --->   "%add41_9 = dadd i64 %conv40_9, i64 %mul35_9" [matrix_ti_mul.cpp:65]   --->   Operation 1883 'dadd' 'add41_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1884 [4/7] (7.29ns)   --->   "%add_s = dadd i64 %conv28_s, i64 %mul_s" [matrix_ti_mul.cpp:64]   --->   Operation 1884 'dadd' 'add_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1885 [4/7] (7.29ns)   --->   "%add41_s = dadd i64 %conv40_s, i64 %mul35_s" [matrix_ti_mul.cpp:65]   --->   Operation 1885 'dadd' 'add41_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1886 [4/7] (7.29ns)   --->   "%add_10 = dadd i64 %conv28_10, i64 %mul_10" [matrix_ti_mul.cpp:64]   --->   Operation 1886 'dadd' 'add_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1887 [4/7] (7.29ns)   --->   "%add41_10 = dadd i64 %conv40_10, i64 %mul35_10" [matrix_ti_mul.cpp:65]   --->   Operation 1887 'dadd' 'add41_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1888 [5/7] (7.29ns)   --->   "%add_11 = dadd i64 %conv28_11, i64 %mul_11" [matrix_ti_mul.cpp:64]   --->   Operation 1888 'dadd' 'add_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1889 [5/7] (7.29ns)   --->   "%add41_11 = dadd i64 %conv40_11, i64 %mul35_11" [matrix_ti_mul.cpp:65]   --->   Operation 1889 'dadd' 'add41_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1890 [5/7] (7.29ns)   --->   "%add_12 = dadd i64 %conv28_12, i64 %mul_12" [matrix_ti_mul.cpp:64]   --->   Operation 1890 'dadd' 'add_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1891 [5/7] (7.29ns)   --->   "%add41_12 = dadd i64 %conv40_12, i64 %mul35_12" [matrix_ti_mul.cpp:65]   --->   Operation 1891 'dadd' 'add41_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1892 [6/7] (7.29ns)   --->   "%add_13 = dadd i64 %conv28_13, i64 %mul_13" [matrix_ti_mul.cpp:64]   --->   Operation 1892 'dadd' 'add_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1893 [6/7] (7.29ns)   --->   "%add41_13 = dadd i64 %conv40_13, i64 %mul35_13" [matrix_ti_mul.cpp:65]   --->   Operation 1893 'dadd' 'add41_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1894 [6/7] (7.29ns)   --->   "%add_14 = dadd i64 %conv28_14, i64 %mul_14" [matrix_ti_mul.cpp:64]   --->   Operation 1894 'dadd' 'add_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1895 [6/7] (7.29ns)   --->   "%add41_14 = dadd i64 %conv40_14, i64 %mul35_14" [matrix_ti_mul.cpp:65]   --->   Operation 1895 'dadd' 'add41_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1896 [7/7] (7.29ns)   --->   "%add_15 = dadd i64 %conv28_15, i64 %mul_15" [matrix_ti_mul.cpp:64]   --->   Operation 1896 'dadd' 'add_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1897 [7/7] (7.29ns)   --->   "%add41_15 = dadd i64 %conv40_15, i64 %mul35_15" [matrix_ti_mul.cpp:65]   --->   Operation 1897 'dadd' 'add41_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1898 [7/7] (7.29ns)   --->   "%add_16 = dadd i64 %conv28_16, i64 %mul_16" [matrix_ti_mul.cpp:64]   --->   Operation 1898 'dadd' 'add_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1899 [7/7] (7.29ns)   --->   "%add41_16 = dadd i64 %conv40_16, i64 %mul35_16" [matrix_ti_mul.cpp:65]   --->   Operation 1899 'dadd' 'add41_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1900 [1/7] (6.71ns)   --->   "%mul_17 = dmul i64 %factor, i64 %conv23_17" [matrix_ti_mul.cpp:64]   --->   Operation 1900 'dmul' 'mul_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1901 [1/2] (4.43ns)   --->   "%conv28_17 = fpext i32 %A_load_39" [matrix_ti_mul.cpp:64]   --->   Operation 1901 'fpext' 'conv28_17' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1902 [1/7] (6.71ns)   --->   "%mul35_17 = dmul i64 %factor, i64 %conv34_17" [matrix_ti_mul.cpp:65]   --->   Operation 1902 'dmul' 'mul35_17' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1903 [1/2] (4.43ns)   --->   "%conv40_17 = fpext i32 %Ainverse_load_37" [matrix_ti_mul.cpp:65]   --->   Operation 1903 'fpext' 'conv40_17' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1904 [1/7] (6.71ns)   --->   "%mul_18 = dmul i64 %factor, i64 %conv23_18" [matrix_ti_mul.cpp:64]   --->   Operation 1904 'dmul' 'mul_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1905 [1/2] (4.43ns)   --->   "%conv28_18 = fpext i32 %A_load_41" [matrix_ti_mul.cpp:64]   --->   Operation 1905 'fpext' 'conv28_18' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1906 [1/7] (6.71ns)   --->   "%mul35_18 = dmul i64 %factor, i64 %conv34_18" [matrix_ti_mul.cpp:65]   --->   Operation 1906 'dmul' 'mul35_18' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1907 [1/2] (4.43ns)   --->   "%conv40_18 = fpext i32 %Ainverse_load_39" [matrix_ti_mul.cpp:65]   --->   Operation 1907 'fpext' 'conv40_18' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1908 [2/7] (6.71ns)   --->   "%mul_19 = dmul i64 %factor, i64 %conv23_19" [matrix_ti_mul.cpp:64]   --->   Operation 1908 'dmul' 'mul_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1909 [2/2] (4.43ns)   --->   "%conv28_19 = fpext i32 %A_load_43" [matrix_ti_mul.cpp:64]   --->   Operation 1909 'fpext' 'conv28_19' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1910 [2/7] (6.71ns)   --->   "%mul35_19 = dmul i64 %factor, i64 %conv34_19" [matrix_ti_mul.cpp:65]   --->   Operation 1910 'dmul' 'mul35_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1911 [2/2] (4.43ns)   --->   "%conv40_19 = fpext i32 %Ainverse_load_41" [matrix_ti_mul.cpp:65]   --->   Operation 1911 'fpext' 'conv40_19' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1912 [2/7] (6.71ns)   --->   "%mul_20 = dmul i64 %factor, i64 %conv23_20" [matrix_ti_mul.cpp:64]   --->   Operation 1912 'dmul' 'mul_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1913 [2/2] (4.43ns)   --->   "%conv28_20 = fpext i32 %A_load_45" [matrix_ti_mul.cpp:64]   --->   Operation 1913 'fpext' 'conv28_20' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1914 [2/7] (6.71ns)   --->   "%mul35_20 = dmul i64 %factor, i64 %conv34_20" [matrix_ti_mul.cpp:65]   --->   Operation 1914 'dmul' 'mul35_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1915 [2/2] (4.43ns)   --->   "%conv40_20 = fpext i32 %Ainverse_load_43" [matrix_ti_mul.cpp:65]   --->   Operation 1915 'fpext' 'conv40_20' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1916 [3/7] (6.71ns)   --->   "%mul_21 = dmul i64 %factor, i64 %conv23_21" [matrix_ti_mul.cpp:64]   --->   Operation 1916 'dmul' 'mul_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1917 [1/2] (3.25ns)   --->   "%A_load_47 = load i10 %A_addr_89" [matrix_ti_mul.cpp:64]   --->   Operation 1917 'load' 'A_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 1918 [3/7] (6.71ns)   --->   "%mul35_21 = dmul i64 %factor, i64 %conv34_21" [matrix_ti_mul.cpp:65]   --->   Operation 1918 'dmul' 'mul35_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1919 [1/2] (3.25ns)   --->   "%Ainverse_load_45 = load i10 %Ainverse_addr_86" [matrix_ti_mul.cpp:65]   --->   Operation 1919 'load' 'Ainverse_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 1920 [3/7] (6.71ns)   --->   "%mul_22 = dmul i64 %factor, i64 %conv23_22" [matrix_ti_mul.cpp:64]   --->   Operation 1920 'dmul' 'mul_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1921 [1/2] (3.25ns)   --->   "%A_load_49 = load i10 %A_addr_90" [matrix_ti_mul.cpp:64]   --->   Operation 1921 'load' 'A_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 1922 [3/7] (6.71ns)   --->   "%mul35_22 = dmul i64 %factor, i64 %conv34_22" [matrix_ti_mul.cpp:65]   --->   Operation 1922 'dmul' 'mul35_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1923 [1/2] (3.25ns)   --->   "%Ainverse_load_47 = load i10 %Ainverse_addr_87" [matrix_ti_mul.cpp:65]   --->   Operation 1923 'load' 'Ainverse_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 1924 [4/7] (6.71ns)   --->   "%mul_23 = dmul i64 %factor, i64 %conv23_23" [matrix_ti_mul.cpp:64]   --->   Operation 1924 'dmul' 'mul_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1925 [2/2] (3.25ns)   --->   "%A_load_51 = load i10 %A_addr_91" [matrix_ti_mul.cpp:64]   --->   Operation 1925 'load' 'A_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 1926 [4/7] (6.71ns)   --->   "%mul35_23 = dmul i64 %factor, i64 %conv34_23" [matrix_ti_mul.cpp:65]   --->   Operation 1926 'dmul' 'mul35_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1927 [2/2] (3.25ns)   --->   "%Ainverse_load_49 = load i10 %Ainverse_addr_88" [matrix_ti_mul.cpp:65]   --->   Operation 1927 'load' 'Ainverse_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 1928 [4/7] (6.71ns)   --->   "%mul_24 = dmul i64 %factor, i64 %conv23_24" [matrix_ti_mul.cpp:64]   --->   Operation 1928 'dmul' 'mul_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1929 [2/2] (3.25ns)   --->   "%A_load_53 = load i10 %A_addr_92" [matrix_ti_mul.cpp:64]   --->   Operation 1929 'load' 'A_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 1930 [4/7] (6.71ns)   --->   "%mul35_24 = dmul i64 %factor, i64 %conv34_24" [matrix_ti_mul.cpp:65]   --->   Operation 1930 'dmul' 'mul35_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1931 [2/2] (3.25ns)   --->   "%Ainverse_load_51 = load i10 %Ainverse_addr_89" [matrix_ti_mul.cpp:65]   --->   Operation 1931 'load' 'Ainverse_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 1932 [5/7] (6.71ns)   --->   "%mul_25 = dmul i64 %factor, i64 %conv23_25" [matrix_ti_mul.cpp:64]   --->   Operation 1932 'dmul' 'mul_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1933 [5/7] (6.71ns)   --->   "%mul35_25 = dmul i64 %factor, i64 %conv34_25" [matrix_ti_mul.cpp:65]   --->   Operation 1933 'dmul' 'mul35_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1934 [5/7] (6.71ns)   --->   "%mul_26 = dmul i64 %factor, i64 %conv23_26" [matrix_ti_mul.cpp:64]   --->   Operation 1934 'dmul' 'mul_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1935 [5/7] (6.71ns)   --->   "%mul35_26 = dmul i64 %factor, i64 %conv34_26" [matrix_ti_mul.cpp:65]   --->   Operation 1935 'dmul' 'mul35_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1936 [6/7] (6.71ns)   --->   "%mul_27 = dmul i64 %factor, i64 %conv23_27" [matrix_ti_mul.cpp:64]   --->   Operation 1936 'dmul' 'mul_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1937 [6/7] (6.71ns)   --->   "%mul35_27 = dmul i64 %factor, i64 %conv34_27" [matrix_ti_mul.cpp:65]   --->   Operation 1937 'dmul' 'mul35_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1938 [6/7] (6.71ns)   --->   "%mul_28 = dmul i64 %factor, i64 %conv23_28" [matrix_ti_mul.cpp:64]   --->   Operation 1938 'dmul' 'mul_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1939 [6/7] (6.71ns)   --->   "%mul35_28 = dmul i64 %factor, i64 %conv34_28" [matrix_ti_mul.cpp:65]   --->   Operation 1939 'dmul' 'mul35_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1940 [7/7] (6.71ns)   --->   "%mul_29 = dmul i64 %factor, i64 %conv23_29" [matrix_ti_mul.cpp:64]   --->   Operation 1940 'dmul' 'mul_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1941 [7/7] (6.71ns)   --->   "%mul35_29 = dmul i64 %factor, i64 %conv34_29" [matrix_ti_mul.cpp:65]   --->   Operation 1941 'dmul' 'mul35_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1942 [7/7] (6.71ns)   --->   "%mul_30 = dmul i64 %factor, i64 %conv23_30" [matrix_ti_mul.cpp:64]   --->   Operation 1942 'dmul' 'mul_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1943 [7/7] (6.71ns)   --->   "%mul35_30 = dmul i64 %factor, i64 %conv34_30" [matrix_ti_mul.cpp:65]   --->   Operation 1943 'dmul' 'mul35_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.29>
ST_100 : Operation 1944 [1/7] (7.29ns)   --->   "%add = dadd i64 %conv1, i64 %mul" [matrix_ti_mul.cpp:64]   --->   Operation 1944 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1945 [1/7] (7.29ns)   --->   "%add1 = dadd i64 %conv4, i64 %mul1" [matrix_ti_mul.cpp:65]   --->   Operation 1945 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1946 [1/7] (7.29ns)   --->   "%add_1 = dadd i64 %conv28_1, i64 %mul_1" [matrix_ti_mul.cpp:64]   --->   Operation 1946 'dadd' 'add_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1947 [1/7] (7.29ns)   --->   "%add41_1 = dadd i64 %conv40_1, i64 %mul35_1" [matrix_ti_mul.cpp:65]   --->   Operation 1947 'dadd' 'add41_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1948 [1/7] (7.29ns)   --->   "%add_2 = dadd i64 %conv28_2, i64 %mul_2" [matrix_ti_mul.cpp:64]   --->   Operation 1948 'dadd' 'add_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1949 [1/7] (7.29ns)   --->   "%add41_2 = dadd i64 %conv40_2, i64 %mul35_2" [matrix_ti_mul.cpp:65]   --->   Operation 1949 'dadd' 'add41_2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1950 [1/7] (7.29ns)   --->   "%add_3 = dadd i64 %conv28_3, i64 %mul_3" [matrix_ti_mul.cpp:64]   --->   Operation 1950 'dadd' 'add_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1951 [1/7] (7.29ns)   --->   "%add41_3 = dadd i64 %conv40_3, i64 %mul35_3" [matrix_ti_mul.cpp:65]   --->   Operation 1951 'dadd' 'add41_3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1952 [1/7] (7.29ns)   --->   "%add_4 = dadd i64 %conv28_4, i64 %mul_4" [matrix_ti_mul.cpp:64]   --->   Operation 1952 'dadd' 'add_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1953 [1/7] (7.29ns)   --->   "%add41_4 = dadd i64 %conv40_4, i64 %mul35_4" [matrix_ti_mul.cpp:65]   --->   Operation 1953 'dadd' 'add41_4' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1954 [1/7] (7.29ns)   --->   "%add_5 = dadd i64 %conv28_5, i64 %mul_5" [matrix_ti_mul.cpp:64]   --->   Operation 1954 'dadd' 'add_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1955 [1/7] (7.29ns)   --->   "%add41_5 = dadd i64 %conv40_5, i64 %mul35_5" [matrix_ti_mul.cpp:65]   --->   Operation 1955 'dadd' 'add41_5' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1956 [1/7] (7.29ns)   --->   "%add_6 = dadd i64 %conv28_6, i64 %mul_6" [matrix_ti_mul.cpp:64]   --->   Operation 1956 'dadd' 'add_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1957 [1/7] (7.29ns)   --->   "%add41_6 = dadd i64 %conv40_6, i64 %mul35_6" [matrix_ti_mul.cpp:65]   --->   Operation 1957 'dadd' 'add41_6' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1958 [1/7] (7.29ns)   --->   "%add_7 = dadd i64 %conv28_7, i64 %mul_7" [matrix_ti_mul.cpp:64]   --->   Operation 1958 'dadd' 'add_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1959 [1/7] (7.29ns)   --->   "%add41_7 = dadd i64 %conv40_7, i64 %mul35_7" [matrix_ti_mul.cpp:65]   --->   Operation 1959 'dadd' 'add41_7' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1960 [2/7] (7.29ns)   --->   "%add_8 = dadd i64 %conv28_8, i64 %mul_8" [matrix_ti_mul.cpp:64]   --->   Operation 1960 'dadd' 'add_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1961 [2/7] (7.29ns)   --->   "%add41_8 = dadd i64 %conv40_8, i64 %mul35_8" [matrix_ti_mul.cpp:65]   --->   Operation 1961 'dadd' 'add41_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1962 [2/7] (7.29ns)   --->   "%add_9 = dadd i64 %conv28_9, i64 %mul_9" [matrix_ti_mul.cpp:64]   --->   Operation 1962 'dadd' 'add_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1963 [2/7] (7.29ns)   --->   "%add41_9 = dadd i64 %conv40_9, i64 %mul35_9" [matrix_ti_mul.cpp:65]   --->   Operation 1963 'dadd' 'add41_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1964 [3/7] (7.29ns)   --->   "%add_s = dadd i64 %conv28_s, i64 %mul_s" [matrix_ti_mul.cpp:64]   --->   Operation 1964 'dadd' 'add_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1965 [3/7] (7.29ns)   --->   "%add41_s = dadd i64 %conv40_s, i64 %mul35_s" [matrix_ti_mul.cpp:65]   --->   Operation 1965 'dadd' 'add41_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1966 [3/7] (7.29ns)   --->   "%add_10 = dadd i64 %conv28_10, i64 %mul_10" [matrix_ti_mul.cpp:64]   --->   Operation 1966 'dadd' 'add_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1967 [3/7] (7.29ns)   --->   "%add41_10 = dadd i64 %conv40_10, i64 %mul35_10" [matrix_ti_mul.cpp:65]   --->   Operation 1967 'dadd' 'add41_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1968 [4/7] (7.29ns)   --->   "%add_11 = dadd i64 %conv28_11, i64 %mul_11" [matrix_ti_mul.cpp:64]   --->   Operation 1968 'dadd' 'add_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1969 [4/7] (7.29ns)   --->   "%add41_11 = dadd i64 %conv40_11, i64 %mul35_11" [matrix_ti_mul.cpp:65]   --->   Operation 1969 'dadd' 'add41_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1970 [4/7] (7.29ns)   --->   "%add_12 = dadd i64 %conv28_12, i64 %mul_12" [matrix_ti_mul.cpp:64]   --->   Operation 1970 'dadd' 'add_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1971 [4/7] (7.29ns)   --->   "%add41_12 = dadd i64 %conv40_12, i64 %mul35_12" [matrix_ti_mul.cpp:65]   --->   Operation 1971 'dadd' 'add41_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1972 [5/7] (7.29ns)   --->   "%add_13 = dadd i64 %conv28_13, i64 %mul_13" [matrix_ti_mul.cpp:64]   --->   Operation 1972 'dadd' 'add_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1973 [5/7] (7.29ns)   --->   "%add41_13 = dadd i64 %conv40_13, i64 %mul35_13" [matrix_ti_mul.cpp:65]   --->   Operation 1973 'dadd' 'add41_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1974 [5/7] (7.29ns)   --->   "%add_14 = dadd i64 %conv28_14, i64 %mul_14" [matrix_ti_mul.cpp:64]   --->   Operation 1974 'dadd' 'add_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1975 [5/7] (7.29ns)   --->   "%add41_14 = dadd i64 %conv40_14, i64 %mul35_14" [matrix_ti_mul.cpp:65]   --->   Operation 1975 'dadd' 'add41_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1976 [6/7] (7.29ns)   --->   "%add_15 = dadd i64 %conv28_15, i64 %mul_15" [matrix_ti_mul.cpp:64]   --->   Operation 1976 'dadd' 'add_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1977 [6/7] (7.29ns)   --->   "%add41_15 = dadd i64 %conv40_15, i64 %mul35_15" [matrix_ti_mul.cpp:65]   --->   Operation 1977 'dadd' 'add41_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1978 [6/7] (7.29ns)   --->   "%add_16 = dadd i64 %conv28_16, i64 %mul_16" [matrix_ti_mul.cpp:64]   --->   Operation 1978 'dadd' 'add_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1979 [6/7] (7.29ns)   --->   "%add41_16 = dadd i64 %conv40_16, i64 %mul35_16" [matrix_ti_mul.cpp:65]   --->   Operation 1979 'dadd' 'add41_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1980 [7/7] (7.29ns)   --->   "%add_17 = dadd i64 %conv28_17, i64 %mul_17" [matrix_ti_mul.cpp:64]   --->   Operation 1980 'dadd' 'add_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1981 [7/7] (7.29ns)   --->   "%add41_17 = dadd i64 %conv40_17, i64 %mul35_17" [matrix_ti_mul.cpp:65]   --->   Operation 1981 'dadd' 'add41_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1982 [7/7] (7.29ns)   --->   "%add_18 = dadd i64 %conv28_18, i64 %mul_18" [matrix_ti_mul.cpp:64]   --->   Operation 1982 'dadd' 'add_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1983 [7/7] (7.29ns)   --->   "%add41_18 = dadd i64 %conv40_18, i64 %mul35_18" [matrix_ti_mul.cpp:65]   --->   Operation 1983 'dadd' 'add41_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1984 [1/7] (6.71ns)   --->   "%mul_19 = dmul i64 %factor, i64 %conv23_19" [matrix_ti_mul.cpp:64]   --->   Operation 1984 'dmul' 'mul_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1985 [1/2] (4.43ns)   --->   "%conv28_19 = fpext i32 %A_load_43" [matrix_ti_mul.cpp:64]   --->   Operation 1985 'fpext' 'conv28_19' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1986 [1/7] (6.71ns)   --->   "%mul35_19 = dmul i64 %factor, i64 %conv34_19" [matrix_ti_mul.cpp:65]   --->   Operation 1986 'dmul' 'mul35_19' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1987 [1/2] (4.43ns)   --->   "%conv40_19 = fpext i32 %Ainverse_load_41" [matrix_ti_mul.cpp:65]   --->   Operation 1987 'fpext' 'conv40_19' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1988 [1/7] (6.71ns)   --->   "%mul_20 = dmul i64 %factor, i64 %conv23_20" [matrix_ti_mul.cpp:64]   --->   Operation 1988 'dmul' 'mul_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1989 [1/2] (4.43ns)   --->   "%conv28_20 = fpext i32 %A_load_45" [matrix_ti_mul.cpp:64]   --->   Operation 1989 'fpext' 'conv28_20' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1990 [1/7] (6.71ns)   --->   "%mul35_20 = dmul i64 %factor, i64 %conv34_20" [matrix_ti_mul.cpp:65]   --->   Operation 1990 'dmul' 'mul35_20' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1991 [1/2] (4.43ns)   --->   "%conv40_20 = fpext i32 %Ainverse_load_43" [matrix_ti_mul.cpp:65]   --->   Operation 1991 'fpext' 'conv40_20' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1992 [2/7] (6.71ns)   --->   "%mul_21 = dmul i64 %factor, i64 %conv23_21" [matrix_ti_mul.cpp:64]   --->   Operation 1992 'dmul' 'mul_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1993 [2/2] (4.43ns)   --->   "%conv28_21 = fpext i32 %A_load_47" [matrix_ti_mul.cpp:64]   --->   Operation 1993 'fpext' 'conv28_21' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1994 [2/7] (6.71ns)   --->   "%mul35_21 = dmul i64 %factor, i64 %conv34_21" [matrix_ti_mul.cpp:65]   --->   Operation 1994 'dmul' 'mul35_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1995 [2/2] (4.43ns)   --->   "%conv40_21 = fpext i32 %Ainverse_load_45" [matrix_ti_mul.cpp:65]   --->   Operation 1995 'fpext' 'conv40_21' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1996 [2/7] (6.71ns)   --->   "%mul_22 = dmul i64 %factor, i64 %conv23_22" [matrix_ti_mul.cpp:64]   --->   Operation 1996 'dmul' 'mul_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1997 [2/2] (4.43ns)   --->   "%conv28_22 = fpext i32 %A_load_49" [matrix_ti_mul.cpp:64]   --->   Operation 1997 'fpext' 'conv28_22' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1998 [2/7] (6.71ns)   --->   "%mul35_22 = dmul i64 %factor, i64 %conv34_22" [matrix_ti_mul.cpp:65]   --->   Operation 1998 'dmul' 'mul35_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1999 [2/2] (4.43ns)   --->   "%conv40_22 = fpext i32 %Ainverse_load_47" [matrix_ti_mul.cpp:65]   --->   Operation 1999 'fpext' 'conv40_22' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 2000 [3/7] (6.71ns)   --->   "%mul_23 = dmul i64 %factor, i64 %conv23_23" [matrix_ti_mul.cpp:64]   --->   Operation 2000 'dmul' 'mul_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2001 [1/2] (3.25ns)   --->   "%A_load_51 = load i10 %A_addr_91" [matrix_ti_mul.cpp:64]   --->   Operation 2001 'load' 'A_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2002 [3/7] (6.71ns)   --->   "%mul35_23 = dmul i64 %factor, i64 %conv34_23" [matrix_ti_mul.cpp:65]   --->   Operation 2002 'dmul' 'mul35_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2003 [1/2] (3.25ns)   --->   "%Ainverse_load_49 = load i10 %Ainverse_addr_88" [matrix_ti_mul.cpp:65]   --->   Operation 2003 'load' 'Ainverse_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2004 [3/7] (6.71ns)   --->   "%mul_24 = dmul i64 %factor, i64 %conv23_24" [matrix_ti_mul.cpp:64]   --->   Operation 2004 'dmul' 'mul_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2005 [1/2] (3.25ns)   --->   "%A_load_53 = load i10 %A_addr_92" [matrix_ti_mul.cpp:64]   --->   Operation 2005 'load' 'A_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2006 [3/7] (6.71ns)   --->   "%mul35_24 = dmul i64 %factor, i64 %conv34_24" [matrix_ti_mul.cpp:65]   --->   Operation 2006 'dmul' 'mul35_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2007 [1/2] (3.25ns)   --->   "%Ainverse_load_51 = load i10 %Ainverse_addr_89" [matrix_ti_mul.cpp:65]   --->   Operation 2007 'load' 'Ainverse_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2008 [4/7] (6.71ns)   --->   "%mul_25 = dmul i64 %factor, i64 %conv23_25" [matrix_ti_mul.cpp:64]   --->   Operation 2008 'dmul' 'mul_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2009 [2/2] (3.25ns)   --->   "%A_load_55 = load i10 %A_addr_93" [matrix_ti_mul.cpp:64]   --->   Operation 2009 'load' 'A_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2010 [4/7] (6.71ns)   --->   "%mul35_25 = dmul i64 %factor, i64 %conv34_25" [matrix_ti_mul.cpp:65]   --->   Operation 2010 'dmul' 'mul35_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2011 [2/2] (3.25ns)   --->   "%Ainverse_load_53 = load i10 %Ainverse_addr_90" [matrix_ti_mul.cpp:65]   --->   Operation 2011 'load' 'Ainverse_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2012 [4/7] (6.71ns)   --->   "%mul_26 = dmul i64 %factor, i64 %conv23_26" [matrix_ti_mul.cpp:64]   --->   Operation 2012 'dmul' 'mul_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2013 [2/2] (3.25ns)   --->   "%A_load_57 = load i10 %A_addr_94" [matrix_ti_mul.cpp:64]   --->   Operation 2013 'load' 'A_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2014 [4/7] (6.71ns)   --->   "%mul35_26 = dmul i64 %factor, i64 %conv34_26" [matrix_ti_mul.cpp:65]   --->   Operation 2014 'dmul' 'mul35_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2015 [2/2] (3.25ns)   --->   "%Ainverse_load_55 = load i10 %Ainverse_addr_91" [matrix_ti_mul.cpp:65]   --->   Operation 2015 'load' 'Ainverse_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_100 : Operation 2016 [5/7] (6.71ns)   --->   "%mul_27 = dmul i64 %factor, i64 %conv23_27" [matrix_ti_mul.cpp:64]   --->   Operation 2016 'dmul' 'mul_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2017 [5/7] (6.71ns)   --->   "%mul35_27 = dmul i64 %factor, i64 %conv34_27" [matrix_ti_mul.cpp:65]   --->   Operation 2017 'dmul' 'mul35_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2018 [5/7] (6.71ns)   --->   "%mul_28 = dmul i64 %factor, i64 %conv23_28" [matrix_ti_mul.cpp:64]   --->   Operation 2018 'dmul' 'mul_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2019 [5/7] (6.71ns)   --->   "%mul35_28 = dmul i64 %factor, i64 %conv34_28" [matrix_ti_mul.cpp:65]   --->   Operation 2019 'dmul' 'mul35_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2020 [6/7] (6.71ns)   --->   "%mul_29 = dmul i64 %factor, i64 %conv23_29" [matrix_ti_mul.cpp:64]   --->   Operation 2020 'dmul' 'mul_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2021 [6/7] (6.71ns)   --->   "%mul35_29 = dmul i64 %factor, i64 %conv34_29" [matrix_ti_mul.cpp:65]   --->   Operation 2021 'dmul' 'mul35_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2022 [6/7] (6.71ns)   --->   "%mul_30 = dmul i64 %factor, i64 %conv23_30" [matrix_ti_mul.cpp:64]   --->   Operation 2022 'dmul' 'mul_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2023 [6/7] (6.71ns)   --->   "%mul35_30 = dmul i64 %factor, i64 %conv34_30" [matrix_ti_mul.cpp:65]   --->   Operation 2023 'dmul' 'mul35_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.29>
ST_101 : Operation 2024 [2/2] (5.20ns)   --->   "%conv2 = fptrunc i64 %add" [matrix_ti_mul.cpp:64]   --->   Operation 2024 'fptrunc' 'conv2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2025 [2/2] (5.20ns)   --->   "%conv5 = fptrunc i64 %add1" [matrix_ti_mul.cpp:65]   --->   Operation 2025 'fptrunc' 'conv5' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2026 [2/2] (5.20ns)   --->   "%conv29_1 = fptrunc i64 %add_1" [matrix_ti_mul.cpp:64]   --->   Operation 2026 'fptrunc' 'conv29_1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2027 [2/2] (5.20ns)   --->   "%conv42_1 = fptrunc i64 %add41_1" [matrix_ti_mul.cpp:65]   --->   Operation 2027 'fptrunc' 'conv42_1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2028 [2/2] (5.20ns)   --->   "%conv29_2 = fptrunc i64 %add_2" [matrix_ti_mul.cpp:64]   --->   Operation 2028 'fptrunc' 'conv29_2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2029 [2/2] (5.20ns)   --->   "%conv42_2 = fptrunc i64 %add41_2" [matrix_ti_mul.cpp:65]   --->   Operation 2029 'fptrunc' 'conv42_2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2030 [2/2] (5.20ns)   --->   "%conv29_3 = fptrunc i64 %add_3" [matrix_ti_mul.cpp:64]   --->   Operation 2030 'fptrunc' 'conv29_3' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2031 [2/2] (5.20ns)   --->   "%conv42_3 = fptrunc i64 %add41_3" [matrix_ti_mul.cpp:65]   --->   Operation 2031 'fptrunc' 'conv42_3' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2032 [2/2] (5.20ns)   --->   "%conv29_4 = fptrunc i64 %add_4" [matrix_ti_mul.cpp:64]   --->   Operation 2032 'fptrunc' 'conv29_4' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2033 [2/2] (5.20ns)   --->   "%conv42_4 = fptrunc i64 %add41_4" [matrix_ti_mul.cpp:65]   --->   Operation 2033 'fptrunc' 'conv42_4' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2034 [2/2] (5.20ns)   --->   "%conv29_5 = fptrunc i64 %add_5" [matrix_ti_mul.cpp:64]   --->   Operation 2034 'fptrunc' 'conv29_5' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2035 [2/2] (5.20ns)   --->   "%conv42_5 = fptrunc i64 %add41_5" [matrix_ti_mul.cpp:65]   --->   Operation 2035 'fptrunc' 'conv42_5' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2036 [2/2] (5.20ns)   --->   "%conv29_6 = fptrunc i64 %add_6" [matrix_ti_mul.cpp:64]   --->   Operation 2036 'fptrunc' 'conv29_6' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2037 [2/2] (5.20ns)   --->   "%conv42_6 = fptrunc i64 %add41_6" [matrix_ti_mul.cpp:65]   --->   Operation 2037 'fptrunc' 'conv42_6' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2038 [2/2] (5.20ns)   --->   "%conv29_7 = fptrunc i64 %add_7" [matrix_ti_mul.cpp:64]   --->   Operation 2038 'fptrunc' 'conv29_7' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2039 [2/2] (5.20ns)   --->   "%conv42_7 = fptrunc i64 %add41_7" [matrix_ti_mul.cpp:65]   --->   Operation 2039 'fptrunc' 'conv42_7' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2040 [1/7] (7.29ns)   --->   "%add_8 = dadd i64 %conv28_8, i64 %mul_8" [matrix_ti_mul.cpp:64]   --->   Operation 2040 'dadd' 'add_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2041 [1/7] (7.29ns)   --->   "%add41_8 = dadd i64 %conv40_8, i64 %mul35_8" [matrix_ti_mul.cpp:65]   --->   Operation 2041 'dadd' 'add41_8' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2042 [1/7] (7.29ns)   --->   "%add_9 = dadd i64 %conv28_9, i64 %mul_9" [matrix_ti_mul.cpp:64]   --->   Operation 2042 'dadd' 'add_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2043 [1/7] (7.29ns)   --->   "%add41_9 = dadd i64 %conv40_9, i64 %mul35_9" [matrix_ti_mul.cpp:65]   --->   Operation 2043 'dadd' 'add41_9' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2044 [2/7] (7.29ns)   --->   "%add_s = dadd i64 %conv28_s, i64 %mul_s" [matrix_ti_mul.cpp:64]   --->   Operation 2044 'dadd' 'add_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2045 [2/7] (7.29ns)   --->   "%add41_s = dadd i64 %conv40_s, i64 %mul35_s" [matrix_ti_mul.cpp:65]   --->   Operation 2045 'dadd' 'add41_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2046 [2/7] (7.29ns)   --->   "%add_10 = dadd i64 %conv28_10, i64 %mul_10" [matrix_ti_mul.cpp:64]   --->   Operation 2046 'dadd' 'add_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2047 [2/7] (7.29ns)   --->   "%add41_10 = dadd i64 %conv40_10, i64 %mul35_10" [matrix_ti_mul.cpp:65]   --->   Operation 2047 'dadd' 'add41_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2048 [3/7] (7.29ns)   --->   "%add_11 = dadd i64 %conv28_11, i64 %mul_11" [matrix_ti_mul.cpp:64]   --->   Operation 2048 'dadd' 'add_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2049 [3/7] (7.29ns)   --->   "%add41_11 = dadd i64 %conv40_11, i64 %mul35_11" [matrix_ti_mul.cpp:65]   --->   Operation 2049 'dadd' 'add41_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2050 [3/7] (7.29ns)   --->   "%add_12 = dadd i64 %conv28_12, i64 %mul_12" [matrix_ti_mul.cpp:64]   --->   Operation 2050 'dadd' 'add_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2051 [3/7] (7.29ns)   --->   "%add41_12 = dadd i64 %conv40_12, i64 %mul35_12" [matrix_ti_mul.cpp:65]   --->   Operation 2051 'dadd' 'add41_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2052 [4/7] (7.29ns)   --->   "%add_13 = dadd i64 %conv28_13, i64 %mul_13" [matrix_ti_mul.cpp:64]   --->   Operation 2052 'dadd' 'add_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2053 [4/7] (7.29ns)   --->   "%add41_13 = dadd i64 %conv40_13, i64 %mul35_13" [matrix_ti_mul.cpp:65]   --->   Operation 2053 'dadd' 'add41_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2054 [4/7] (7.29ns)   --->   "%add_14 = dadd i64 %conv28_14, i64 %mul_14" [matrix_ti_mul.cpp:64]   --->   Operation 2054 'dadd' 'add_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2055 [4/7] (7.29ns)   --->   "%add41_14 = dadd i64 %conv40_14, i64 %mul35_14" [matrix_ti_mul.cpp:65]   --->   Operation 2055 'dadd' 'add41_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2056 [5/7] (7.29ns)   --->   "%add_15 = dadd i64 %conv28_15, i64 %mul_15" [matrix_ti_mul.cpp:64]   --->   Operation 2056 'dadd' 'add_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2057 [5/7] (7.29ns)   --->   "%add41_15 = dadd i64 %conv40_15, i64 %mul35_15" [matrix_ti_mul.cpp:65]   --->   Operation 2057 'dadd' 'add41_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2058 [5/7] (7.29ns)   --->   "%add_16 = dadd i64 %conv28_16, i64 %mul_16" [matrix_ti_mul.cpp:64]   --->   Operation 2058 'dadd' 'add_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2059 [5/7] (7.29ns)   --->   "%add41_16 = dadd i64 %conv40_16, i64 %mul35_16" [matrix_ti_mul.cpp:65]   --->   Operation 2059 'dadd' 'add41_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2060 [6/7] (7.29ns)   --->   "%add_17 = dadd i64 %conv28_17, i64 %mul_17" [matrix_ti_mul.cpp:64]   --->   Operation 2060 'dadd' 'add_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2061 [6/7] (7.29ns)   --->   "%add41_17 = dadd i64 %conv40_17, i64 %mul35_17" [matrix_ti_mul.cpp:65]   --->   Operation 2061 'dadd' 'add41_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2062 [6/7] (7.29ns)   --->   "%add_18 = dadd i64 %conv28_18, i64 %mul_18" [matrix_ti_mul.cpp:64]   --->   Operation 2062 'dadd' 'add_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2063 [6/7] (7.29ns)   --->   "%add41_18 = dadd i64 %conv40_18, i64 %mul35_18" [matrix_ti_mul.cpp:65]   --->   Operation 2063 'dadd' 'add41_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2064 [7/7] (7.29ns)   --->   "%add_19 = dadd i64 %conv28_19, i64 %mul_19" [matrix_ti_mul.cpp:64]   --->   Operation 2064 'dadd' 'add_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2065 [7/7] (7.29ns)   --->   "%add41_19 = dadd i64 %conv40_19, i64 %mul35_19" [matrix_ti_mul.cpp:65]   --->   Operation 2065 'dadd' 'add41_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2066 [7/7] (7.29ns)   --->   "%add_20 = dadd i64 %conv28_20, i64 %mul_20" [matrix_ti_mul.cpp:64]   --->   Operation 2066 'dadd' 'add_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2067 [7/7] (7.29ns)   --->   "%add41_20 = dadd i64 %conv40_20, i64 %mul35_20" [matrix_ti_mul.cpp:65]   --->   Operation 2067 'dadd' 'add41_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2068 [1/7] (6.71ns)   --->   "%mul_21 = dmul i64 %factor, i64 %conv23_21" [matrix_ti_mul.cpp:64]   --->   Operation 2068 'dmul' 'mul_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2069 [1/2] (4.43ns)   --->   "%conv28_21 = fpext i32 %A_load_47" [matrix_ti_mul.cpp:64]   --->   Operation 2069 'fpext' 'conv28_21' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2070 [1/7] (6.71ns)   --->   "%mul35_21 = dmul i64 %factor, i64 %conv34_21" [matrix_ti_mul.cpp:65]   --->   Operation 2070 'dmul' 'mul35_21' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2071 [1/2] (4.43ns)   --->   "%conv40_21 = fpext i32 %Ainverse_load_45" [matrix_ti_mul.cpp:65]   --->   Operation 2071 'fpext' 'conv40_21' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2072 [1/7] (6.71ns)   --->   "%mul_22 = dmul i64 %factor, i64 %conv23_22" [matrix_ti_mul.cpp:64]   --->   Operation 2072 'dmul' 'mul_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2073 [1/2] (4.43ns)   --->   "%conv28_22 = fpext i32 %A_load_49" [matrix_ti_mul.cpp:64]   --->   Operation 2073 'fpext' 'conv28_22' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2074 [1/7] (6.71ns)   --->   "%mul35_22 = dmul i64 %factor, i64 %conv34_22" [matrix_ti_mul.cpp:65]   --->   Operation 2074 'dmul' 'mul35_22' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2075 [1/2] (4.43ns)   --->   "%conv40_22 = fpext i32 %Ainverse_load_47" [matrix_ti_mul.cpp:65]   --->   Operation 2075 'fpext' 'conv40_22' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2076 [2/7] (6.71ns)   --->   "%mul_23 = dmul i64 %factor, i64 %conv23_23" [matrix_ti_mul.cpp:64]   --->   Operation 2076 'dmul' 'mul_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2077 [2/2] (4.43ns)   --->   "%conv28_23 = fpext i32 %A_load_51" [matrix_ti_mul.cpp:64]   --->   Operation 2077 'fpext' 'conv28_23' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2078 [2/7] (6.71ns)   --->   "%mul35_23 = dmul i64 %factor, i64 %conv34_23" [matrix_ti_mul.cpp:65]   --->   Operation 2078 'dmul' 'mul35_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2079 [2/2] (4.43ns)   --->   "%conv40_23 = fpext i32 %Ainverse_load_49" [matrix_ti_mul.cpp:65]   --->   Operation 2079 'fpext' 'conv40_23' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2080 [2/7] (6.71ns)   --->   "%mul_24 = dmul i64 %factor, i64 %conv23_24" [matrix_ti_mul.cpp:64]   --->   Operation 2080 'dmul' 'mul_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2081 [2/2] (4.43ns)   --->   "%conv28_24 = fpext i32 %A_load_53" [matrix_ti_mul.cpp:64]   --->   Operation 2081 'fpext' 'conv28_24' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2082 [2/7] (6.71ns)   --->   "%mul35_24 = dmul i64 %factor, i64 %conv34_24" [matrix_ti_mul.cpp:65]   --->   Operation 2082 'dmul' 'mul35_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2083 [2/2] (4.43ns)   --->   "%conv40_24 = fpext i32 %Ainverse_load_51" [matrix_ti_mul.cpp:65]   --->   Operation 2083 'fpext' 'conv40_24' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 2084 [3/7] (6.71ns)   --->   "%mul_25 = dmul i64 %factor, i64 %conv23_25" [matrix_ti_mul.cpp:64]   --->   Operation 2084 'dmul' 'mul_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2085 [1/2] (3.25ns)   --->   "%A_load_55 = load i10 %A_addr_93" [matrix_ti_mul.cpp:64]   --->   Operation 2085 'load' 'A_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2086 [3/7] (6.71ns)   --->   "%mul35_25 = dmul i64 %factor, i64 %conv34_25" [matrix_ti_mul.cpp:65]   --->   Operation 2086 'dmul' 'mul35_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2087 [1/2] (3.25ns)   --->   "%Ainverse_load_53 = load i10 %Ainverse_addr_90" [matrix_ti_mul.cpp:65]   --->   Operation 2087 'load' 'Ainverse_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2088 [3/7] (6.71ns)   --->   "%mul_26 = dmul i64 %factor, i64 %conv23_26" [matrix_ti_mul.cpp:64]   --->   Operation 2088 'dmul' 'mul_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2089 [1/2] (3.25ns)   --->   "%A_load_57 = load i10 %A_addr_94" [matrix_ti_mul.cpp:64]   --->   Operation 2089 'load' 'A_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2090 [3/7] (6.71ns)   --->   "%mul35_26 = dmul i64 %factor, i64 %conv34_26" [matrix_ti_mul.cpp:65]   --->   Operation 2090 'dmul' 'mul35_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2091 [1/2] (3.25ns)   --->   "%Ainverse_load_55 = load i10 %Ainverse_addr_91" [matrix_ti_mul.cpp:65]   --->   Operation 2091 'load' 'Ainverse_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2092 [4/7] (6.71ns)   --->   "%mul_27 = dmul i64 %factor, i64 %conv23_27" [matrix_ti_mul.cpp:64]   --->   Operation 2092 'dmul' 'mul_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2093 [2/2] (3.25ns)   --->   "%A_load_59 = load i10 %A_addr_95" [matrix_ti_mul.cpp:64]   --->   Operation 2093 'load' 'A_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2094 [4/7] (6.71ns)   --->   "%mul35_27 = dmul i64 %factor, i64 %conv34_27" [matrix_ti_mul.cpp:65]   --->   Operation 2094 'dmul' 'mul35_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2095 [2/2] (3.25ns)   --->   "%Ainverse_load_57 = load i10 %Ainverse_addr_92" [matrix_ti_mul.cpp:65]   --->   Operation 2095 'load' 'Ainverse_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2096 [4/7] (6.71ns)   --->   "%mul_28 = dmul i64 %factor, i64 %conv23_28" [matrix_ti_mul.cpp:64]   --->   Operation 2096 'dmul' 'mul_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2097 [2/2] (3.25ns)   --->   "%A_load_61 = load i10 %A_addr_96" [matrix_ti_mul.cpp:64]   --->   Operation 2097 'load' 'A_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2098 [4/7] (6.71ns)   --->   "%mul35_28 = dmul i64 %factor, i64 %conv34_28" [matrix_ti_mul.cpp:65]   --->   Operation 2098 'dmul' 'mul35_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2099 [2/2] (3.25ns)   --->   "%Ainverse_load_59 = load i10 %Ainverse_addr_93" [matrix_ti_mul.cpp:65]   --->   Operation 2099 'load' 'Ainverse_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_101 : Operation 2100 [5/7] (6.71ns)   --->   "%mul_29 = dmul i64 %factor, i64 %conv23_29" [matrix_ti_mul.cpp:64]   --->   Operation 2100 'dmul' 'mul_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2101 [5/7] (6.71ns)   --->   "%mul35_29 = dmul i64 %factor, i64 %conv34_29" [matrix_ti_mul.cpp:65]   --->   Operation 2101 'dmul' 'mul35_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2102 [5/7] (6.71ns)   --->   "%mul_30 = dmul i64 %factor, i64 %conv23_30" [matrix_ti_mul.cpp:64]   --->   Operation 2102 'dmul' 'mul_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2103 [5/7] (6.71ns)   --->   "%mul35_30 = dmul i64 %factor, i64 %conv34_30" [matrix_ti_mul.cpp:65]   --->   Operation 2103 'dmul' 'mul35_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.29>
ST_102 : Operation 2104 [1/2] (5.20ns)   --->   "%conv2 = fptrunc i64 %add" [matrix_ti_mul.cpp:64]   --->   Operation 2104 'fptrunc' 'conv2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2105 [1/2] (5.20ns)   --->   "%conv5 = fptrunc i64 %add1" [matrix_ti_mul.cpp:65]   --->   Operation 2105 'fptrunc' 'conv5' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2106 [1/2] (5.20ns)   --->   "%conv29_1 = fptrunc i64 %add_1" [matrix_ti_mul.cpp:64]   --->   Operation 2106 'fptrunc' 'conv29_1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2107 [1/2] (5.20ns)   --->   "%conv42_1 = fptrunc i64 %add41_1" [matrix_ti_mul.cpp:65]   --->   Operation 2107 'fptrunc' 'conv42_1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2108 [1/2] (5.20ns)   --->   "%conv29_2 = fptrunc i64 %add_2" [matrix_ti_mul.cpp:64]   --->   Operation 2108 'fptrunc' 'conv29_2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2109 [1/2] (5.20ns)   --->   "%conv42_2 = fptrunc i64 %add41_2" [matrix_ti_mul.cpp:65]   --->   Operation 2109 'fptrunc' 'conv42_2' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2110 [1/2] (5.20ns)   --->   "%conv29_3 = fptrunc i64 %add_3" [matrix_ti_mul.cpp:64]   --->   Operation 2110 'fptrunc' 'conv29_3' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2111 [1/2] (5.20ns)   --->   "%conv42_3 = fptrunc i64 %add41_3" [matrix_ti_mul.cpp:65]   --->   Operation 2111 'fptrunc' 'conv42_3' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2112 [1/2] (5.20ns)   --->   "%conv29_4 = fptrunc i64 %add_4" [matrix_ti_mul.cpp:64]   --->   Operation 2112 'fptrunc' 'conv29_4' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2113 [1/2] (5.20ns)   --->   "%conv42_4 = fptrunc i64 %add41_4" [matrix_ti_mul.cpp:65]   --->   Operation 2113 'fptrunc' 'conv42_4' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2114 [1/2] (5.20ns)   --->   "%conv29_5 = fptrunc i64 %add_5" [matrix_ti_mul.cpp:64]   --->   Operation 2114 'fptrunc' 'conv29_5' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2115 [1/2] (5.20ns)   --->   "%conv42_5 = fptrunc i64 %add41_5" [matrix_ti_mul.cpp:65]   --->   Operation 2115 'fptrunc' 'conv42_5' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2116 [1/2] (5.20ns)   --->   "%conv29_6 = fptrunc i64 %add_6" [matrix_ti_mul.cpp:64]   --->   Operation 2116 'fptrunc' 'conv29_6' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2117 [1/2] (5.20ns)   --->   "%conv42_6 = fptrunc i64 %add41_6" [matrix_ti_mul.cpp:65]   --->   Operation 2117 'fptrunc' 'conv42_6' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2118 [1/2] (5.20ns)   --->   "%conv29_7 = fptrunc i64 %add_7" [matrix_ti_mul.cpp:64]   --->   Operation 2118 'fptrunc' 'conv29_7' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2119 [1/2] (5.20ns)   --->   "%conv42_7 = fptrunc i64 %add41_7" [matrix_ti_mul.cpp:65]   --->   Operation 2119 'fptrunc' 'conv42_7' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2120 [2/2] (5.20ns)   --->   "%conv29_8 = fptrunc i64 %add_8" [matrix_ti_mul.cpp:64]   --->   Operation 2120 'fptrunc' 'conv29_8' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2121 [2/2] (5.20ns)   --->   "%conv42_8 = fptrunc i64 %add41_8" [matrix_ti_mul.cpp:65]   --->   Operation 2121 'fptrunc' 'conv42_8' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2122 [2/2] (5.20ns)   --->   "%conv29_9 = fptrunc i64 %add_9" [matrix_ti_mul.cpp:64]   --->   Operation 2122 'fptrunc' 'conv29_9' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2123 [2/2] (5.20ns)   --->   "%conv42_9 = fptrunc i64 %add41_9" [matrix_ti_mul.cpp:65]   --->   Operation 2123 'fptrunc' 'conv42_9' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2124 [1/7] (7.29ns)   --->   "%add_s = dadd i64 %conv28_s, i64 %mul_s" [matrix_ti_mul.cpp:64]   --->   Operation 2124 'dadd' 'add_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2125 [1/7] (7.29ns)   --->   "%add41_s = dadd i64 %conv40_s, i64 %mul35_s" [matrix_ti_mul.cpp:65]   --->   Operation 2125 'dadd' 'add41_s' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2126 [1/7] (7.29ns)   --->   "%add_10 = dadd i64 %conv28_10, i64 %mul_10" [matrix_ti_mul.cpp:64]   --->   Operation 2126 'dadd' 'add_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2127 [1/7] (7.29ns)   --->   "%add41_10 = dadd i64 %conv40_10, i64 %mul35_10" [matrix_ti_mul.cpp:65]   --->   Operation 2127 'dadd' 'add41_10' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2128 [2/7] (7.29ns)   --->   "%add_11 = dadd i64 %conv28_11, i64 %mul_11" [matrix_ti_mul.cpp:64]   --->   Operation 2128 'dadd' 'add_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2129 [2/7] (7.29ns)   --->   "%add41_11 = dadd i64 %conv40_11, i64 %mul35_11" [matrix_ti_mul.cpp:65]   --->   Operation 2129 'dadd' 'add41_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2130 [2/7] (7.29ns)   --->   "%add_12 = dadd i64 %conv28_12, i64 %mul_12" [matrix_ti_mul.cpp:64]   --->   Operation 2130 'dadd' 'add_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2131 [2/7] (7.29ns)   --->   "%add41_12 = dadd i64 %conv40_12, i64 %mul35_12" [matrix_ti_mul.cpp:65]   --->   Operation 2131 'dadd' 'add41_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2132 [3/7] (7.29ns)   --->   "%add_13 = dadd i64 %conv28_13, i64 %mul_13" [matrix_ti_mul.cpp:64]   --->   Operation 2132 'dadd' 'add_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2133 [3/7] (7.29ns)   --->   "%add41_13 = dadd i64 %conv40_13, i64 %mul35_13" [matrix_ti_mul.cpp:65]   --->   Operation 2133 'dadd' 'add41_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2134 [3/7] (7.29ns)   --->   "%add_14 = dadd i64 %conv28_14, i64 %mul_14" [matrix_ti_mul.cpp:64]   --->   Operation 2134 'dadd' 'add_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2135 [3/7] (7.29ns)   --->   "%add41_14 = dadd i64 %conv40_14, i64 %mul35_14" [matrix_ti_mul.cpp:65]   --->   Operation 2135 'dadd' 'add41_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2136 [4/7] (7.29ns)   --->   "%add_15 = dadd i64 %conv28_15, i64 %mul_15" [matrix_ti_mul.cpp:64]   --->   Operation 2136 'dadd' 'add_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2137 [4/7] (7.29ns)   --->   "%add41_15 = dadd i64 %conv40_15, i64 %mul35_15" [matrix_ti_mul.cpp:65]   --->   Operation 2137 'dadd' 'add41_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2138 [4/7] (7.29ns)   --->   "%add_16 = dadd i64 %conv28_16, i64 %mul_16" [matrix_ti_mul.cpp:64]   --->   Operation 2138 'dadd' 'add_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2139 [4/7] (7.29ns)   --->   "%add41_16 = dadd i64 %conv40_16, i64 %mul35_16" [matrix_ti_mul.cpp:65]   --->   Operation 2139 'dadd' 'add41_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2140 [5/7] (7.29ns)   --->   "%add_17 = dadd i64 %conv28_17, i64 %mul_17" [matrix_ti_mul.cpp:64]   --->   Operation 2140 'dadd' 'add_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2141 [5/7] (7.29ns)   --->   "%add41_17 = dadd i64 %conv40_17, i64 %mul35_17" [matrix_ti_mul.cpp:65]   --->   Operation 2141 'dadd' 'add41_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2142 [5/7] (7.29ns)   --->   "%add_18 = dadd i64 %conv28_18, i64 %mul_18" [matrix_ti_mul.cpp:64]   --->   Operation 2142 'dadd' 'add_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2143 [5/7] (7.29ns)   --->   "%add41_18 = dadd i64 %conv40_18, i64 %mul35_18" [matrix_ti_mul.cpp:65]   --->   Operation 2143 'dadd' 'add41_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2144 [6/7] (7.29ns)   --->   "%add_19 = dadd i64 %conv28_19, i64 %mul_19" [matrix_ti_mul.cpp:64]   --->   Operation 2144 'dadd' 'add_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2145 [6/7] (7.29ns)   --->   "%add41_19 = dadd i64 %conv40_19, i64 %mul35_19" [matrix_ti_mul.cpp:65]   --->   Operation 2145 'dadd' 'add41_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2146 [6/7] (7.29ns)   --->   "%add_20 = dadd i64 %conv28_20, i64 %mul_20" [matrix_ti_mul.cpp:64]   --->   Operation 2146 'dadd' 'add_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2147 [6/7] (7.29ns)   --->   "%add41_20 = dadd i64 %conv40_20, i64 %mul35_20" [matrix_ti_mul.cpp:65]   --->   Operation 2147 'dadd' 'add41_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2148 [7/7] (7.29ns)   --->   "%add_21 = dadd i64 %conv28_21, i64 %mul_21" [matrix_ti_mul.cpp:64]   --->   Operation 2148 'dadd' 'add_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2149 [7/7] (7.29ns)   --->   "%add41_21 = dadd i64 %conv40_21, i64 %mul35_21" [matrix_ti_mul.cpp:65]   --->   Operation 2149 'dadd' 'add41_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2150 [7/7] (7.29ns)   --->   "%add_22 = dadd i64 %conv28_22, i64 %mul_22" [matrix_ti_mul.cpp:64]   --->   Operation 2150 'dadd' 'add_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2151 [7/7] (7.29ns)   --->   "%add41_22 = dadd i64 %conv40_22, i64 %mul35_22" [matrix_ti_mul.cpp:65]   --->   Operation 2151 'dadd' 'add41_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2152 [1/7] (6.71ns)   --->   "%mul_23 = dmul i64 %factor, i64 %conv23_23" [matrix_ti_mul.cpp:64]   --->   Operation 2152 'dmul' 'mul_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2153 [1/2] (4.43ns)   --->   "%conv28_23 = fpext i32 %A_load_51" [matrix_ti_mul.cpp:64]   --->   Operation 2153 'fpext' 'conv28_23' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2154 [1/7] (6.71ns)   --->   "%mul35_23 = dmul i64 %factor, i64 %conv34_23" [matrix_ti_mul.cpp:65]   --->   Operation 2154 'dmul' 'mul35_23' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2155 [1/2] (4.43ns)   --->   "%conv40_23 = fpext i32 %Ainverse_load_49" [matrix_ti_mul.cpp:65]   --->   Operation 2155 'fpext' 'conv40_23' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2156 [1/7] (6.71ns)   --->   "%mul_24 = dmul i64 %factor, i64 %conv23_24" [matrix_ti_mul.cpp:64]   --->   Operation 2156 'dmul' 'mul_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2157 [1/2] (4.43ns)   --->   "%conv28_24 = fpext i32 %A_load_53" [matrix_ti_mul.cpp:64]   --->   Operation 2157 'fpext' 'conv28_24' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2158 [1/7] (6.71ns)   --->   "%mul35_24 = dmul i64 %factor, i64 %conv34_24" [matrix_ti_mul.cpp:65]   --->   Operation 2158 'dmul' 'mul35_24' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2159 [1/2] (4.43ns)   --->   "%conv40_24 = fpext i32 %Ainverse_load_51" [matrix_ti_mul.cpp:65]   --->   Operation 2159 'fpext' 'conv40_24' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2160 [2/7] (6.71ns)   --->   "%mul_25 = dmul i64 %factor, i64 %conv23_25" [matrix_ti_mul.cpp:64]   --->   Operation 2160 'dmul' 'mul_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2161 [2/2] (4.43ns)   --->   "%conv28_25 = fpext i32 %A_load_55" [matrix_ti_mul.cpp:64]   --->   Operation 2161 'fpext' 'conv28_25' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2162 [2/7] (6.71ns)   --->   "%mul35_25 = dmul i64 %factor, i64 %conv34_25" [matrix_ti_mul.cpp:65]   --->   Operation 2162 'dmul' 'mul35_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2163 [2/2] (4.43ns)   --->   "%conv40_25 = fpext i32 %Ainverse_load_53" [matrix_ti_mul.cpp:65]   --->   Operation 2163 'fpext' 'conv40_25' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2164 [2/7] (6.71ns)   --->   "%mul_26 = dmul i64 %factor, i64 %conv23_26" [matrix_ti_mul.cpp:64]   --->   Operation 2164 'dmul' 'mul_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2165 [2/2] (4.43ns)   --->   "%conv28_26 = fpext i32 %A_load_57" [matrix_ti_mul.cpp:64]   --->   Operation 2165 'fpext' 'conv28_26' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2166 [2/7] (6.71ns)   --->   "%mul35_26 = dmul i64 %factor, i64 %conv34_26" [matrix_ti_mul.cpp:65]   --->   Operation 2166 'dmul' 'mul35_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2167 [2/2] (4.43ns)   --->   "%conv40_26 = fpext i32 %Ainverse_load_55" [matrix_ti_mul.cpp:65]   --->   Operation 2167 'fpext' 'conv40_26' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 2168 [3/7] (6.71ns)   --->   "%mul_27 = dmul i64 %factor, i64 %conv23_27" [matrix_ti_mul.cpp:64]   --->   Operation 2168 'dmul' 'mul_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2169 [1/2] (3.25ns)   --->   "%A_load_59 = load i10 %A_addr_95" [matrix_ti_mul.cpp:64]   --->   Operation 2169 'load' 'A_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2170 [3/7] (6.71ns)   --->   "%mul35_27 = dmul i64 %factor, i64 %conv34_27" [matrix_ti_mul.cpp:65]   --->   Operation 2170 'dmul' 'mul35_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2171 [1/2] (3.25ns)   --->   "%Ainverse_load_57 = load i10 %Ainverse_addr_92" [matrix_ti_mul.cpp:65]   --->   Operation 2171 'load' 'Ainverse_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2172 [3/7] (6.71ns)   --->   "%mul_28 = dmul i64 %factor, i64 %conv23_28" [matrix_ti_mul.cpp:64]   --->   Operation 2172 'dmul' 'mul_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2173 [1/2] (3.25ns)   --->   "%A_load_61 = load i10 %A_addr_96" [matrix_ti_mul.cpp:64]   --->   Operation 2173 'load' 'A_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2174 [3/7] (6.71ns)   --->   "%mul35_28 = dmul i64 %factor, i64 %conv34_28" [matrix_ti_mul.cpp:65]   --->   Operation 2174 'dmul' 'mul35_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2175 [1/2] (3.25ns)   --->   "%Ainverse_load_59 = load i10 %Ainverse_addr_93" [matrix_ti_mul.cpp:65]   --->   Operation 2175 'load' 'Ainverse_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2176 [4/7] (6.71ns)   --->   "%mul_29 = dmul i64 %factor, i64 %conv23_29" [matrix_ti_mul.cpp:64]   --->   Operation 2176 'dmul' 'mul_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2177 [2/2] (3.25ns)   --->   "%A_load_63 = load i10 %A_addr_97" [matrix_ti_mul.cpp:64]   --->   Operation 2177 'load' 'A_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2178 [4/7] (6.71ns)   --->   "%mul35_29 = dmul i64 %factor, i64 %conv34_29" [matrix_ti_mul.cpp:65]   --->   Operation 2178 'dmul' 'mul35_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2179 [2/2] (3.25ns)   --->   "%Ainverse_load_61 = load i10 %Ainverse_addr_94" [matrix_ti_mul.cpp:65]   --->   Operation 2179 'load' 'Ainverse_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2180 [4/7] (6.71ns)   --->   "%mul_30 = dmul i64 %factor, i64 %conv23_30" [matrix_ti_mul.cpp:64]   --->   Operation 2180 'dmul' 'mul_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2181 [2/2] (3.25ns)   --->   "%A_load_65 = load i10 %A_addr_98" [matrix_ti_mul.cpp:64]   --->   Operation 2181 'load' 'A_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_102 : Operation 2182 [4/7] (6.71ns)   --->   "%mul35_30 = dmul i64 %factor, i64 %conv34_30" [matrix_ti_mul.cpp:65]   --->   Operation 2182 'dmul' 'mul35_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2183 [2/2] (3.25ns)   --->   "%Ainverse_load_63 = load i10 %Ainverse_addr_95" [matrix_ti_mul.cpp:65]   --->   Operation 2183 'load' 'Ainverse_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 103 <SV = 102> <Delay = 7.29>
ST_103 : Operation 2184 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv2, i10 %A_addr_67, i32 %A_load_3, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2184 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2185 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv5, i10 %Ainverse_addr_64, i32 %Ainverse_load_1" [matrix_ti_mul.cpp:65]   --->   Operation 2185 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2186 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_1, i10 %A_addr_68, i32 %A_load_5, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2186 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2187 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_1, i10 %Ainverse_addr_65, i32 %Ainverse_load_3" [matrix_ti_mul.cpp:65]   --->   Operation 2187 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2188 [1/2] (5.20ns)   --->   "%conv29_8 = fptrunc i64 %add_8" [matrix_ti_mul.cpp:64]   --->   Operation 2188 'fptrunc' 'conv29_8' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2189 [1/2] (5.20ns)   --->   "%conv42_8 = fptrunc i64 %add41_8" [matrix_ti_mul.cpp:65]   --->   Operation 2189 'fptrunc' 'conv42_8' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2190 [1/2] (5.20ns)   --->   "%conv29_9 = fptrunc i64 %add_9" [matrix_ti_mul.cpp:64]   --->   Operation 2190 'fptrunc' 'conv29_9' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2191 [1/2] (5.20ns)   --->   "%conv42_9 = fptrunc i64 %add41_9" [matrix_ti_mul.cpp:65]   --->   Operation 2191 'fptrunc' 'conv42_9' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2192 [2/2] (5.20ns)   --->   "%conv29_s = fptrunc i64 %add_s" [matrix_ti_mul.cpp:64]   --->   Operation 2192 'fptrunc' 'conv29_s' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2193 [2/2] (5.20ns)   --->   "%conv42_s = fptrunc i64 %add41_s" [matrix_ti_mul.cpp:65]   --->   Operation 2193 'fptrunc' 'conv42_s' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2194 [2/2] (5.20ns)   --->   "%conv29_10 = fptrunc i64 %add_10" [matrix_ti_mul.cpp:64]   --->   Operation 2194 'fptrunc' 'conv29_10' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2195 [2/2] (5.20ns)   --->   "%conv42_10 = fptrunc i64 %add41_10" [matrix_ti_mul.cpp:65]   --->   Operation 2195 'fptrunc' 'conv42_10' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2196 [1/7] (7.29ns)   --->   "%add_11 = dadd i64 %conv28_11, i64 %mul_11" [matrix_ti_mul.cpp:64]   --->   Operation 2196 'dadd' 'add_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2197 [1/7] (7.29ns)   --->   "%add41_11 = dadd i64 %conv40_11, i64 %mul35_11" [matrix_ti_mul.cpp:65]   --->   Operation 2197 'dadd' 'add41_11' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2198 [1/7] (7.29ns)   --->   "%add_12 = dadd i64 %conv28_12, i64 %mul_12" [matrix_ti_mul.cpp:64]   --->   Operation 2198 'dadd' 'add_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2199 [1/7] (7.29ns)   --->   "%add41_12 = dadd i64 %conv40_12, i64 %mul35_12" [matrix_ti_mul.cpp:65]   --->   Operation 2199 'dadd' 'add41_12' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2200 [2/7] (7.29ns)   --->   "%add_13 = dadd i64 %conv28_13, i64 %mul_13" [matrix_ti_mul.cpp:64]   --->   Operation 2200 'dadd' 'add_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2201 [2/7] (7.29ns)   --->   "%add41_13 = dadd i64 %conv40_13, i64 %mul35_13" [matrix_ti_mul.cpp:65]   --->   Operation 2201 'dadd' 'add41_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2202 [2/7] (7.29ns)   --->   "%add_14 = dadd i64 %conv28_14, i64 %mul_14" [matrix_ti_mul.cpp:64]   --->   Operation 2202 'dadd' 'add_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2203 [2/7] (7.29ns)   --->   "%add41_14 = dadd i64 %conv40_14, i64 %mul35_14" [matrix_ti_mul.cpp:65]   --->   Operation 2203 'dadd' 'add41_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2204 [3/7] (7.29ns)   --->   "%add_15 = dadd i64 %conv28_15, i64 %mul_15" [matrix_ti_mul.cpp:64]   --->   Operation 2204 'dadd' 'add_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2205 [3/7] (7.29ns)   --->   "%add41_15 = dadd i64 %conv40_15, i64 %mul35_15" [matrix_ti_mul.cpp:65]   --->   Operation 2205 'dadd' 'add41_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2206 [3/7] (7.29ns)   --->   "%add_16 = dadd i64 %conv28_16, i64 %mul_16" [matrix_ti_mul.cpp:64]   --->   Operation 2206 'dadd' 'add_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2207 [3/7] (7.29ns)   --->   "%add41_16 = dadd i64 %conv40_16, i64 %mul35_16" [matrix_ti_mul.cpp:65]   --->   Operation 2207 'dadd' 'add41_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2208 [4/7] (7.29ns)   --->   "%add_17 = dadd i64 %conv28_17, i64 %mul_17" [matrix_ti_mul.cpp:64]   --->   Operation 2208 'dadd' 'add_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2209 [4/7] (7.29ns)   --->   "%add41_17 = dadd i64 %conv40_17, i64 %mul35_17" [matrix_ti_mul.cpp:65]   --->   Operation 2209 'dadd' 'add41_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2210 [4/7] (7.29ns)   --->   "%add_18 = dadd i64 %conv28_18, i64 %mul_18" [matrix_ti_mul.cpp:64]   --->   Operation 2210 'dadd' 'add_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2211 [4/7] (7.29ns)   --->   "%add41_18 = dadd i64 %conv40_18, i64 %mul35_18" [matrix_ti_mul.cpp:65]   --->   Operation 2211 'dadd' 'add41_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2212 [5/7] (7.29ns)   --->   "%add_19 = dadd i64 %conv28_19, i64 %mul_19" [matrix_ti_mul.cpp:64]   --->   Operation 2212 'dadd' 'add_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2213 [5/7] (7.29ns)   --->   "%add41_19 = dadd i64 %conv40_19, i64 %mul35_19" [matrix_ti_mul.cpp:65]   --->   Operation 2213 'dadd' 'add41_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2214 [5/7] (7.29ns)   --->   "%add_20 = dadd i64 %conv28_20, i64 %mul_20" [matrix_ti_mul.cpp:64]   --->   Operation 2214 'dadd' 'add_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2215 [5/7] (7.29ns)   --->   "%add41_20 = dadd i64 %conv40_20, i64 %mul35_20" [matrix_ti_mul.cpp:65]   --->   Operation 2215 'dadd' 'add41_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2216 [6/7] (7.29ns)   --->   "%add_21 = dadd i64 %conv28_21, i64 %mul_21" [matrix_ti_mul.cpp:64]   --->   Operation 2216 'dadd' 'add_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2217 [6/7] (7.29ns)   --->   "%add41_21 = dadd i64 %conv40_21, i64 %mul35_21" [matrix_ti_mul.cpp:65]   --->   Operation 2217 'dadd' 'add41_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2218 [6/7] (7.29ns)   --->   "%add_22 = dadd i64 %conv28_22, i64 %mul_22" [matrix_ti_mul.cpp:64]   --->   Operation 2218 'dadd' 'add_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2219 [6/7] (7.29ns)   --->   "%add41_22 = dadd i64 %conv40_22, i64 %mul35_22" [matrix_ti_mul.cpp:65]   --->   Operation 2219 'dadd' 'add41_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2220 [7/7] (7.29ns)   --->   "%add_23 = dadd i64 %conv28_23, i64 %mul_23" [matrix_ti_mul.cpp:64]   --->   Operation 2220 'dadd' 'add_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2221 [7/7] (7.29ns)   --->   "%add41_23 = dadd i64 %conv40_23, i64 %mul35_23" [matrix_ti_mul.cpp:65]   --->   Operation 2221 'dadd' 'add41_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2222 [7/7] (7.29ns)   --->   "%add_24 = dadd i64 %conv28_24, i64 %mul_24" [matrix_ti_mul.cpp:64]   --->   Operation 2222 'dadd' 'add_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2223 [7/7] (7.29ns)   --->   "%add41_24 = dadd i64 %conv40_24, i64 %mul35_24" [matrix_ti_mul.cpp:65]   --->   Operation 2223 'dadd' 'add41_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2224 [1/7] (6.71ns)   --->   "%mul_25 = dmul i64 %factor, i64 %conv23_25" [matrix_ti_mul.cpp:64]   --->   Operation 2224 'dmul' 'mul_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2225 [1/2] (4.43ns)   --->   "%conv28_25 = fpext i32 %A_load_55" [matrix_ti_mul.cpp:64]   --->   Operation 2225 'fpext' 'conv28_25' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2226 [1/7] (6.71ns)   --->   "%mul35_25 = dmul i64 %factor, i64 %conv34_25" [matrix_ti_mul.cpp:65]   --->   Operation 2226 'dmul' 'mul35_25' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2227 [1/2] (4.43ns)   --->   "%conv40_25 = fpext i32 %Ainverse_load_53" [matrix_ti_mul.cpp:65]   --->   Operation 2227 'fpext' 'conv40_25' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2228 [1/7] (6.71ns)   --->   "%mul_26 = dmul i64 %factor, i64 %conv23_26" [matrix_ti_mul.cpp:64]   --->   Operation 2228 'dmul' 'mul_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2229 [1/2] (4.43ns)   --->   "%conv28_26 = fpext i32 %A_load_57" [matrix_ti_mul.cpp:64]   --->   Operation 2229 'fpext' 'conv28_26' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2230 [1/7] (6.71ns)   --->   "%mul35_26 = dmul i64 %factor, i64 %conv34_26" [matrix_ti_mul.cpp:65]   --->   Operation 2230 'dmul' 'mul35_26' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2231 [1/2] (4.43ns)   --->   "%conv40_26 = fpext i32 %Ainverse_load_55" [matrix_ti_mul.cpp:65]   --->   Operation 2231 'fpext' 'conv40_26' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2232 [2/7] (6.71ns)   --->   "%mul_27 = dmul i64 %factor, i64 %conv23_27" [matrix_ti_mul.cpp:64]   --->   Operation 2232 'dmul' 'mul_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2233 [2/2] (4.43ns)   --->   "%conv28_27 = fpext i32 %A_load_59" [matrix_ti_mul.cpp:64]   --->   Operation 2233 'fpext' 'conv28_27' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2234 [2/7] (6.71ns)   --->   "%mul35_27 = dmul i64 %factor, i64 %conv34_27" [matrix_ti_mul.cpp:65]   --->   Operation 2234 'dmul' 'mul35_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2235 [2/2] (4.43ns)   --->   "%conv40_27 = fpext i32 %Ainverse_load_57" [matrix_ti_mul.cpp:65]   --->   Operation 2235 'fpext' 'conv40_27' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2236 [2/7] (6.71ns)   --->   "%mul_28 = dmul i64 %factor, i64 %conv23_28" [matrix_ti_mul.cpp:64]   --->   Operation 2236 'dmul' 'mul_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2237 [2/2] (4.43ns)   --->   "%conv28_28 = fpext i32 %A_load_61" [matrix_ti_mul.cpp:64]   --->   Operation 2237 'fpext' 'conv28_28' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2238 [2/7] (6.71ns)   --->   "%mul35_28 = dmul i64 %factor, i64 %conv34_28" [matrix_ti_mul.cpp:65]   --->   Operation 2238 'dmul' 'mul35_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2239 [2/2] (4.43ns)   --->   "%conv40_28 = fpext i32 %Ainverse_load_59" [matrix_ti_mul.cpp:65]   --->   Operation 2239 'fpext' 'conv40_28' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 2240 [3/7] (6.71ns)   --->   "%mul_29 = dmul i64 %factor, i64 %conv23_29" [matrix_ti_mul.cpp:64]   --->   Operation 2240 'dmul' 'mul_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2241 [1/2] (3.25ns)   --->   "%A_load_63 = load i10 %A_addr_97" [matrix_ti_mul.cpp:64]   --->   Operation 2241 'load' 'A_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2242 [3/7] (6.71ns)   --->   "%mul35_29 = dmul i64 %factor, i64 %conv34_29" [matrix_ti_mul.cpp:65]   --->   Operation 2242 'dmul' 'mul35_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2243 [1/2] (3.25ns)   --->   "%Ainverse_load_61 = load i10 %Ainverse_addr_94" [matrix_ti_mul.cpp:65]   --->   Operation 2243 'load' 'Ainverse_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2244 [3/7] (6.71ns)   --->   "%mul_30 = dmul i64 %factor, i64 %conv23_30" [matrix_ti_mul.cpp:64]   --->   Operation 2244 'dmul' 'mul_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2245 [1/2] (3.25ns)   --->   "%A_load_65 = load i10 %A_addr_98" [matrix_ti_mul.cpp:64]   --->   Operation 2245 'load' 'A_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 2246 [3/7] (6.71ns)   --->   "%mul35_30 = dmul i64 %factor, i64 %conv34_30" [matrix_ti_mul.cpp:65]   --->   Operation 2246 'dmul' 'mul35_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2247 [1/2] (3.25ns)   --->   "%Ainverse_load_63 = load i10 %Ainverse_addr_95" [matrix_ti_mul.cpp:65]   --->   Operation 2247 'load' 'Ainverse_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 104 <SV = 103> <Delay = 7.29>
ST_104 : Operation 2248 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_2, i10 %A_addr_69, i32 %A_load_7, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2248 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2249 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_2, i10 %Ainverse_addr_66, i32 %Ainverse_load_5" [matrix_ti_mul.cpp:65]   --->   Operation 2249 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2250 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_3, i10 %A_addr_70, i32 %A_load_9, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2250 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2251 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_3, i10 %Ainverse_addr_67, i32 %Ainverse_load_7" [matrix_ti_mul.cpp:65]   --->   Operation 2251 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 2252 [1/2] (5.20ns)   --->   "%conv29_s = fptrunc i64 %add_s" [matrix_ti_mul.cpp:64]   --->   Operation 2252 'fptrunc' 'conv29_s' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2253 [1/2] (5.20ns)   --->   "%conv42_s = fptrunc i64 %add41_s" [matrix_ti_mul.cpp:65]   --->   Operation 2253 'fptrunc' 'conv42_s' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2254 [1/2] (5.20ns)   --->   "%conv29_10 = fptrunc i64 %add_10" [matrix_ti_mul.cpp:64]   --->   Operation 2254 'fptrunc' 'conv29_10' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2255 [1/2] (5.20ns)   --->   "%conv42_10 = fptrunc i64 %add41_10" [matrix_ti_mul.cpp:65]   --->   Operation 2255 'fptrunc' 'conv42_10' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2256 [2/2] (5.20ns)   --->   "%conv29_11 = fptrunc i64 %add_11" [matrix_ti_mul.cpp:64]   --->   Operation 2256 'fptrunc' 'conv29_11' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2257 [2/2] (5.20ns)   --->   "%conv42_11 = fptrunc i64 %add41_11" [matrix_ti_mul.cpp:65]   --->   Operation 2257 'fptrunc' 'conv42_11' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2258 [2/2] (5.20ns)   --->   "%conv29_12 = fptrunc i64 %add_12" [matrix_ti_mul.cpp:64]   --->   Operation 2258 'fptrunc' 'conv29_12' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2259 [2/2] (5.20ns)   --->   "%conv42_12 = fptrunc i64 %add41_12" [matrix_ti_mul.cpp:65]   --->   Operation 2259 'fptrunc' 'conv42_12' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2260 [1/7] (7.29ns)   --->   "%add_13 = dadd i64 %conv28_13, i64 %mul_13" [matrix_ti_mul.cpp:64]   --->   Operation 2260 'dadd' 'add_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2261 [1/7] (7.29ns)   --->   "%add41_13 = dadd i64 %conv40_13, i64 %mul35_13" [matrix_ti_mul.cpp:65]   --->   Operation 2261 'dadd' 'add41_13' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2262 [1/7] (7.29ns)   --->   "%add_14 = dadd i64 %conv28_14, i64 %mul_14" [matrix_ti_mul.cpp:64]   --->   Operation 2262 'dadd' 'add_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2263 [1/7] (7.29ns)   --->   "%add41_14 = dadd i64 %conv40_14, i64 %mul35_14" [matrix_ti_mul.cpp:65]   --->   Operation 2263 'dadd' 'add41_14' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2264 [2/7] (7.29ns)   --->   "%add_15 = dadd i64 %conv28_15, i64 %mul_15" [matrix_ti_mul.cpp:64]   --->   Operation 2264 'dadd' 'add_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2265 [2/7] (7.29ns)   --->   "%add41_15 = dadd i64 %conv40_15, i64 %mul35_15" [matrix_ti_mul.cpp:65]   --->   Operation 2265 'dadd' 'add41_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2266 [2/7] (7.29ns)   --->   "%add_16 = dadd i64 %conv28_16, i64 %mul_16" [matrix_ti_mul.cpp:64]   --->   Operation 2266 'dadd' 'add_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2267 [2/7] (7.29ns)   --->   "%add41_16 = dadd i64 %conv40_16, i64 %mul35_16" [matrix_ti_mul.cpp:65]   --->   Operation 2267 'dadd' 'add41_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2268 [3/7] (7.29ns)   --->   "%add_17 = dadd i64 %conv28_17, i64 %mul_17" [matrix_ti_mul.cpp:64]   --->   Operation 2268 'dadd' 'add_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2269 [3/7] (7.29ns)   --->   "%add41_17 = dadd i64 %conv40_17, i64 %mul35_17" [matrix_ti_mul.cpp:65]   --->   Operation 2269 'dadd' 'add41_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2270 [3/7] (7.29ns)   --->   "%add_18 = dadd i64 %conv28_18, i64 %mul_18" [matrix_ti_mul.cpp:64]   --->   Operation 2270 'dadd' 'add_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2271 [3/7] (7.29ns)   --->   "%add41_18 = dadd i64 %conv40_18, i64 %mul35_18" [matrix_ti_mul.cpp:65]   --->   Operation 2271 'dadd' 'add41_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2272 [4/7] (7.29ns)   --->   "%add_19 = dadd i64 %conv28_19, i64 %mul_19" [matrix_ti_mul.cpp:64]   --->   Operation 2272 'dadd' 'add_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2273 [4/7] (7.29ns)   --->   "%add41_19 = dadd i64 %conv40_19, i64 %mul35_19" [matrix_ti_mul.cpp:65]   --->   Operation 2273 'dadd' 'add41_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2274 [4/7] (7.29ns)   --->   "%add_20 = dadd i64 %conv28_20, i64 %mul_20" [matrix_ti_mul.cpp:64]   --->   Operation 2274 'dadd' 'add_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2275 [4/7] (7.29ns)   --->   "%add41_20 = dadd i64 %conv40_20, i64 %mul35_20" [matrix_ti_mul.cpp:65]   --->   Operation 2275 'dadd' 'add41_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2276 [5/7] (7.29ns)   --->   "%add_21 = dadd i64 %conv28_21, i64 %mul_21" [matrix_ti_mul.cpp:64]   --->   Operation 2276 'dadd' 'add_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2277 [5/7] (7.29ns)   --->   "%add41_21 = dadd i64 %conv40_21, i64 %mul35_21" [matrix_ti_mul.cpp:65]   --->   Operation 2277 'dadd' 'add41_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2278 [5/7] (7.29ns)   --->   "%add_22 = dadd i64 %conv28_22, i64 %mul_22" [matrix_ti_mul.cpp:64]   --->   Operation 2278 'dadd' 'add_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2279 [5/7] (7.29ns)   --->   "%add41_22 = dadd i64 %conv40_22, i64 %mul35_22" [matrix_ti_mul.cpp:65]   --->   Operation 2279 'dadd' 'add41_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2280 [6/7] (7.29ns)   --->   "%add_23 = dadd i64 %conv28_23, i64 %mul_23" [matrix_ti_mul.cpp:64]   --->   Operation 2280 'dadd' 'add_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2281 [6/7] (7.29ns)   --->   "%add41_23 = dadd i64 %conv40_23, i64 %mul35_23" [matrix_ti_mul.cpp:65]   --->   Operation 2281 'dadd' 'add41_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2282 [6/7] (7.29ns)   --->   "%add_24 = dadd i64 %conv28_24, i64 %mul_24" [matrix_ti_mul.cpp:64]   --->   Operation 2282 'dadd' 'add_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2283 [6/7] (7.29ns)   --->   "%add41_24 = dadd i64 %conv40_24, i64 %mul35_24" [matrix_ti_mul.cpp:65]   --->   Operation 2283 'dadd' 'add41_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2284 [7/7] (7.29ns)   --->   "%add_25 = dadd i64 %conv28_25, i64 %mul_25" [matrix_ti_mul.cpp:64]   --->   Operation 2284 'dadd' 'add_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2285 [7/7] (7.29ns)   --->   "%add41_25 = dadd i64 %conv40_25, i64 %mul35_25" [matrix_ti_mul.cpp:65]   --->   Operation 2285 'dadd' 'add41_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2286 [7/7] (7.29ns)   --->   "%add_26 = dadd i64 %conv28_26, i64 %mul_26" [matrix_ti_mul.cpp:64]   --->   Operation 2286 'dadd' 'add_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2287 [7/7] (7.29ns)   --->   "%add41_26 = dadd i64 %conv40_26, i64 %mul35_26" [matrix_ti_mul.cpp:65]   --->   Operation 2287 'dadd' 'add41_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2288 [1/7] (6.71ns)   --->   "%mul_27 = dmul i64 %factor, i64 %conv23_27" [matrix_ti_mul.cpp:64]   --->   Operation 2288 'dmul' 'mul_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2289 [1/2] (4.43ns)   --->   "%conv28_27 = fpext i32 %A_load_59" [matrix_ti_mul.cpp:64]   --->   Operation 2289 'fpext' 'conv28_27' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2290 [1/7] (6.71ns)   --->   "%mul35_27 = dmul i64 %factor, i64 %conv34_27" [matrix_ti_mul.cpp:65]   --->   Operation 2290 'dmul' 'mul35_27' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2291 [1/2] (4.43ns)   --->   "%conv40_27 = fpext i32 %Ainverse_load_57" [matrix_ti_mul.cpp:65]   --->   Operation 2291 'fpext' 'conv40_27' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2292 [1/7] (6.71ns)   --->   "%mul_28 = dmul i64 %factor, i64 %conv23_28" [matrix_ti_mul.cpp:64]   --->   Operation 2292 'dmul' 'mul_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2293 [1/2] (4.43ns)   --->   "%conv28_28 = fpext i32 %A_load_61" [matrix_ti_mul.cpp:64]   --->   Operation 2293 'fpext' 'conv28_28' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2294 [1/7] (6.71ns)   --->   "%mul35_28 = dmul i64 %factor, i64 %conv34_28" [matrix_ti_mul.cpp:65]   --->   Operation 2294 'dmul' 'mul35_28' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2295 [1/2] (4.43ns)   --->   "%conv40_28 = fpext i32 %Ainverse_load_59" [matrix_ti_mul.cpp:65]   --->   Operation 2295 'fpext' 'conv40_28' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2296 [2/7] (6.71ns)   --->   "%mul_29 = dmul i64 %factor, i64 %conv23_29" [matrix_ti_mul.cpp:64]   --->   Operation 2296 'dmul' 'mul_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2297 [2/2] (4.43ns)   --->   "%conv28_29 = fpext i32 %A_load_63" [matrix_ti_mul.cpp:64]   --->   Operation 2297 'fpext' 'conv28_29' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2298 [2/7] (6.71ns)   --->   "%mul35_29 = dmul i64 %factor, i64 %conv34_29" [matrix_ti_mul.cpp:65]   --->   Operation 2298 'dmul' 'mul35_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2299 [2/2] (4.43ns)   --->   "%conv40_29 = fpext i32 %Ainverse_load_61" [matrix_ti_mul.cpp:65]   --->   Operation 2299 'fpext' 'conv40_29' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2300 [2/7] (6.71ns)   --->   "%mul_30 = dmul i64 %factor, i64 %conv23_30" [matrix_ti_mul.cpp:64]   --->   Operation 2300 'dmul' 'mul_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2301 [2/2] (4.43ns)   --->   "%conv28_30 = fpext i32 %A_load_65" [matrix_ti_mul.cpp:64]   --->   Operation 2301 'fpext' 'conv28_30' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 2302 [2/7] (6.71ns)   --->   "%mul35_30 = dmul i64 %factor, i64 %conv34_30" [matrix_ti_mul.cpp:65]   --->   Operation 2302 'dmul' 'mul35_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2303 [2/2] (4.43ns)   --->   "%conv40_30 = fpext i32 %Ainverse_load_63" [matrix_ti_mul.cpp:65]   --->   Operation 2303 'fpext' 'conv40_30' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.29>
ST_105 : Operation 2304 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_4, i10 %A_addr_71, i32 %A_load_11, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2304 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2305 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_4, i10 %Ainverse_addr_68, i32 %Ainverse_load_9" [matrix_ti_mul.cpp:65]   --->   Operation 2305 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2306 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_5, i10 %A_addr_72, i32 %A_load_13, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2306 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2307 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_5, i10 %Ainverse_addr_69, i32 %Ainverse_load_11" [matrix_ti_mul.cpp:65]   --->   Operation 2307 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_105 : Operation 2308 [1/2] (5.20ns)   --->   "%conv29_11 = fptrunc i64 %add_11" [matrix_ti_mul.cpp:64]   --->   Operation 2308 'fptrunc' 'conv29_11' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2309 [1/2] (5.20ns)   --->   "%conv42_11 = fptrunc i64 %add41_11" [matrix_ti_mul.cpp:65]   --->   Operation 2309 'fptrunc' 'conv42_11' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2310 [1/2] (5.20ns)   --->   "%conv29_12 = fptrunc i64 %add_12" [matrix_ti_mul.cpp:64]   --->   Operation 2310 'fptrunc' 'conv29_12' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2311 [1/2] (5.20ns)   --->   "%conv42_12 = fptrunc i64 %add41_12" [matrix_ti_mul.cpp:65]   --->   Operation 2311 'fptrunc' 'conv42_12' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2312 [2/2] (5.20ns)   --->   "%conv29_13 = fptrunc i64 %add_13" [matrix_ti_mul.cpp:64]   --->   Operation 2312 'fptrunc' 'conv29_13' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2313 [2/2] (5.20ns)   --->   "%conv42_13 = fptrunc i64 %add41_13" [matrix_ti_mul.cpp:65]   --->   Operation 2313 'fptrunc' 'conv42_13' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2314 [2/2] (5.20ns)   --->   "%conv29_14 = fptrunc i64 %add_14" [matrix_ti_mul.cpp:64]   --->   Operation 2314 'fptrunc' 'conv29_14' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2315 [2/2] (5.20ns)   --->   "%conv42_14 = fptrunc i64 %add41_14" [matrix_ti_mul.cpp:65]   --->   Operation 2315 'fptrunc' 'conv42_14' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2316 [1/7] (7.29ns)   --->   "%add_15 = dadd i64 %conv28_15, i64 %mul_15" [matrix_ti_mul.cpp:64]   --->   Operation 2316 'dadd' 'add_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2317 [1/7] (7.29ns)   --->   "%add41_15 = dadd i64 %conv40_15, i64 %mul35_15" [matrix_ti_mul.cpp:65]   --->   Operation 2317 'dadd' 'add41_15' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2318 [1/7] (7.29ns)   --->   "%add_16 = dadd i64 %conv28_16, i64 %mul_16" [matrix_ti_mul.cpp:64]   --->   Operation 2318 'dadd' 'add_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2319 [1/7] (7.29ns)   --->   "%add41_16 = dadd i64 %conv40_16, i64 %mul35_16" [matrix_ti_mul.cpp:65]   --->   Operation 2319 'dadd' 'add41_16' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2320 [2/7] (7.29ns)   --->   "%add_17 = dadd i64 %conv28_17, i64 %mul_17" [matrix_ti_mul.cpp:64]   --->   Operation 2320 'dadd' 'add_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2321 [2/7] (7.29ns)   --->   "%add41_17 = dadd i64 %conv40_17, i64 %mul35_17" [matrix_ti_mul.cpp:65]   --->   Operation 2321 'dadd' 'add41_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2322 [2/7] (7.29ns)   --->   "%add_18 = dadd i64 %conv28_18, i64 %mul_18" [matrix_ti_mul.cpp:64]   --->   Operation 2322 'dadd' 'add_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2323 [2/7] (7.29ns)   --->   "%add41_18 = dadd i64 %conv40_18, i64 %mul35_18" [matrix_ti_mul.cpp:65]   --->   Operation 2323 'dadd' 'add41_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2324 [3/7] (7.29ns)   --->   "%add_19 = dadd i64 %conv28_19, i64 %mul_19" [matrix_ti_mul.cpp:64]   --->   Operation 2324 'dadd' 'add_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2325 [3/7] (7.29ns)   --->   "%add41_19 = dadd i64 %conv40_19, i64 %mul35_19" [matrix_ti_mul.cpp:65]   --->   Operation 2325 'dadd' 'add41_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2326 [3/7] (7.29ns)   --->   "%add_20 = dadd i64 %conv28_20, i64 %mul_20" [matrix_ti_mul.cpp:64]   --->   Operation 2326 'dadd' 'add_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2327 [3/7] (7.29ns)   --->   "%add41_20 = dadd i64 %conv40_20, i64 %mul35_20" [matrix_ti_mul.cpp:65]   --->   Operation 2327 'dadd' 'add41_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2328 [4/7] (7.29ns)   --->   "%add_21 = dadd i64 %conv28_21, i64 %mul_21" [matrix_ti_mul.cpp:64]   --->   Operation 2328 'dadd' 'add_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2329 [4/7] (7.29ns)   --->   "%add41_21 = dadd i64 %conv40_21, i64 %mul35_21" [matrix_ti_mul.cpp:65]   --->   Operation 2329 'dadd' 'add41_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2330 [4/7] (7.29ns)   --->   "%add_22 = dadd i64 %conv28_22, i64 %mul_22" [matrix_ti_mul.cpp:64]   --->   Operation 2330 'dadd' 'add_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2331 [4/7] (7.29ns)   --->   "%add41_22 = dadd i64 %conv40_22, i64 %mul35_22" [matrix_ti_mul.cpp:65]   --->   Operation 2331 'dadd' 'add41_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2332 [5/7] (7.29ns)   --->   "%add_23 = dadd i64 %conv28_23, i64 %mul_23" [matrix_ti_mul.cpp:64]   --->   Operation 2332 'dadd' 'add_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2333 [5/7] (7.29ns)   --->   "%add41_23 = dadd i64 %conv40_23, i64 %mul35_23" [matrix_ti_mul.cpp:65]   --->   Operation 2333 'dadd' 'add41_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2334 [5/7] (7.29ns)   --->   "%add_24 = dadd i64 %conv28_24, i64 %mul_24" [matrix_ti_mul.cpp:64]   --->   Operation 2334 'dadd' 'add_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2335 [5/7] (7.29ns)   --->   "%add41_24 = dadd i64 %conv40_24, i64 %mul35_24" [matrix_ti_mul.cpp:65]   --->   Operation 2335 'dadd' 'add41_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2336 [6/7] (7.29ns)   --->   "%add_25 = dadd i64 %conv28_25, i64 %mul_25" [matrix_ti_mul.cpp:64]   --->   Operation 2336 'dadd' 'add_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2337 [6/7] (7.29ns)   --->   "%add41_25 = dadd i64 %conv40_25, i64 %mul35_25" [matrix_ti_mul.cpp:65]   --->   Operation 2337 'dadd' 'add41_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2338 [6/7] (7.29ns)   --->   "%add_26 = dadd i64 %conv28_26, i64 %mul_26" [matrix_ti_mul.cpp:64]   --->   Operation 2338 'dadd' 'add_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2339 [6/7] (7.29ns)   --->   "%add41_26 = dadd i64 %conv40_26, i64 %mul35_26" [matrix_ti_mul.cpp:65]   --->   Operation 2339 'dadd' 'add41_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2340 [7/7] (7.29ns)   --->   "%add_27 = dadd i64 %conv28_27, i64 %mul_27" [matrix_ti_mul.cpp:64]   --->   Operation 2340 'dadd' 'add_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2341 [7/7] (7.29ns)   --->   "%add41_27 = dadd i64 %conv40_27, i64 %mul35_27" [matrix_ti_mul.cpp:65]   --->   Operation 2341 'dadd' 'add41_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2342 [7/7] (7.29ns)   --->   "%add_28 = dadd i64 %conv28_28, i64 %mul_28" [matrix_ti_mul.cpp:64]   --->   Operation 2342 'dadd' 'add_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2343 [7/7] (7.29ns)   --->   "%add41_28 = dadd i64 %conv40_28, i64 %mul35_28" [matrix_ti_mul.cpp:65]   --->   Operation 2343 'dadd' 'add41_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2344 [1/7] (6.71ns)   --->   "%mul_29 = dmul i64 %factor, i64 %conv23_29" [matrix_ti_mul.cpp:64]   --->   Operation 2344 'dmul' 'mul_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2345 [1/2] (4.43ns)   --->   "%conv28_29 = fpext i32 %A_load_63" [matrix_ti_mul.cpp:64]   --->   Operation 2345 'fpext' 'conv28_29' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2346 [1/7] (6.71ns)   --->   "%mul35_29 = dmul i64 %factor, i64 %conv34_29" [matrix_ti_mul.cpp:65]   --->   Operation 2346 'dmul' 'mul35_29' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2347 [1/2] (4.43ns)   --->   "%conv40_29 = fpext i32 %Ainverse_load_61" [matrix_ti_mul.cpp:65]   --->   Operation 2347 'fpext' 'conv40_29' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2348 [1/7] (6.71ns)   --->   "%mul_30 = dmul i64 %factor, i64 %conv23_30" [matrix_ti_mul.cpp:64]   --->   Operation 2348 'dmul' 'mul_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2349 [1/2] (4.43ns)   --->   "%conv28_30 = fpext i32 %A_load_65" [matrix_ti_mul.cpp:64]   --->   Operation 2349 'fpext' 'conv28_30' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 2350 [1/7] (6.71ns)   --->   "%mul35_30 = dmul i64 %factor, i64 %conv34_30" [matrix_ti_mul.cpp:65]   --->   Operation 2350 'dmul' 'mul35_30' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 105 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2351 [1/2] (4.43ns)   --->   "%conv40_30 = fpext i32 %Ainverse_load_63" [matrix_ti_mul.cpp:65]   --->   Operation 2351 'fpext' 'conv40_30' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 120 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.29>
ST_106 : Operation 2352 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_6, i10 %A_addr_73, i32 %A_load_15, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2352 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2353 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_6, i10 %Ainverse_addr_70, i32 %Ainverse_load_13" [matrix_ti_mul.cpp:65]   --->   Operation 2353 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2354 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_7, i10 %A_addr_74, i32 %A_load_17, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2354 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2355 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_7, i10 %Ainverse_addr_71, i32 %Ainverse_load_15" [matrix_ti_mul.cpp:65]   --->   Operation 2355 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_106 : Operation 2356 [1/2] (5.20ns)   --->   "%conv29_13 = fptrunc i64 %add_13" [matrix_ti_mul.cpp:64]   --->   Operation 2356 'fptrunc' 'conv29_13' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 2357 [1/2] (5.20ns)   --->   "%conv42_13 = fptrunc i64 %add41_13" [matrix_ti_mul.cpp:65]   --->   Operation 2357 'fptrunc' 'conv42_13' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 2358 [1/2] (5.20ns)   --->   "%conv29_14 = fptrunc i64 %add_14" [matrix_ti_mul.cpp:64]   --->   Operation 2358 'fptrunc' 'conv29_14' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 2359 [1/2] (5.20ns)   --->   "%conv42_14 = fptrunc i64 %add41_14" [matrix_ti_mul.cpp:65]   --->   Operation 2359 'fptrunc' 'conv42_14' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 2360 [2/2] (5.20ns)   --->   "%conv29_15 = fptrunc i64 %add_15" [matrix_ti_mul.cpp:64]   --->   Operation 2360 'fptrunc' 'conv29_15' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 2361 [2/2] (5.20ns)   --->   "%conv42_15 = fptrunc i64 %add41_15" [matrix_ti_mul.cpp:65]   --->   Operation 2361 'fptrunc' 'conv42_15' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 2362 [2/2] (5.20ns)   --->   "%conv29_16 = fptrunc i64 %add_16" [matrix_ti_mul.cpp:64]   --->   Operation 2362 'fptrunc' 'conv29_16' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 2363 [2/2] (5.20ns)   --->   "%conv42_16 = fptrunc i64 %add41_16" [matrix_ti_mul.cpp:65]   --->   Operation 2363 'fptrunc' 'conv42_16' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 2364 [1/7] (7.29ns)   --->   "%add_17 = dadd i64 %conv28_17, i64 %mul_17" [matrix_ti_mul.cpp:64]   --->   Operation 2364 'dadd' 'add_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2365 [1/7] (7.29ns)   --->   "%add41_17 = dadd i64 %conv40_17, i64 %mul35_17" [matrix_ti_mul.cpp:65]   --->   Operation 2365 'dadd' 'add41_17' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2366 [1/7] (7.29ns)   --->   "%add_18 = dadd i64 %conv28_18, i64 %mul_18" [matrix_ti_mul.cpp:64]   --->   Operation 2366 'dadd' 'add_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2367 [1/7] (7.29ns)   --->   "%add41_18 = dadd i64 %conv40_18, i64 %mul35_18" [matrix_ti_mul.cpp:65]   --->   Operation 2367 'dadd' 'add41_18' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2368 [2/7] (7.29ns)   --->   "%add_19 = dadd i64 %conv28_19, i64 %mul_19" [matrix_ti_mul.cpp:64]   --->   Operation 2368 'dadd' 'add_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2369 [2/7] (7.29ns)   --->   "%add41_19 = dadd i64 %conv40_19, i64 %mul35_19" [matrix_ti_mul.cpp:65]   --->   Operation 2369 'dadd' 'add41_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2370 [2/7] (7.29ns)   --->   "%add_20 = dadd i64 %conv28_20, i64 %mul_20" [matrix_ti_mul.cpp:64]   --->   Operation 2370 'dadd' 'add_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2371 [2/7] (7.29ns)   --->   "%add41_20 = dadd i64 %conv40_20, i64 %mul35_20" [matrix_ti_mul.cpp:65]   --->   Operation 2371 'dadd' 'add41_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2372 [3/7] (7.29ns)   --->   "%add_21 = dadd i64 %conv28_21, i64 %mul_21" [matrix_ti_mul.cpp:64]   --->   Operation 2372 'dadd' 'add_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2373 [3/7] (7.29ns)   --->   "%add41_21 = dadd i64 %conv40_21, i64 %mul35_21" [matrix_ti_mul.cpp:65]   --->   Operation 2373 'dadd' 'add41_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2374 [3/7] (7.29ns)   --->   "%add_22 = dadd i64 %conv28_22, i64 %mul_22" [matrix_ti_mul.cpp:64]   --->   Operation 2374 'dadd' 'add_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2375 [3/7] (7.29ns)   --->   "%add41_22 = dadd i64 %conv40_22, i64 %mul35_22" [matrix_ti_mul.cpp:65]   --->   Operation 2375 'dadd' 'add41_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2376 [4/7] (7.29ns)   --->   "%add_23 = dadd i64 %conv28_23, i64 %mul_23" [matrix_ti_mul.cpp:64]   --->   Operation 2376 'dadd' 'add_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2377 [4/7] (7.29ns)   --->   "%add41_23 = dadd i64 %conv40_23, i64 %mul35_23" [matrix_ti_mul.cpp:65]   --->   Operation 2377 'dadd' 'add41_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2378 [4/7] (7.29ns)   --->   "%add_24 = dadd i64 %conv28_24, i64 %mul_24" [matrix_ti_mul.cpp:64]   --->   Operation 2378 'dadd' 'add_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2379 [4/7] (7.29ns)   --->   "%add41_24 = dadd i64 %conv40_24, i64 %mul35_24" [matrix_ti_mul.cpp:65]   --->   Operation 2379 'dadd' 'add41_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2380 [5/7] (7.29ns)   --->   "%add_25 = dadd i64 %conv28_25, i64 %mul_25" [matrix_ti_mul.cpp:64]   --->   Operation 2380 'dadd' 'add_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2381 [5/7] (7.29ns)   --->   "%add41_25 = dadd i64 %conv40_25, i64 %mul35_25" [matrix_ti_mul.cpp:65]   --->   Operation 2381 'dadd' 'add41_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2382 [5/7] (7.29ns)   --->   "%add_26 = dadd i64 %conv28_26, i64 %mul_26" [matrix_ti_mul.cpp:64]   --->   Operation 2382 'dadd' 'add_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2383 [5/7] (7.29ns)   --->   "%add41_26 = dadd i64 %conv40_26, i64 %mul35_26" [matrix_ti_mul.cpp:65]   --->   Operation 2383 'dadd' 'add41_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2384 [6/7] (7.29ns)   --->   "%add_27 = dadd i64 %conv28_27, i64 %mul_27" [matrix_ti_mul.cpp:64]   --->   Operation 2384 'dadd' 'add_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2385 [6/7] (7.29ns)   --->   "%add41_27 = dadd i64 %conv40_27, i64 %mul35_27" [matrix_ti_mul.cpp:65]   --->   Operation 2385 'dadd' 'add41_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2386 [6/7] (7.29ns)   --->   "%add_28 = dadd i64 %conv28_28, i64 %mul_28" [matrix_ti_mul.cpp:64]   --->   Operation 2386 'dadd' 'add_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2387 [6/7] (7.29ns)   --->   "%add41_28 = dadd i64 %conv40_28, i64 %mul35_28" [matrix_ti_mul.cpp:65]   --->   Operation 2387 'dadd' 'add41_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2388 [7/7] (7.29ns)   --->   "%add_29 = dadd i64 %conv28_29, i64 %mul_29" [matrix_ti_mul.cpp:64]   --->   Operation 2388 'dadd' 'add_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2389 [7/7] (7.29ns)   --->   "%add41_29 = dadd i64 %conv40_29, i64 %mul35_29" [matrix_ti_mul.cpp:65]   --->   Operation 2389 'dadd' 'add41_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2390 [7/7] (7.29ns)   --->   "%add_30 = dadd i64 %conv28_30, i64 %mul_30" [matrix_ti_mul.cpp:64]   --->   Operation 2390 'dadd' 'add_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2391 [7/7] (7.29ns)   --->   "%add41_30 = dadd i64 %conv40_30, i64 %mul35_30" [matrix_ti_mul.cpp:65]   --->   Operation 2391 'dadd' 'add41_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.29>
ST_107 : Operation 2392 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_8, i10 %A_addr_75, i32 %A_load_19, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2392 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2393 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_8, i10 %Ainverse_addr_72, i32 %Ainverse_load_17" [matrix_ti_mul.cpp:65]   --->   Operation 2393 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2394 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_9, i10 %A_addr_76, i32 %A_load_21, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2394 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2395 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_9, i10 %Ainverse_addr_73, i32 %Ainverse_load_19" [matrix_ti_mul.cpp:65]   --->   Operation 2395 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_107 : Operation 2396 [1/2] (5.20ns)   --->   "%conv29_15 = fptrunc i64 %add_15" [matrix_ti_mul.cpp:64]   --->   Operation 2396 'fptrunc' 'conv29_15' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 2397 [1/2] (5.20ns)   --->   "%conv42_15 = fptrunc i64 %add41_15" [matrix_ti_mul.cpp:65]   --->   Operation 2397 'fptrunc' 'conv42_15' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 2398 [1/2] (5.20ns)   --->   "%conv29_16 = fptrunc i64 %add_16" [matrix_ti_mul.cpp:64]   --->   Operation 2398 'fptrunc' 'conv29_16' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 2399 [1/2] (5.20ns)   --->   "%conv42_16 = fptrunc i64 %add41_16" [matrix_ti_mul.cpp:65]   --->   Operation 2399 'fptrunc' 'conv42_16' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 2400 [2/2] (5.20ns)   --->   "%conv29_17 = fptrunc i64 %add_17" [matrix_ti_mul.cpp:64]   --->   Operation 2400 'fptrunc' 'conv29_17' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 2401 [2/2] (5.20ns)   --->   "%conv42_17 = fptrunc i64 %add41_17" [matrix_ti_mul.cpp:65]   --->   Operation 2401 'fptrunc' 'conv42_17' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 2402 [2/2] (5.20ns)   --->   "%conv29_18 = fptrunc i64 %add_18" [matrix_ti_mul.cpp:64]   --->   Operation 2402 'fptrunc' 'conv29_18' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 2403 [2/2] (5.20ns)   --->   "%conv42_18 = fptrunc i64 %add41_18" [matrix_ti_mul.cpp:65]   --->   Operation 2403 'fptrunc' 'conv42_18' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 2404 [1/7] (7.29ns)   --->   "%add_19 = dadd i64 %conv28_19, i64 %mul_19" [matrix_ti_mul.cpp:64]   --->   Operation 2404 'dadd' 'add_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2405 [1/7] (7.29ns)   --->   "%add41_19 = dadd i64 %conv40_19, i64 %mul35_19" [matrix_ti_mul.cpp:65]   --->   Operation 2405 'dadd' 'add41_19' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2406 [1/7] (7.29ns)   --->   "%add_20 = dadd i64 %conv28_20, i64 %mul_20" [matrix_ti_mul.cpp:64]   --->   Operation 2406 'dadd' 'add_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2407 [1/7] (7.29ns)   --->   "%add41_20 = dadd i64 %conv40_20, i64 %mul35_20" [matrix_ti_mul.cpp:65]   --->   Operation 2407 'dadd' 'add41_20' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2408 [2/7] (7.29ns)   --->   "%add_21 = dadd i64 %conv28_21, i64 %mul_21" [matrix_ti_mul.cpp:64]   --->   Operation 2408 'dadd' 'add_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2409 [2/7] (7.29ns)   --->   "%add41_21 = dadd i64 %conv40_21, i64 %mul35_21" [matrix_ti_mul.cpp:65]   --->   Operation 2409 'dadd' 'add41_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2410 [2/7] (7.29ns)   --->   "%add_22 = dadd i64 %conv28_22, i64 %mul_22" [matrix_ti_mul.cpp:64]   --->   Operation 2410 'dadd' 'add_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2411 [2/7] (7.29ns)   --->   "%add41_22 = dadd i64 %conv40_22, i64 %mul35_22" [matrix_ti_mul.cpp:65]   --->   Operation 2411 'dadd' 'add41_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2412 [3/7] (7.29ns)   --->   "%add_23 = dadd i64 %conv28_23, i64 %mul_23" [matrix_ti_mul.cpp:64]   --->   Operation 2412 'dadd' 'add_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2413 [3/7] (7.29ns)   --->   "%add41_23 = dadd i64 %conv40_23, i64 %mul35_23" [matrix_ti_mul.cpp:65]   --->   Operation 2413 'dadd' 'add41_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2414 [3/7] (7.29ns)   --->   "%add_24 = dadd i64 %conv28_24, i64 %mul_24" [matrix_ti_mul.cpp:64]   --->   Operation 2414 'dadd' 'add_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2415 [3/7] (7.29ns)   --->   "%add41_24 = dadd i64 %conv40_24, i64 %mul35_24" [matrix_ti_mul.cpp:65]   --->   Operation 2415 'dadd' 'add41_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2416 [4/7] (7.29ns)   --->   "%add_25 = dadd i64 %conv28_25, i64 %mul_25" [matrix_ti_mul.cpp:64]   --->   Operation 2416 'dadd' 'add_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2417 [4/7] (7.29ns)   --->   "%add41_25 = dadd i64 %conv40_25, i64 %mul35_25" [matrix_ti_mul.cpp:65]   --->   Operation 2417 'dadd' 'add41_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2418 [4/7] (7.29ns)   --->   "%add_26 = dadd i64 %conv28_26, i64 %mul_26" [matrix_ti_mul.cpp:64]   --->   Operation 2418 'dadd' 'add_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2419 [4/7] (7.29ns)   --->   "%add41_26 = dadd i64 %conv40_26, i64 %mul35_26" [matrix_ti_mul.cpp:65]   --->   Operation 2419 'dadd' 'add41_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2420 [5/7] (7.29ns)   --->   "%add_27 = dadd i64 %conv28_27, i64 %mul_27" [matrix_ti_mul.cpp:64]   --->   Operation 2420 'dadd' 'add_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2421 [5/7] (7.29ns)   --->   "%add41_27 = dadd i64 %conv40_27, i64 %mul35_27" [matrix_ti_mul.cpp:65]   --->   Operation 2421 'dadd' 'add41_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2422 [5/7] (7.29ns)   --->   "%add_28 = dadd i64 %conv28_28, i64 %mul_28" [matrix_ti_mul.cpp:64]   --->   Operation 2422 'dadd' 'add_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2423 [5/7] (7.29ns)   --->   "%add41_28 = dadd i64 %conv40_28, i64 %mul35_28" [matrix_ti_mul.cpp:65]   --->   Operation 2423 'dadd' 'add41_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2424 [6/7] (7.29ns)   --->   "%add_29 = dadd i64 %conv28_29, i64 %mul_29" [matrix_ti_mul.cpp:64]   --->   Operation 2424 'dadd' 'add_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2425 [6/7] (7.29ns)   --->   "%add41_29 = dadd i64 %conv40_29, i64 %mul35_29" [matrix_ti_mul.cpp:65]   --->   Operation 2425 'dadd' 'add41_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2426 [6/7] (7.29ns)   --->   "%add_30 = dadd i64 %conv28_30, i64 %mul_30" [matrix_ti_mul.cpp:64]   --->   Operation 2426 'dadd' 'add_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2427 [6/7] (7.29ns)   --->   "%add41_30 = dadd i64 %conv40_30, i64 %mul35_30" [matrix_ti_mul.cpp:65]   --->   Operation 2427 'dadd' 'add41_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.29>
ST_108 : Operation 2428 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_s, i10 %A_addr_77, i32 %A_load_23, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2428 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2429 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_s, i10 %Ainverse_addr_74, i32 %Ainverse_load_21" [matrix_ti_mul.cpp:65]   --->   Operation 2429 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2430 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_10, i10 %A_addr_78, i32 %A_load_25, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2430 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2431 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_10, i10 %Ainverse_addr_75, i32 %Ainverse_load_23" [matrix_ti_mul.cpp:65]   --->   Operation 2431 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 2432 [1/2] (5.20ns)   --->   "%conv29_17 = fptrunc i64 %add_17" [matrix_ti_mul.cpp:64]   --->   Operation 2432 'fptrunc' 'conv29_17' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 2433 [1/2] (5.20ns)   --->   "%conv42_17 = fptrunc i64 %add41_17" [matrix_ti_mul.cpp:65]   --->   Operation 2433 'fptrunc' 'conv42_17' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 2434 [1/2] (5.20ns)   --->   "%conv29_18 = fptrunc i64 %add_18" [matrix_ti_mul.cpp:64]   --->   Operation 2434 'fptrunc' 'conv29_18' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 2435 [1/2] (5.20ns)   --->   "%conv42_18 = fptrunc i64 %add41_18" [matrix_ti_mul.cpp:65]   --->   Operation 2435 'fptrunc' 'conv42_18' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 2436 [2/2] (5.20ns)   --->   "%conv29_19 = fptrunc i64 %add_19" [matrix_ti_mul.cpp:64]   --->   Operation 2436 'fptrunc' 'conv29_19' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 2437 [2/2] (5.20ns)   --->   "%conv42_19 = fptrunc i64 %add41_19" [matrix_ti_mul.cpp:65]   --->   Operation 2437 'fptrunc' 'conv42_19' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 2438 [2/2] (5.20ns)   --->   "%conv29_20 = fptrunc i64 %add_20" [matrix_ti_mul.cpp:64]   --->   Operation 2438 'fptrunc' 'conv29_20' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 2439 [2/2] (5.20ns)   --->   "%conv42_20 = fptrunc i64 %add41_20" [matrix_ti_mul.cpp:65]   --->   Operation 2439 'fptrunc' 'conv42_20' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 2440 [1/7] (7.29ns)   --->   "%add_21 = dadd i64 %conv28_21, i64 %mul_21" [matrix_ti_mul.cpp:64]   --->   Operation 2440 'dadd' 'add_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2441 [1/7] (7.29ns)   --->   "%add41_21 = dadd i64 %conv40_21, i64 %mul35_21" [matrix_ti_mul.cpp:65]   --->   Operation 2441 'dadd' 'add41_21' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2442 [1/7] (7.29ns)   --->   "%add_22 = dadd i64 %conv28_22, i64 %mul_22" [matrix_ti_mul.cpp:64]   --->   Operation 2442 'dadd' 'add_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2443 [1/7] (7.29ns)   --->   "%add41_22 = dadd i64 %conv40_22, i64 %mul35_22" [matrix_ti_mul.cpp:65]   --->   Operation 2443 'dadd' 'add41_22' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2444 [2/7] (7.29ns)   --->   "%add_23 = dadd i64 %conv28_23, i64 %mul_23" [matrix_ti_mul.cpp:64]   --->   Operation 2444 'dadd' 'add_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2445 [2/7] (7.29ns)   --->   "%add41_23 = dadd i64 %conv40_23, i64 %mul35_23" [matrix_ti_mul.cpp:65]   --->   Operation 2445 'dadd' 'add41_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2446 [2/7] (7.29ns)   --->   "%add_24 = dadd i64 %conv28_24, i64 %mul_24" [matrix_ti_mul.cpp:64]   --->   Operation 2446 'dadd' 'add_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2447 [2/7] (7.29ns)   --->   "%add41_24 = dadd i64 %conv40_24, i64 %mul35_24" [matrix_ti_mul.cpp:65]   --->   Operation 2447 'dadd' 'add41_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2448 [3/7] (7.29ns)   --->   "%add_25 = dadd i64 %conv28_25, i64 %mul_25" [matrix_ti_mul.cpp:64]   --->   Operation 2448 'dadd' 'add_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2449 [3/7] (7.29ns)   --->   "%add41_25 = dadd i64 %conv40_25, i64 %mul35_25" [matrix_ti_mul.cpp:65]   --->   Operation 2449 'dadd' 'add41_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2450 [3/7] (7.29ns)   --->   "%add_26 = dadd i64 %conv28_26, i64 %mul_26" [matrix_ti_mul.cpp:64]   --->   Operation 2450 'dadd' 'add_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2451 [3/7] (7.29ns)   --->   "%add41_26 = dadd i64 %conv40_26, i64 %mul35_26" [matrix_ti_mul.cpp:65]   --->   Operation 2451 'dadd' 'add41_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2452 [4/7] (7.29ns)   --->   "%add_27 = dadd i64 %conv28_27, i64 %mul_27" [matrix_ti_mul.cpp:64]   --->   Operation 2452 'dadd' 'add_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2453 [4/7] (7.29ns)   --->   "%add41_27 = dadd i64 %conv40_27, i64 %mul35_27" [matrix_ti_mul.cpp:65]   --->   Operation 2453 'dadd' 'add41_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2454 [4/7] (7.29ns)   --->   "%add_28 = dadd i64 %conv28_28, i64 %mul_28" [matrix_ti_mul.cpp:64]   --->   Operation 2454 'dadd' 'add_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2455 [4/7] (7.29ns)   --->   "%add41_28 = dadd i64 %conv40_28, i64 %mul35_28" [matrix_ti_mul.cpp:65]   --->   Operation 2455 'dadd' 'add41_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2456 [5/7] (7.29ns)   --->   "%add_29 = dadd i64 %conv28_29, i64 %mul_29" [matrix_ti_mul.cpp:64]   --->   Operation 2456 'dadd' 'add_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2457 [5/7] (7.29ns)   --->   "%add41_29 = dadd i64 %conv40_29, i64 %mul35_29" [matrix_ti_mul.cpp:65]   --->   Operation 2457 'dadd' 'add41_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2458 [5/7] (7.29ns)   --->   "%add_30 = dadd i64 %conv28_30, i64 %mul_30" [matrix_ti_mul.cpp:64]   --->   Operation 2458 'dadd' 'add_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2459 [5/7] (7.29ns)   --->   "%add41_30 = dadd i64 %conv40_30, i64 %mul35_30" [matrix_ti_mul.cpp:65]   --->   Operation 2459 'dadd' 'add41_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.29>
ST_109 : Operation 2460 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_11, i10 %A_addr_79, i32 %A_load_27, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2460 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2461 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_11, i10 %Ainverse_addr_76, i32 %Ainverse_load_25" [matrix_ti_mul.cpp:65]   --->   Operation 2461 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2462 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_12, i10 %A_addr_80, i32 %A_load_29, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2462 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2463 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_12, i10 %Ainverse_addr_77, i32 %Ainverse_load_27" [matrix_ti_mul.cpp:65]   --->   Operation 2463 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 2464 [1/2] (5.20ns)   --->   "%conv29_19 = fptrunc i64 %add_19" [matrix_ti_mul.cpp:64]   --->   Operation 2464 'fptrunc' 'conv29_19' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 2465 [1/2] (5.20ns)   --->   "%conv42_19 = fptrunc i64 %add41_19" [matrix_ti_mul.cpp:65]   --->   Operation 2465 'fptrunc' 'conv42_19' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 2466 [1/2] (5.20ns)   --->   "%conv29_20 = fptrunc i64 %add_20" [matrix_ti_mul.cpp:64]   --->   Operation 2466 'fptrunc' 'conv29_20' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 2467 [1/2] (5.20ns)   --->   "%conv42_20 = fptrunc i64 %add41_20" [matrix_ti_mul.cpp:65]   --->   Operation 2467 'fptrunc' 'conv42_20' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 2468 [2/2] (5.20ns)   --->   "%conv29_21 = fptrunc i64 %add_21" [matrix_ti_mul.cpp:64]   --->   Operation 2468 'fptrunc' 'conv29_21' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 2469 [2/2] (5.20ns)   --->   "%conv42_21 = fptrunc i64 %add41_21" [matrix_ti_mul.cpp:65]   --->   Operation 2469 'fptrunc' 'conv42_21' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 2470 [2/2] (5.20ns)   --->   "%conv29_22 = fptrunc i64 %add_22" [matrix_ti_mul.cpp:64]   --->   Operation 2470 'fptrunc' 'conv29_22' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 2471 [2/2] (5.20ns)   --->   "%conv42_22 = fptrunc i64 %add41_22" [matrix_ti_mul.cpp:65]   --->   Operation 2471 'fptrunc' 'conv42_22' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 2472 [1/7] (7.29ns)   --->   "%add_23 = dadd i64 %conv28_23, i64 %mul_23" [matrix_ti_mul.cpp:64]   --->   Operation 2472 'dadd' 'add_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2473 [1/7] (7.29ns)   --->   "%add41_23 = dadd i64 %conv40_23, i64 %mul35_23" [matrix_ti_mul.cpp:65]   --->   Operation 2473 'dadd' 'add41_23' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2474 [1/7] (7.29ns)   --->   "%add_24 = dadd i64 %conv28_24, i64 %mul_24" [matrix_ti_mul.cpp:64]   --->   Operation 2474 'dadd' 'add_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2475 [1/7] (7.29ns)   --->   "%add41_24 = dadd i64 %conv40_24, i64 %mul35_24" [matrix_ti_mul.cpp:65]   --->   Operation 2475 'dadd' 'add41_24' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2476 [2/7] (7.29ns)   --->   "%add_25 = dadd i64 %conv28_25, i64 %mul_25" [matrix_ti_mul.cpp:64]   --->   Operation 2476 'dadd' 'add_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2477 [2/7] (7.29ns)   --->   "%add41_25 = dadd i64 %conv40_25, i64 %mul35_25" [matrix_ti_mul.cpp:65]   --->   Operation 2477 'dadd' 'add41_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2478 [2/7] (7.29ns)   --->   "%add_26 = dadd i64 %conv28_26, i64 %mul_26" [matrix_ti_mul.cpp:64]   --->   Operation 2478 'dadd' 'add_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2479 [2/7] (7.29ns)   --->   "%add41_26 = dadd i64 %conv40_26, i64 %mul35_26" [matrix_ti_mul.cpp:65]   --->   Operation 2479 'dadd' 'add41_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2480 [3/7] (7.29ns)   --->   "%add_27 = dadd i64 %conv28_27, i64 %mul_27" [matrix_ti_mul.cpp:64]   --->   Operation 2480 'dadd' 'add_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2481 [3/7] (7.29ns)   --->   "%add41_27 = dadd i64 %conv40_27, i64 %mul35_27" [matrix_ti_mul.cpp:65]   --->   Operation 2481 'dadd' 'add41_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2482 [3/7] (7.29ns)   --->   "%add_28 = dadd i64 %conv28_28, i64 %mul_28" [matrix_ti_mul.cpp:64]   --->   Operation 2482 'dadd' 'add_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2483 [3/7] (7.29ns)   --->   "%add41_28 = dadd i64 %conv40_28, i64 %mul35_28" [matrix_ti_mul.cpp:65]   --->   Operation 2483 'dadd' 'add41_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2484 [4/7] (7.29ns)   --->   "%add_29 = dadd i64 %conv28_29, i64 %mul_29" [matrix_ti_mul.cpp:64]   --->   Operation 2484 'dadd' 'add_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2485 [4/7] (7.29ns)   --->   "%add41_29 = dadd i64 %conv40_29, i64 %mul35_29" [matrix_ti_mul.cpp:65]   --->   Operation 2485 'dadd' 'add41_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2486 [4/7] (7.29ns)   --->   "%add_30 = dadd i64 %conv28_30, i64 %mul_30" [matrix_ti_mul.cpp:64]   --->   Operation 2486 'dadd' 'add_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2487 [4/7] (7.29ns)   --->   "%add41_30 = dadd i64 %conv40_30, i64 %mul35_30" [matrix_ti_mul.cpp:65]   --->   Operation 2487 'dadd' 'add41_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.29>
ST_110 : Operation 2488 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_13, i10 %A_addr_81, i32 %A_load_31, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2488 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2489 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_13, i10 %Ainverse_addr_78, i32 %Ainverse_load_29" [matrix_ti_mul.cpp:65]   --->   Operation 2489 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2490 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_14, i10 %A_addr_82, i32 %A_load_33, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2490 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2491 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_14, i10 %Ainverse_addr_79, i32 %Ainverse_load_31" [matrix_ti_mul.cpp:65]   --->   Operation 2491 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_110 : Operation 2492 [1/2] (5.20ns)   --->   "%conv29_21 = fptrunc i64 %add_21" [matrix_ti_mul.cpp:64]   --->   Operation 2492 'fptrunc' 'conv29_21' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 2493 [1/2] (5.20ns)   --->   "%conv42_21 = fptrunc i64 %add41_21" [matrix_ti_mul.cpp:65]   --->   Operation 2493 'fptrunc' 'conv42_21' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 2494 [1/2] (5.20ns)   --->   "%conv29_22 = fptrunc i64 %add_22" [matrix_ti_mul.cpp:64]   --->   Operation 2494 'fptrunc' 'conv29_22' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 2495 [1/2] (5.20ns)   --->   "%conv42_22 = fptrunc i64 %add41_22" [matrix_ti_mul.cpp:65]   --->   Operation 2495 'fptrunc' 'conv42_22' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 2496 [2/2] (5.20ns)   --->   "%conv29_23 = fptrunc i64 %add_23" [matrix_ti_mul.cpp:64]   --->   Operation 2496 'fptrunc' 'conv29_23' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 2497 [2/2] (5.20ns)   --->   "%conv42_23 = fptrunc i64 %add41_23" [matrix_ti_mul.cpp:65]   --->   Operation 2497 'fptrunc' 'conv42_23' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 2498 [2/2] (5.20ns)   --->   "%conv29_24 = fptrunc i64 %add_24" [matrix_ti_mul.cpp:64]   --->   Operation 2498 'fptrunc' 'conv29_24' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 2499 [2/2] (5.20ns)   --->   "%conv42_24 = fptrunc i64 %add41_24" [matrix_ti_mul.cpp:65]   --->   Operation 2499 'fptrunc' 'conv42_24' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 2500 [1/7] (7.29ns)   --->   "%add_25 = dadd i64 %conv28_25, i64 %mul_25" [matrix_ti_mul.cpp:64]   --->   Operation 2500 'dadd' 'add_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2501 [1/7] (7.29ns)   --->   "%add41_25 = dadd i64 %conv40_25, i64 %mul35_25" [matrix_ti_mul.cpp:65]   --->   Operation 2501 'dadd' 'add41_25' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2502 [1/7] (7.29ns)   --->   "%add_26 = dadd i64 %conv28_26, i64 %mul_26" [matrix_ti_mul.cpp:64]   --->   Operation 2502 'dadd' 'add_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2503 [1/7] (7.29ns)   --->   "%add41_26 = dadd i64 %conv40_26, i64 %mul35_26" [matrix_ti_mul.cpp:65]   --->   Operation 2503 'dadd' 'add41_26' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2504 [2/7] (7.29ns)   --->   "%add_27 = dadd i64 %conv28_27, i64 %mul_27" [matrix_ti_mul.cpp:64]   --->   Operation 2504 'dadd' 'add_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2505 [2/7] (7.29ns)   --->   "%add41_27 = dadd i64 %conv40_27, i64 %mul35_27" [matrix_ti_mul.cpp:65]   --->   Operation 2505 'dadd' 'add41_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2506 [2/7] (7.29ns)   --->   "%add_28 = dadd i64 %conv28_28, i64 %mul_28" [matrix_ti_mul.cpp:64]   --->   Operation 2506 'dadd' 'add_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2507 [2/7] (7.29ns)   --->   "%add41_28 = dadd i64 %conv40_28, i64 %mul35_28" [matrix_ti_mul.cpp:65]   --->   Operation 2507 'dadd' 'add41_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2508 [3/7] (7.29ns)   --->   "%add_29 = dadd i64 %conv28_29, i64 %mul_29" [matrix_ti_mul.cpp:64]   --->   Operation 2508 'dadd' 'add_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2509 [3/7] (7.29ns)   --->   "%add41_29 = dadd i64 %conv40_29, i64 %mul35_29" [matrix_ti_mul.cpp:65]   --->   Operation 2509 'dadd' 'add41_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2510 [3/7] (7.29ns)   --->   "%add_30 = dadd i64 %conv28_30, i64 %mul_30" [matrix_ti_mul.cpp:64]   --->   Operation 2510 'dadd' 'add_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2511 [3/7] (7.29ns)   --->   "%add41_30 = dadd i64 %conv40_30, i64 %mul35_30" [matrix_ti_mul.cpp:65]   --->   Operation 2511 'dadd' 'add41_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.29>
ST_111 : Operation 2512 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_15, i10 %A_addr_83, i32 %A_load_35, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2512 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2513 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_15, i10 %Ainverse_addr_80, i32 %Ainverse_load_33" [matrix_ti_mul.cpp:65]   --->   Operation 2513 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2514 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_16, i10 %A_addr_84, i32 %A_load_37, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2514 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2515 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_16, i10 %Ainverse_addr_81, i32 %Ainverse_load_35" [matrix_ti_mul.cpp:65]   --->   Operation 2515 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_111 : Operation 2516 [1/2] (5.20ns)   --->   "%conv29_23 = fptrunc i64 %add_23" [matrix_ti_mul.cpp:64]   --->   Operation 2516 'fptrunc' 'conv29_23' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 2517 [1/2] (5.20ns)   --->   "%conv42_23 = fptrunc i64 %add41_23" [matrix_ti_mul.cpp:65]   --->   Operation 2517 'fptrunc' 'conv42_23' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 2518 [1/2] (5.20ns)   --->   "%conv29_24 = fptrunc i64 %add_24" [matrix_ti_mul.cpp:64]   --->   Operation 2518 'fptrunc' 'conv29_24' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 2519 [1/2] (5.20ns)   --->   "%conv42_24 = fptrunc i64 %add41_24" [matrix_ti_mul.cpp:65]   --->   Operation 2519 'fptrunc' 'conv42_24' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 2520 [2/2] (5.20ns)   --->   "%conv29_25 = fptrunc i64 %add_25" [matrix_ti_mul.cpp:64]   --->   Operation 2520 'fptrunc' 'conv29_25' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 2521 [2/2] (5.20ns)   --->   "%conv42_25 = fptrunc i64 %add41_25" [matrix_ti_mul.cpp:65]   --->   Operation 2521 'fptrunc' 'conv42_25' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 2522 [2/2] (5.20ns)   --->   "%conv29_26 = fptrunc i64 %add_26" [matrix_ti_mul.cpp:64]   --->   Operation 2522 'fptrunc' 'conv29_26' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 2523 [2/2] (5.20ns)   --->   "%conv42_26 = fptrunc i64 %add41_26" [matrix_ti_mul.cpp:65]   --->   Operation 2523 'fptrunc' 'conv42_26' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 2524 [1/7] (7.29ns)   --->   "%add_27 = dadd i64 %conv28_27, i64 %mul_27" [matrix_ti_mul.cpp:64]   --->   Operation 2524 'dadd' 'add_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2525 [1/7] (7.29ns)   --->   "%add41_27 = dadd i64 %conv40_27, i64 %mul35_27" [matrix_ti_mul.cpp:65]   --->   Operation 2525 'dadd' 'add41_27' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2526 [1/7] (7.29ns)   --->   "%add_28 = dadd i64 %conv28_28, i64 %mul_28" [matrix_ti_mul.cpp:64]   --->   Operation 2526 'dadd' 'add_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2527 [1/7] (7.29ns)   --->   "%add41_28 = dadd i64 %conv40_28, i64 %mul35_28" [matrix_ti_mul.cpp:65]   --->   Operation 2527 'dadd' 'add41_28' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2528 [2/7] (7.29ns)   --->   "%add_29 = dadd i64 %conv28_29, i64 %mul_29" [matrix_ti_mul.cpp:64]   --->   Operation 2528 'dadd' 'add_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2529 [2/7] (7.29ns)   --->   "%add41_29 = dadd i64 %conv40_29, i64 %mul35_29" [matrix_ti_mul.cpp:65]   --->   Operation 2529 'dadd' 'add41_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2530 [2/7] (7.29ns)   --->   "%add_30 = dadd i64 %conv28_30, i64 %mul_30" [matrix_ti_mul.cpp:64]   --->   Operation 2530 'dadd' 'add_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2531 [2/7] (7.29ns)   --->   "%add41_30 = dadd i64 %conv40_30, i64 %mul35_30" [matrix_ti_mul.cpp:65]   --->   Operation 2531 'dadd' 'add41_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.29>
ST_112 : Operation 2532 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_17, i10 %A_addr_85, i32 %A_load_39, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2532 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2533 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_17, i10 %Ainverse_addr_82, i32 %Ainverse_load_37" [matrix_ti_mul.cpp:65]   --->   Operation 2533 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2534 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_18, i10 %A_addr_86, i32 %A_load_41, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2534 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2535 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_18, i10 %Ainverse_addr_83, i32 %Ainverse_load_39" [matrix_ti_mul.cpp:65]   --->   Operation 2535 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_112 : Operation 2536 [1/2] (5.20ns)   --->   "%conv29_25 = fptrunc i64 %add_25" [matrix_ti_mul.cpp:64]   --->   Operation 2536 'fptrunc' 'conv29_25' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 2537 [1/2] (5.20ns)   --->   "%conv42_25 = fptrunc i64 %add41_25" [matrix_ti_mul.cpp:65]   --->   Operation 2537 'fptrunc' 'conv42_25' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 2538 [1/2] (5.20ns)   --->   "%conv29_26 = fptrunc i64 %add_26" [matrix_ti_mul.cpp:64]   --->   Operation 2538 'fptrunc' 'conv29_26' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 2539 [1/2] (5.20ns)   --->   "%conv42_26 = fptrunc i64 %add41_26" [matrix_ti_mul.cpp:65]   --->   Operation 2539 'fptrunc' 'conv42_26' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 2540 [2/2] (5.20ns)   --->   "%conv29_27 = fptrunc i64 %add_27" [matrix_ti_mul.cpp:64]   --->   Operation 2540 'fptrunc' 'conv29_27' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 2541 [2/2] (5.20ns)   --->   "%conv42_27 = fptrunc i64 %add41_27" [matrix_ti_mul.cpp:65]   --->   Operation 2541 'fptrunc' 'conv42_27' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 2542 [2/2] (5.20ns)   --->   "%conv29_28 = fptrunc i64 %add_28" [matrix_ti_mul.cpp:64]   --->   Operation 2542 'fptrunc' 'conv29_28' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 2543 [2/2] (5.20ns)   --->   "%conv42_28 = fptrunc i64 %add41_28" [matrix_ti_mul.cpp:65]   --->   Operation 2543 'fptrunc' 'conv42_28' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 2544 [1/7] (7.29ns)   --->   "%add_29 = dadd i64 %conv28_29, i64 %mul_29" [matrix_ti_mul.cpp:64]   --->   Operation 2544 'dadd' 'add_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2545 [1/7] (7.29ns)   --->   "%add41_29 = dadd i64 %conv40_29, i64 %mul35_29" [matrix_ti_mul.cpp:65]   --->   Operation 2545 'dadd' 'add41_29' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2546 [1/7] (7.29ns)   --->   "%add_30 = dadd i64 %conv28_30, i64 %mul_30" [matrix_ti_mul.cpp:64]   --->   Operation 2546 'dadd' 'add_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2547 [1/7] (7.29ns)   --->   "%add41_30 = dadd i64 %conv40_30, i64 %mul35_30" [matrix_ti_mul.cpp:65]   --->   Operation 2547 'dadd' 'add41_30' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 93 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.20>
ST_113 : Operation 2548 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_19, i10 %A_addr_87, i32 %A_load_43, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2548 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2549 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_19, i10 %Ainverse_addr_84, i32 %Ainverse_load_41" [matrix_ti_mul.cpp:65]   --->   Operation 2549 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2550 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_20, i10 %A_addr_88, i32 %A_load_45, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2550 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2551 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_20, i10 %Ainverse_addr_85, i32 %Ainverse_load_43" [matrix_ti_mul.cpp:65]   --->   Operation 2551 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 2552 [1/2] (5.20ns)   --->   "%conv29_27 = fptrunc i64 %add_27" [matrix_ti_mul.cpp:64]   --->   Operation 2552 'fptrunc' 'conv29_27' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 2553 [1/2] (5.20ns)   --->   "%conv42_27 = fptrunc i64 %add41_27" [matrix_ti_mul.cpp:65]   --->   Operation 2553 'fptrunc' 'conv42_27' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 2554 [1/2] (5.20ns)   --->   "%conv29_28 = fptrunc i64 %add_28" [matrix_ti_mul.cpp:64]   --->   Operation 2554 'fptrunc' 'conv29_28' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 2555 [1/2] (5.20ns)   --->   "%conv42_28 = fptrunc i64 %add41_28" [matrix_ti_mul.cpp:65]   --->   Operation 2555 'fptrunc' 'conv42_28' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 2556 [2/2] (5.20ns)   --->   "%conv29_29 = fptrunc i64 %add_29" [matrix_ti_mul.cpp:64]   --->   Operation 2556 'fptrunc' 'conv29_29' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 2557 [2/2] (5.20ns)   --->   "%conv42_29 = fptrunc i64 %add41_29" [matrix_ti_mul.cpp:65]   --->   Operation 2557 'fptrunc' 'conv42_29' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 2558 [2/2] (5.20ns)   --->   "%conv29_30 = fptrunc i64 %add_30" [matrix_ti_mul.cpp:64]   --->   Operation 2558 'fptrunc' 'conv29_30' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 2559 [2/2] (5.20ns)   --->   "%conv42_30 = fptrunc i64 %add41_30" [matrix_ti_mul.cpp:65]   --->   Operation 2559 'fptrunc' 'conv42_30' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.20>
ST_114 : Operation 2560 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_21, i10 %A_addr_89, i32 %A_load_47, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2560 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2561 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_21, i10 %Ainverse_addr_86, i32 %Ainverse_load_45" [matrix_ti_mul.cpp:65]   --->   Operation 2561 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2562 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_22, i10 %A_addr_90, i32 %A_load_49, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2562 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2563 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_22, i10 %Ainverse_addr_87, i32 %Ainverse_load_47" [matrix_ti_mul.cpp:65]   --->   Operation 2563 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 2564 [1/2] (5.20ns)   --->   "%conv29_29 = fptrunc i64 %add_29" [matrix_ti_mul.cpp:64]   --->   Operation 2564 'fptrunc' 'conv29_29' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 2565 [1/2] (5.20ns)   --->   "%conv42_29 = fptrunc i64 %add41_29" [matrix_ti_mul.cpp:65]   --->   Operation 2565 'fptrunc' 'conv42_29' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 2566 [1/2] (5.20ns)   --->   "%conv29_30 = fptrunc i64 %add_30" [matrix_ti_mul.cpp:64]   --->   Operation 2566 'fptrunc' 'conv29_30' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 2567 [1/2] (5.20ns)   --->   "%conv42_30 = fptrunc i64 %add41_30" [matrix_ti_mul.cpp:65]   --->   Operation 2567 'fptrunc' 'conv42_30' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.25>
ST_115 : Operation 2568 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_23, i10 %A_addr_91, i32 %A_load_51, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2568 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2569 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_23, i10 %Ainverse_addr_88, i32 %Ainverse_load_49" [matrix_ti_mul.cpp:65]   --->   Operation 2569 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2570 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_24, i10 %A_addr_92, i32 %A_load_53, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2570 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_115 : Operation 2571 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_24, i10 %Ainverse_addr_89, i32 %Ainverse_load_51" [matrix_ti_mul.cpp:65]   --->   Operation 2571 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 116 <SV = 115> <Delay = 3.25>
ST_116 : Operation 2572 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_25, i10 %A_addr_93, i32 %A_load_55, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2572 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2573 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_25, i10 %Ainverse_addr_90, i32 %Ainverse_load_53" [matrix_ti_mul.cpp:65]   --->   Operation 2573 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2574 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_26, i10 %A_addr_94, i32 %A_load_57, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2574 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_116 : Operation 2575 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_26, i10 %Ainverse_addr_91, i32 %Ainverse_load_55" [matrix_ti_mul.cpp:65]   --->   Operation 2575 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 117 <SV = 116> <Delay = 3.25>
ST_117 : Operation 2576 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_27, i10 %A_addr_95, i32 %A_load_59, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2576 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2577 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_27, i10 %Ainverse_addr_92, i32 %Ainverse_load_57" [matrix_ti_mul.cpp:65]   --->   Operation 2577 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2578 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_28, i10 %A_addr_96, i32 %A_load_61, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2578 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_117 : Operation 2579 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_28, i10 %Ainverse_addr_93, i32 %Ainverse_load_59" [matrix_ti_mul.cpp:65]   --->   Operation 2579 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 118 <SV = 117> <Delay = 3.25>
ST_118 : Operation 2580 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matrix_ti_mul.cpp:61]   --->   Operation 2580 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2581 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_29, i10 %A_addr_97, i32 %A_load_63, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2581 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2582 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_29, i10 %Ainverse_addr_94, i32 %Ainverse_load_61" [matrix_ti_mul.cpp:65]   --->   Operation 2582 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2583 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %conv29_30, i10 %A_addr_98, i32 %A_load_65, i32 %A_load" [matrix_ti_mul.cpp:64]   --->   Operation 2583 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2584 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %conv42_30, i10 %Ainverse_addr_95, i32 %Ainverse_load_63" [matrix_ti_mul.cpp:65]   --->   Operation 2584 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 2585 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb132"   --->   Operation 2585 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 119 <SV = 66> <Delay = 4.98>
ST_119 : Operation 2586 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln69, void %bb131.split, i6, void %bb131.preheader" [matrix_ti_mul.cpp:69]   --->   Operation 2586 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2587 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 2587 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2588 [1/1] (1.42ns)   --->   "%icmp_ln69 = icmp_eq  i6 %i, i6" [matrix_ti_mul.cpp:69]   --->   Operation 2588 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2589 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 2589 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2590 [1/1] (1.82ns)   --->   "%add_ln69 = add i6 %i, i6" [matrix_ti_mul.cpp:69]   --->   Operation 2590 'add' 'add_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2591 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %bb131.split, void %bb.preheader" [matrix_ti_mul.cpp:69]   --->   Operation 2591 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2592 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i6 %i" [matrix_ti_mul.cpp:70]   --->   Operation 2592 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2593 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i6 %i" [matrix_ti_mul.cpp:70]   --->   Operation 2593 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2594 [1/1] (0.00ns)   --->   "%tmp_163 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i, i5" [matrix_ti_mul.cpp:70]   --->   Operation 2594 'bitconcatenate' 'tmp_163' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %tmp_163" [matrix_ti_mul.cpp:70]   --->   Operation 2595 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2596 [1/1] (0.00ns)   --->   "%tmp_232_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln70, i5" [matrix_ti_mul.cpp:70]   --->   Operation 2596 'bitconcatenate' 'tmp_232_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2597 [1/1] (1.73ns)   --->   "%add_ln70 = add i10 %zext_ln70_1, i10 %tmp_232_cast" [matrix_ti_mul.cpp:70]   --->   Operation 2597 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i10 %add_ln70" [matrix_ti_mul.cpp:70]   --->   Operation 2598 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2599 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64, i64 %zext_ln70_2" [matrix_ti_mul.cpp:70]   --->   Operation 2599 'getelementptr' 'A_addr_33' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2600 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64, i64 %zext_ln70" [matrix_ti_mul.cpp:72]   --->   Operation 2600 'getelementptr' 'A_addr_34' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2601 [1/1] (0.00ns)   --->   "%or_ln72 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2601 'or' 'or_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2602 [1/1] (0.00ns)   --->   "%tmp_164 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72" [matrix_ti_mul.cpp:72]   --->   Operation 2602 'bitconcatenate' 'tmp_164' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2603 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64, i64 %tmp_164" [matrix_ti_mul.cpp:72]   --->   Operation 2603 'getelementptr' 'A_addr_35' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2604 [1/1] (0.00ns)   --->   "%Ainverse_addr_96 = getelementptr i32 %Ainverse, i64, i64 %zext_ln70" [matrix_ti_mul.cpp:73]   --->   Operation 2604 'getelementptr' 'Ainverse_addr_96' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2605 [1/1] (0.00ns)   --->   "%Ainverse_addr_97 = getelementptr i32 %Ainverse, i64, i64 %tmp_164" [matrix_ti_mul.cpp:73]   --->   Operation 2605 'getelementptr' 'Ainverse_addr_97' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_119 : Operation 2606 [2/2] (3.25ns)   --->   "%divisor = load i10 %A_addr_33" [matrix_ti_mul.cpp:70]   --->   Operation 2606 'load' 'divisor' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2607 [2/2] (3.25ns)   --->   "%A_load_67 = load i10 %A_addr_34" [matrix_ti_mul.cpp:72]   --->   Operation 2607 'load' 'A_load_67' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2608 [2/2] (3.25ns)   --->   "%Ainverse_load_64 = load i10 %Ainverse_addr_96" [matrix_ti_mul.cpp:73]   --->   Operation 2608 'load' 'Ainverse_load_64' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 2609 [2/2] (3.25ns)   --->   "%Ainverse_load_65 = load i10 %Ainverse_addr_97" [matrix_ti_mul.cpp:73]   --->   Operation 2609 'load' 'Ainverse_load_65' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 120 <SV = 67> <Delay = 3.25>
ST_120 : Operation 2610 [1/1] (0.00ns)   --->   "%or_ln72_1 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2610 'or' 'or_ln72_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_120 : Operation 2611 [1/1] (0.00ns)   --->   "%tmp_165 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_1" [matrix_ti_mul.cpp:72]   --->   Operation 2611 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_120 : Operation 2612 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64, i64 %tmp_165" [matrix_ti_mul.cpp:72]   --->   Operation 2612 'getelementptr' 'A_addr_36' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_120 : Operation 2613 [1/1] (0.00ns)   --->   "%or_ln72_2 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2613 'or' 'or_ln72_2' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_120 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_166 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_2" [matrix_ti_mul.cpp:72]   --->   Operation 2614 'bitconcatenate' 'tmp_166' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_120 : Operation 2615 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr i32 %A, i64, i64 %tmp_166" [matrix_ti_mul.cpp:72]   --->   Operation 2615 'getelementptr' 'A_addr_37' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_120 : Operation 2616 [1/1] (0.00ns)   --->   "%Ainverse_addr_98 = getelementptr i32 %Ainverse, i64, i64 %tmp_165" [matrix_ti_mul.cpp:73]   --->   Operation 2616 'getelementptr' 'Ainverse_addr_98' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_120 : Operation 2617 [1/1] (0.00ns)   --->   "%Ainverse_addr_99 = getelementptr i32 %Ainverse, i64, i64 %tmp_166" [matrix_ti_mul.cpp:73]   --->   Operation 2617 'getelementptr' 'Ainverse_addr_99' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_120 : Operation 2618 [1/2] (3.25ns)   --->   "%divisor = load i10 %A_addr_33" [matrix_ti_mul.cpp:70]   --->   Operation 2618 'load' 'divisor' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2619 [1/2] (3.25ns)   --->   "%A_load_67 = load i10 %A_addr_34" [matrix_ti_mul.cpp:72]   --->   Operation 2619 'load' 'A_load_67' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2620 [1/2] (3.25ns)   --->   "%Ainverse_load_64 = load i10 %Ainverse_addr_96" [matrix_ti_mul.cpp:73]   --->   Operation 2620 'load' 'Ainverse_load_64' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2621 [2/2] (3.25ns)   --->   "%A_load_68 = load i10 %A_addr_35" [matrix_ti_mul.cpp:72]   --->   Operation 2621 'load' 'A_load_68' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2622 [1/2] (3.25ns)   --->   "%Ainverse_load_65 = load i10 %Ainverse_addr_97" [matrix_ti_mul.cpp:73]   --->   Operation 2622 'load' 'Ainverse_load_65' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2623 [2/2] (3.25ns)   --->   "%A_load_69 = load i10 %A_addr_36" [matrix_ti_mul.cpp:72]   --->   Operation 2623 'load' 'A_load_69' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2624 [2/2] (3.25ns)   --->   "%Ainverse_load_66 = load i10 %Ainverse_addr_98" [matrix_ti_mul.cpp:73]   --->   Operation 2624 'load' 'Ainverse_load_66' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_120 : Operation 2625 [2/2] (3.25ns)   --->   "%Ainverse_load_67 = load i10 %Ainverse_addr_99" [matrix_ti_mul.cpp:73]   --->   Operation 2625 'load' 'Ainverse_load_67' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 121 <SV = 68> <Delay = 6.07>
ST_121 : Operation 2626 [1/1] (0.00ns)   --->   "%or_ln72_3 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2626 'or' 'or_ln72_3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_121 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_167 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_3" [matrix_ti_mul.cpp:72]   --->   Operation 2627 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_121 : Operation 2628 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr i32 %A, i64, i64 %tmp_167" [matrix_ti_mul.cpp:72]   --->   Operation 2628 'getelementptr' 'A_addr_38' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_121 : Operation 2629 [1/1] (0.00ns)   --->   "%or_ln72_4 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2629 'or' 'or_ln72_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_121 : Operation 2630 [1/1] (0.00ns)   --->   "%tmp_168 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_4" [matrix_ti_mul.cpp:72]   --->   Operation 2630 'bitconcatenate' 'tmp_168' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_121 : Operation 2631 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr i32 %A, i64, i64 %tmp_168" [matrix_ti_mul.cpp:72]   --->   Operation 2631 'getelementptr' 'A_addr_39' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_121 : Operation 2632 [1/1] (0.00ns)   --->   "%Ainverse_addr_100 = getelementptr i32 %Ainverse, i64, i64 %tmp_167" [matrix_ti_mul.cpp:73]   --->   Operation 2632 'getelementptr' 'Ainverse_addr_100' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_121 : Operation 2633 [1/1] (0.00ns)   --->   "%Ainverse_addr_101 = getelementptr i32 %Ainverse, i64, i64 %tmp_168" [matrix_ti_mul.cpp:73]   --->   Operation 2633 'getelementptr' 'Ainverse_addr_101' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_121 : Operation 2634 [16/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2634 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2635 [16/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2635 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2636 [1/2] (3.25ns)   --->   "%A_load_68 = load i10 %A_addr_35" [matrix_ti_mul.cpp:72]   --->   Operation 2636 'load' 'A_load_68' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2637 [1/2] (3.25ns)   --->   "%A_load_69 = load i10 %A_addr_36" [matrix_ti_mul.cpp:72]   --->   Operation 2637 'load' 'A_load_69' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2638 [1/2] (3.25ns)   --->   "%Ainverse_load_66 = load i10 %Ainverse_addr_98" [matrix_ti_mul.cpp:73]   --->   Operation 2638 'load' 'Ainverse_load_66' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2639 [2/2] (3.25ns)   --->   "%A_load_70 = load i10 %A_addr_37" [matrix_ti_mul.cpp:72]   --->   Operation 2639 'load' 'A_load_70' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2640 [1/2] (3.25ns)   --->   "%Ainverse_load_67 = load i10 %Ainverse_addr_99" [matrix_ti_mul.cpp:73]   --->   Operation 2640 'load' 'Ainverse_load_67' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2641 [2/2] (3.25ns)   --->   "%A_load_71 = load i10 %A_addr_38" [matrix_ti_mul.cpp:72]   --->   Operation 2641 'load' 'A_load_71' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2642 [2/2] (3.25ns)   --->   "%Ainverse_load_68 = load i10 %Ainverse_addr_100" [matrix_ti_mul.cpp:73]   --->   Operation 2642 'load' 'Ainverse_load_68' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_121 : Operation 2643 [2/2] (3.25ns)   --->   "%Ainverse_load_69 = load i10 %Ainverse_addr_101" [matrix_ti_mul.cpp:73]   --->   Operation 2643 'load' 'Ainverse_load_69' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 122 <SV = 69> <Delay = 6.07>
ST_122 : Operation 2644 [1/1] (0.00ns)   --->   "%or_ln72_5 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2644 'or' 'or_ln72_5' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_122 : Operation 2645 [1/1] (0.00ns)   --->   "%tmp_169 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_5" [matrix_ti_mul.cpp:72]   --->   Operation 2645 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_122 : Operation 2646 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr i32 %A, i64, i64 %tmp_169" [matrix_ti_mul.cpp:72]   --->   Operation 2646 'getelementptr' 'A_addr_40' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_122 : Operation 2647 [1/1] (0.00ns)   --->   "%or_ln72_6 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2647 'or' 'or_ln72_6' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_122 : Operation 2648 [1/1] (0.00ns)   --->   "%tmp_170 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_6" [matrix_ti_mul.cpp:72]   --->   Operation 2648 'bitconcatenate' 'tmp_170' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_122 : Operation 2649 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr i32 %A, i64, i64 %tmp_170" [matrix_ti_mul.cpp:72]   --->   Operation 2649 'getelementptr' 'A_addr_41' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_122 : Operation 2650 [1/1] (0.00ns)   --->   "%Ainverse_addr_102 = getelementptr i32 %Ainverse, i64, i64 %tmp_169" [matrix_ti_mul.cpp:73]   --->   Operation 2650 'getelementptr' 'Ainverse_addr_102' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_122 : Operation 2651 [1/1] (0.00ns)   --->   "%Ainverse_addr_103 = getelementptr i32 %Ainverse, i64, i64 %tmp_170" [matrix_ti_mul.cpp:73]   --->   Operation 2651 'getelementptr' 'Ainverse_addr_103' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_122 : Operation 2652 [15/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2652 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2653 [15/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2653 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2654 [16/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2654 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2655 [16/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2655 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2656 [1/2] (3.25ns)   --->   "%A_load_70 = load i10 %A_addr_37" [matrix_ti_mul.cpp:72]   --->   Operation 2656 'load' 'A_load_70' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2657 [1/2] (3.25ns)   --->   "%A_load_71 = load i10 %A_addr_38" [matrix_ti_mul.cpp:72]   --->   Operation 2657 'load' 'A_load_71' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2658 [1/2] (3.25ns)   --->   "%Ainverse_load_68 = load i10 %Ainverse_addr_100" [matrix_ti_mul.cpp:73]   --->   Operation 2658 'load' 'Ainverse_load_68' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2659 [2/2] (3.25ns)   --->   "%A_load_72 = load i10 %A_addr_39" [matrix_ti_mul.cpp:72]   --->   Operation 2659 'load' 'A_load_72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2660 [1/2] (3.25ns)   --->   "%Ainverse_load_69 = load i10 %Ainverse_addr_101" [matrix_ti_mul.cpp:73]   --->   Operation 2660 'load' 'Ainverse_load_69' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2661 [2/2] (3.25ns)   --->   "%A_load_73 = load i10 %A_addr_40" [matrix_ti_mul.cpp:72]   --->   Operation 2661 'load' 'A_load_73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2662 [2/2] (3.25ns)   --->   "%Ainverse_load_70 = load i10 %Ainverse_addr_102" [matrix_ti_mul.cpp:73]   --->   Operation 2662 'load' 'Ainverse_load_70' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_122 : Operation 2663 [2/2] (3.25ns)   --->   "%Ainverse_load_71 = load i10 %Ainverse_addr_103" [matrix_ti_mul.cpp:73]   --->   Operation 2663 'load' 'Ainverse_load_71' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 123 <SV = 70> <Delay = 6.07>
ST_123 : Operation 2664 [1/1] (0.00ns)   --->   "%or_ln72_7 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2664 'or' 'or_ln72_7' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_123 : Operation 2665 [1/1] (0.00ns)   --->   "%tmp_171 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_7" [matrix_ti_mul.cpp:72]   --->   Operation 2665 'bitconcatenate' 'tmp_171' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_123 : Operation 2666 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr i32 %A, i64, i64 %tmp_171" [matrix_ti_mul.cpp:72]   --->   Operation 2666 'getelementptr' 'A_addr_42' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_123 : Operation 2667 [1/1] (0.00ns)   --->   "%or_ln72_8 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2667 'or' 'or_ln72_8' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_123 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_172 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_8" [matrix_ti_mul.cpp:72]   --->   Operation 2668 'bitconcatenate' 'tmp_172' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_123 : Operation 2669 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr i32 %A, i64, i64 %tmp_172" [matrix_ti_mul.cpp:72]   --->   Operation 2669 'getelementptr' 'A_addr_43' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_123 : Operation 2670 [1/1] (0.00ns)   --->   "%Ainverse_addr_104 = getelementptr i32 %Ainverse, i64, i64 %tmp_171" [matrix_ti_mul.cpp:73]   --->   Operation 2670 'getelementptr' 'Ainverse_addr_104' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_123 : Operation 2671 [1/1] (0.00ns)   --->   "%Ainverse_addr_105 = getelementptr i32 %Ainverse, i64, i64 %tmp_172" [matrix_ti_mul.cpp:73]   --->   Operation 2671 'getelementptr' 'Ainverse_addr_105' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_123 : Operation 2672 [14/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2672 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2673 [14/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2673 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2674 [15/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2674 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2675 [15/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2675 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2676 [16/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2676 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2677 [16/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2677 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2678 [1/2] (3.25ns)   --->   "%A_load_72 = load i10 %A_addr_39" [matrix_ti_mul.cpp:72]   --->   Operation 2678 'load' 'A_load_72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2679 [1/2] (3.25ns)   --->   "%A_load_73 = load i10 %A_addr_40" [matrix_ti_mul.cpp:72]   --->   Operation 2679 'load' 'A_load_73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2680 [1/2] (3.25ns)   --->   "%Ainverse_load_70 = load i10 %Ainverse_addr_102" [matrix_ti_mul.cpp:73]   --->   Operation 2680 'load' 'Ainverse_load_70' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2681 [2/2] (3.25ns)   --->   "%A_load_74 = load i10 %A_addr_41" [matrix_ti_mul.cpp:72]   --->   Operation 2681 'load' 'A_load_74' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2682 [1/2] (3.25ns)   --->   "%Ainverse_load_71 = load i10 %Ainverse_addr_103" [matrix_ti_mul.cpp:73]   --->   Operation 2682 'load' 'Ainverse_load_71' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2683 [2/2] (3.25ns)   --->   "%A_load_75 = load i10 %A_addr_42" [matrix_ti_mul.cpp:72]   --->   Operation 2683 'load' 'A_load_75' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2684 [2/2] (3.25ns)   --->   "%Ainverse_load_72 = load i10 %Ainverse_addr_104" [matrix_ti_mul.cpp:73]   --->   Operation 2684 'load' 'Ainverse_load_72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 2685 [2/2] (3.25ns)   --->   "%Ainverse_load_73 = load i10 %Ainverse_addr_105" [matrix_ti_mul.cpp:73]   --->   Operation 2685 'load' 'Ainverse_load_73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 124 <SV = 71> <Delay = 6.07>
ST_124 : Operation 2686 [1/1] (0.00ns)   --->   "%or_ln72_9 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2686 'or' 'or_ln72_9' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_124 : Operation 2687 [1/1] (0.00ns)   --->   "%tmp_173 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_9" [matrix_ti_mul.cpp:72]   --->   Operation 2687 'bitconcatenate' 'tmp_173' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_124 : Operation 2688 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr i32 %A, i64, i64 %tmp_173" [matrix_ti_mul.cpp:72]   --->   Operation 2688 'getelementptr' 'A_addr_44' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_124 : Operation 2689 [1/1] (0.00ns)   --->   "%or_ln72_10 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2689 'or' 'or_ln72_10' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_124 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_174 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_10" [matrix_ti_mul.cpp:72]   --->   Operation 2690 'bitconcatenate' 'tmp_174' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_124 : Operation 2691 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr i32 %A, i64, i64 %tmp_174" [matrix_ti_mul.cpp:72]   --->   Operation 2691 'getelementptr' 'A_addr_45' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_124 : Operation 2692 [1/1] (0.00ns)   --->   "%Ainverse_addr_106 = getelementptr i32 %Ainverse, i64, i64 %tmp_173" [matrix_ti_mul.cpp:73]   --->   Operation 2692 'getelementptr' 'Ainverse_addr_106' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_124 : Operation 2693 [1/1] (0.00ns)   --->   "%Ainverse_addr_107 = getelementptr i32 %Ainverse, i64, i64 %tmp_174" [matrix_ti_mul.cpp:73]   --->   Operation 2693 'getelementptr' 'Ainverse_addr_107' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_124 : Operation 2694 [13/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2694 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2695 [13/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2695 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2696 [14/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2696 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2697 [14/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2697 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2698 [15/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2698 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2699 [15/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2699 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2700 [16/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2700 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2701 [16/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2701 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2702 [1/2] (3.25ns)   --->   "%A_load_74 = load i10 %A_addr_41" [matrix_ti_mul.cpp:72]   --->   Operation 2702 'load' 'A_load_74' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2703 [1/2] (3.25ns)   --->   "%A_load_75 = load i10 %A_addr_42" [matrix_ti_mul.cpp:72]   --->   Operation 2703 'load' 'A_load_75' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2704 [1/2] (3.25ns)   --->   "%Ainverse_load_72 = load i10 %Ainverse_addr_104" [matrix_ti_mul.cpp:73]   --->   Operation 2704 'load' 'Ainverse_load_72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2705 [2/2] (3.25ns)   --->   "%A_load_76 = load i10 %A_addr_43" [matrix_ti_mul.cpp:72]   --->   Operation 2705 'load' 'A_load_76' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2706 [1/2] (3.25ns)   --->   "%Ainverse_load_73 = load i10 %Ainverse_addr_105" [matrix_ti_mul.cpp:73]   --->   Operation 2706 'load' 'Ainverse_load_73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2707 [2/2] (3.25ns)   --->   "%A_load_77 = load i10 %A_addr_44" [matrix_ti_mul.cpp:72]   --->   Operation 2707 'load' 'A_load_77' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2708 [2/2] (3.25ns)   --->   "%Ainverse_load_74 = load i10 %Ainverse_addr_106" [matrix_ti_mul.cpp:73]   --->   Operation 2708 'load' 'Ainverse_load_74' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 2709 [2/2] (3.25ns)   --->   "%Ainverse_load_75 = load i10 %Ainverse_addr_107" [matrix_ti_mul.cpp:73]   --->   Operation 2709 'load' 'Ainverse_load_75' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 125 <SV = 72> <Delay = 6.07>
ST_125 : Operation 2710 [1/1] (0.00ns)   --->   "%or_ln72_11 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2710 'or' 'or_ln72_11' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_125 : Operation 2711 [1/1] (0.00ns)   --->   "%tmp_175 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_11" [matrix_ti_mul.cpp:72]   --->   Operation 2711 'bitconcatenate' 'tmp_175' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_125 : Operation 2712 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr i32 %A, i64, i64 %tmp_175" [matrix_ti_mul.cpp:72]   --->   Operation 2712 'getelementptr' 'A_addr_46' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_125 : Operation 2713 [1/1] (0.00ns)   --->   "%or_ln72_12 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2713 'or' 'or_ln72_12' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_125 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_176 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_12" [matrix_ti_mul.cpp:72]   --->   Operation 2714 'bitconcatenate' 'tmp_176' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_125 : Operation 2715 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr i32 %A, i64, i64 %tmp_176" [matrix_ti_mul.cpp:72]   --->   Operation 2715 'getelementptr' 'A_addr_47' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_125 : Operation 2716 [1/1] (0.00ns)   --->   "%Ainverse_addr_108 = getelementptr i32 %Ainverse, i64, i64 %tmp_175" [matrix_ti_mul.cpp:73]   --->   Operation 2716 'getelementptr' 'Ainverse_addr_108' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_125 : Operation 2717 [1/1] (0.00ns)   --->   "%Ainverse_addr_109 = getelementptr i32 %Ainverse, i64, i64 %tmp_176" [matrix_ti_mul.cpp:73]   --->   Operation 2717 'getelementptr' 'Ainverse_addr_109' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_125 : Operation 2718 [12/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2718 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2719 [12/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2719 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2720 [13/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2720 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2721 [13/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2721 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2722 [14/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2722 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2723 [14/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2723 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2724 [15/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2724 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2725 [15/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2725 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2726 [16/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2726 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2727 [16/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2727 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2728 [1/2] (3.25ns)   --->   "%A_load_76 = load i10 %A_addr_43" [matrix_ti_mul.cpp:72]   --->   Operation 2728 'load' 'A_load_76' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2729 [1/2] (3.25ns)   --->   "%A_load_77 = load i10 %A_addr_44" [matrix_ti_mul.cpp:72]   --->   Operation 2729 'load' 'A_load_77' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2730 [1/2] (3.25ns)   --->   "%Ainverse_load_74 = load i10 %Ainverse_addr_106" [matrix_ti_mul.cpp:73]   --->   Operation 2730 'load' 'Ainverse_load_74' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2731 [2/2] (3.25ns)   --->   "%A_load_78 = load i10 %A_addr_45" [matrix_ti_mul.cpp:72]   --->   Operation 2731 'load' 'A_load_78' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2732 [1/2] (3.25ns)   --->   "%Ainverse_load_75 = load i10 %Ainverse_addr_107" [matrix_ti_mul.cpp:73]   --->   Operation 2732 'load' 'Ainverse_load_75' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2733 [2/2] (3.25ns)   --->   "%A_load_79 = load i10 %A_addr_46" [matrix_ti_mul.cpp:72]   --->   Operation 2733 'load' 'A_load_79' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2734 [2/2] (3.25ns)   --->   "%Ainverse_load_76 = load i10 %Ainverse_addr_108" [matrix_ti_mul.cpp:73]   --->   Operation 2734 'load' 'Ainverse_load_76' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_125 : Operation 2735 [2/2] (3.25ns)   --->   "%Ainverse_load_77 = load i10 %Ainverse_addr_109" [matrix_ti_mul.cpp:73]   --->   Operation 2735 'load' 'Ainverse_load_77' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 126 <SV = 73> <Delay = 6.07>
ST_126 : Operation 2736 [1/1] (0.00ns)   --->   "%or_ln72_13 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2736 'or' 'or_ln72_13' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_126 : Operation 2737 [1/1] (0.00ns)   --->   "%tmp_177 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_13" [matrix_ti_mul.cpp:72]   --->   Operation 2737 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_126 : Operation 2738 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr i32 %A, i64, i64 %tmp_177" [matrix_ti_mul.cpp:72]   --->   Operation 2738 'getelementptr' 'A_addr_48' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_126 : Operation 2739 [1/1] (0.00ns)   --->   "%or_ln72_14 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2739 'or' 'or_ln72_14' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_126 : Operation 2740 [1/1] (0.00ns)   --->   "%tmp_178 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_14" [matrix_ti_mul.cpp:72]   --->   Operation 2740 'bitconcatenate' 'tmp_178' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_126 : Operation 2741 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr i32 %A, i64, i64 %tmp_178" [matrix_ti_mul.cpp:72]   --->   Operation 2741 'getelementptr' 'A_addr_49' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_126 : Operation 2742 [1/1] (0.00ns)   --->   "%Ainverse_addr_110 = getelementptr i32 %Ainverse, i64, i64 %tmp_177" [matrix_ti_mul.cpp:73]   --->   Operation 2742 'getelementptr' 'Ainverse_addr_110' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_126 : Operation 2743 [1/1] (0.00ns)   --->   "%Ainverse_addr_111 = getelementptr i32 %Ainverse, i64, i64 %tmp_178" [matrix_ti_mul.cpp:73]   --->   Operation 2743 'getelementptr' 'Ainverse_addr_111' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_126 : Operation 2744 [11/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2744 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2745 [11/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2745 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2746 [12/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2746 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2747 [12/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2747 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2748 [13/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2748 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2749 [13/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2749 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2750 [14/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2750 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2751 [14/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2751 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2752 [15/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2752 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2753 [15/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2753 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2754 [16/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2754 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2755 [16/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2755 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2756 [1/2] (3.25ns)   --->   "%A_load_78 = load i10 %A_addr_45" [matrix_ti_mul.cpp:72]   --->   Operation 2756 'load' 'A_load_78' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2757 [1/2] (3.25ns)   --->   "%A_load_79 = load i10 %A_addr_46" [matrix_ti_mul.cpp:72]   --->   Operation 2757 'load' 'A_load_79' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2758 [1/2] (3.25ns)   --->   "%Ainverse_load_76 = load i10 %Ainverse_addr_108" [matrix_ti_mul.cpp:73]   --->   Operation 2758 'load' 'Ainverse_load_76' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2759 [2/2] (3.25ns)   --->   "%A_load_80 = load i10 %A_addr_47" [matrix_ti_mul.cpp:72]   --->   Operation 2759 'load' 'A_load_80' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2760 [1/2] (3.25ns)   --->   "%Ainverse_load_77 = load i10 %Ainverse_addr_109" [matrix_ti_mul.cpp:73]   --->   Operation 2760 'load' 'Ainverse_load_77' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2761 [2/2] (3.25ns)   --->   "%A_load_81 = load i10 %A_addr_48" [matrix_ti_mul.cpp:72]   --->   Operation 2761 'load' 'A_load_81' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2762 [2/2] (3.25ns)   --->   "%Ainverse_load_78 = load i10 %Ainverse_addr_110" [matrix_ti_mul.cpp:73]   --->   Operation 2762 'load' 'Ainverse_load_78' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_126 : Operation 2763 [2/2] (3.25ns)   --->   "%Ainverse_load_79 = load i10 %Ainverse_addr_111" [matrix_ti_mul.cpp:73]   --->   Operation 2763 'load' 'Ainverse_load_79' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 127 <SV = 74> <Delay = 6.07>
ST_127 : Operation 2764 [1/1] (0.00ns)   --->   "%or_ln72_15 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2764 'or' 'or_ln72_15' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_127 : Operation 2765 [1/1] (0.00ns)   --->   "%tmp_179 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_15" [matrix_ti_mul.cpp:72]   --->   Operation 2765 'bitconcatenate' 'tmp_179' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_127 : Operation 2766 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr i32 %A, i64, i64 %tmp_179" [matrix_ti_mul.cpp:72]   --->   Operation 2766 'getelementptr' 'A_addr_50' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_127 : Operation 2767 [1/1] (0.00ns)   --->   "%or_ln72_16 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2767 'or' 'or_ln72_16' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_127 : Operation 2768 [1/1] (0.00ns)   --->   "%tmp_180 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_16" [matrix_ti_mul.cpp:72]   --->   Operation 2768 'bitconcatenate' 'tmp_180' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_127 : Operation 2769 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr i32 %A, i64, i64 %tmp_180" [matrix_ti_mul.cpp:72]   --->   Operation 2769 'getelementptr' 'A_addr_51' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_127 : Operation 2770 [1/1] (0.00ns)   --->   "%Ainverse_addr_112 = getelementptr i32 %Ainverse, i64, i64 %tmp_179" [matrix_ti_mul.cpp:73]   --->   Operation 2770 'getelementptr' 'Ainverse_addr_112' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_127 : Operation 2771 [1/1] (0.00ns)   --->   "%Ainverse_addr_113 = getelementptr i32 %Ainverse, i64, i64 %tmp_180" [matrix_ti_mul.cpp:73]   --->   Operation 2771 'getelementptr' 'Ainverse_addr_113' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_127 : Operation 2772 [10/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2772 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2773 [10/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2773 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2774 [11/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2774 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2775 [11/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2775 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2776 [12/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2776 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2777 [12/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2777 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2778 [13/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2778 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2779 [13/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2779 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2780 [14/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2780 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2781 [14/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2781 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2782 [15/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2782 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2783 [15/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2783 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2784 [16/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2784 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2785 [16/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2785 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2786 [1/2] (3.25ns)   --->   "%A_load_80 = load i10 %A_addr_47" [matrix_ti_mul.cpp:72]   --->   Operation 2786 'load' 'A_load_80' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2787 [1/2] (3.25ns)   --->   "%A_load_81 = load i10 %A_addr_48" [matrix_ti_mul.cpp:72]   --->   Operation 2787 'load' 'A_load_81' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2788 [1/2] (3.25ns)   --->   "%Ainverse_load_78 = load i10 %Ainverse_addr_110" [matrix_ti_mul.cpp:73]   --->   Operation 2788 'load' 'Ainverse_load_78' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2789 [2/2] (3.25ns)   --->   "%A_load_82 = load i10 %A_addr_49" [matrix_ti_mul.cpp:72]   --->   Operation 2789 'load' 'A_load_82' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2790 [1/2] (3.25ns)   --->   "%Ainverse_load_79 = load i10 %Ainverse_addr_111" [matrix_ti_mul.cpp:73]   --->   Operation 2790 'load' 'Ainverse_load_79' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2791 [2/2] (3.25ns)   --->   "%A_load_83 = load i10 %A_addr_50" [matrix_ti_mul.cpp:72]   --->   Operation 2791 'load' 'A_load_83' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2792 [2/2] (3.25ns)   --->   "%Ainverse_load_80 = load i10 %Ainverse_addr_112" [matrix_ti_mul.cpp:73]   --->   Operation 2792 'load' 'Ainverse_load_80' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_127 : Operation 2793 [2/2] (3.25ns)   --->   "%Ainverse_load_81 = load i10 %Ainverse_addr_113" [matrix_ti_mul.cpp:73]   --->   Operation 2793 'load' 'Ainverse_load_81' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 128 <SV = 75> <Delay = 6.07>
ST_128 : Operation 2794 [1/1] (0.00ns)   --->   "%or_ln72_17 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2794 'or' 'or_ln72_17' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_128 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_181 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_17" [matrix_ti_mul.cpp:72]   --->   Operation 2795 'bitconcatenate' 'tmp_181' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_128 : Operation 2796 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr i32 %A, i64, i64 %tmp_181" [matrix_ti_mul.cpp:72]   --->   Operation 2796 'getelementptr' 'A_addr_52' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_128 : Operation 2797 [1/1] (0.00ns)   --->   "%or_ln72_18 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2797 'or' 'or_ln72_18' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_128 : Operation 2798 [1/1] (0.00ns)   --->   "%tmp_182 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_18" [matrix_ti_mul.cpp:72]   --->   Operation 2798 'bitconcatenate' 'tmp_182' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_128 : Operation 2799 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr i32 %A, i64, i64 %tmp_182" [matrix_ti_mul.cpp:72]   --->   Operation 2799 'getelementptr' 'A_addr_53' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_128 : Operation 2800 [1/1] (0.00ns)   --->   "%Ainverse_addr_114 = getelementptr i32 %Ainverse, i64, i64 %tmp_181" [matrix_ti_mul.cpp:73]   --->   Operation 2800 'getelementptr' 'Ainverse_addr_114' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_128 : Operation 2801 [1/1] (0.00ns)   --->   "%Ainverse_addr_115 = getelementptr i32 %Ainverse, i64, i64 %tmp_182" [matrix_ti_mul.cpp:73]   --->   Operation 2801 'getelementptr' 'Ainverse_addr_115' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_128 : Operation 2802 [9/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2802 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2803 [9/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2803 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2804 [10/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2804 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2805 [10/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2805 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2806 [11/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2806 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2807 [11/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2807 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2808 [12/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2808 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2809 [12/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2809 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2810 [13/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2810 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2811 [13/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2811 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2812 [14/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2812 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2813 [14/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2813 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2814 [15/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2814 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2815 [15/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2815 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2816 [16/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2816 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2817 [16/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2817 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2818 [1/2] (3.25ns)   --->   "%A_load_82 = load i10 %A_addr_49" [matrix_ti_mul.cpp:72]   --->   Operation 2818 'load' 'A_load_82' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2819 [1/2] (3.25ns)   --->   "%A_load_83 = load i10 %A_addr_50" [matrix_ti_mul.cpp:72]   --->   Operation 2819 'load' 'A_load_83' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2820 [1/2] (3.25ns)   --->   "%Ainverse_load_80 = load i10 %Ainverse_addr_112" [matrix_ti_mul.cpp:73]   --->   Operation 2820 'load' 'Ainverse_load_80' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2821 [2/2] (3.25ns)   --->   "%A_load_84 = load i10 %A_addr_51" [matrix_ti_mul.cpp:72]   --->   Operation 2821 'load' 'A_load_84' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2822 [1/2] (3.25ns)   --->   "%Ainverse_load_81 = load i10 %Ainverse_addr_113" [matrix_ti_mul.cpp:73]   --->   Operation 2822 'load' 'Ainverse_load_81' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2823 [2/2] (3.25ns)   --->   "%A_load_85 = load i10 %A_addr_52" [matrix_ti_mul.cpp:72]   --->   Operation 2823 'load' 'A_load_85' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2824 [2/2] (3.25ns)   --->   "%Ainverse_load_82 = load i10 %Ainverse_addr_114" [matrix_ti_mul.cpp:73]   --->   Operation 2824 'load' 'Ainverse_load_82' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 2825 [2/2] (3.25ns)   --->   "%Ainverse_load_83 = load i10 %Ainverse_addr_115" [matrix_ti_mul.cpp:73]   --->   Operation 2825 'load' 'Ainverse_load_83' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 129 <SV = 76> <Delay = 6.07>
ST_129 : Operation 2826 [1/1] (0.00ns)   --->   "%or_ln72_19 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2826 'or' 'or_ln72_19' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_129 : Operation 2827 [1/1] (0.00ns)   --->   "%tmp_183 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_19" [matrix_ti_mul.cpp:72]   --->   Operation 2827 'bitconcatenate' 'tmp_183' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_129 : Operation 2828 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr i32 %A, i64, i64 %tmp_183" [matrix_ti_mul.cpp:72]   --->   Operation 2828 'getelementptr' 'A_addr_54' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_129 : Operation 2829 [1/1] (0.00ns)   --->   "%or_ln72_20 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2829 'or' 'or_ln72_20' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_129 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp_184 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_20" [matrix_ti_mul.cpp:72]   --->   Operation 2830 'bitconcatenate' 'tmp_184' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_129 : Operation 2831 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr i32 %A, i64, i64 %tmp_184" [matrix_ti_mul.cpp:72]   --->   Operation 2831 'getelementptr' 'A_addr_55' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_129 : Operation 2832 [1/1] (0.00ns)   --->   "%Ainverse_addr_116 = getelementptr i32 %Ainverse, i64, i64 %tmp_183" [matrix_ti_mul.cpp:73]   --->   Operation 2832 'getelementptr' 'Ainverse_addr_116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_129 : Operation 2833 [1/1] (0.00ns)   --->   "%Ainverse_addr_117 = getelementptr i32 %Ainverse, i64, i64 %tmp_184" [matrix_ti_mul.cpp:73]   --->   Operation 2833 'getelementptr' 'Ainverse_addr_117' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_129 : Operation 2834 [8/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2834 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2835 [8/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2835 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2836 [9/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2836 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2837 [9/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2837 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2838 [10/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2838 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2839 [10/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2839 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2840 [11/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2840 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2841 [11/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2841 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2842 [12/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2842 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2843 [12/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2843 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2844 [13/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2844 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2845 [13/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2845 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2846 [14/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2846 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2847 [14/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2847 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2848 [15/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2848 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2849 [15/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2849 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2850 [16/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2850 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2851 [16/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2851 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2852 [1/2] (3.25ns)   --->   "%A_load_84 = load i10 %A_addr_51" [matrix_ti_mul.cpp:72]   --->   Operation 2852 'load' 'A_load_84' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2853 [1/2] (3.25ns)   --->   "%A_load_85 = load i10 %A_addr_52" [matrix_ti_mul.cpp:72]   --->   Operation 2853 'load' 'A_load_85' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2854 [1/2] (3.25ns)   --->   "%Ainverse_load_82 = load i10 %Ainverse_addr_114" [matrix_ti_mul.cpp:73]   --->   Operation 2854 'load' 'Ainverse_load_82' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2855 [2/2] (3.25ns)   --->   "%A_load_86 = load i10 %A_addr_53" [matrix_ti_mul.cpp:72]   --->   Operation 2855 'load' 'A_load_86' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2856 [1/2] (3.25ns)   --->   "%Ainverse_load_83 = load i10 %Ainverse_addr_115" [matrix_ti_mul.cpp:73]   --->   Operation 2856 'load' 'Ainverse_load_83' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2857 [2/2] (3.25ns)   --->   "%A_load_87 = load i10 %A_addr_54" [matrix_ti_mul.cpp:72]   --->   Operation 2857 'load' 'A_load_87' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2858 [2/2] (3.25ns)   --->   "%Ainverse_load_84 = load i10 %Ainverse_addr_116" [matrix_ti_mul.cpp:73]   --->   Operation 2858 'load' 'Ainverse_load_84' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 2859 [2/2] (3.25ns)   --->   "%Ainverse_load_85 = load i10 %Ainverse_addr_117" [matrix_ti_mul.cpp:73]   --->   Operation 2859 'load' 'Ainverse_load_85' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 130 <SV = 77> <Delay = 6.07>
ST_130 : Operation 2860 [1/1] (0.00ns)   --->   "%or_ln72_21 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2860 'or' 'or_ln72_21' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_130 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_185 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_21" [matrix_ti_mul.cpp:72]   --->   Operation 2861 'bitconcatenate' 'tmp_185' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_130 : Operation 2862 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr i32 %A, i64, i64 %tmp_185" [matrix_ti_mul.cpp:72]   --->   Operation 2862 'getelementptr' 'A_addr_56' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_130 : Operation 2863 [1/1] (0.00ns)   --->   "%or_ln72_22 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2863 'or' 'or_ln72_22' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_130 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_186 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_22" [matrix_ti_mul.cpp:72]   --->   Operation 2864 'bitconcatenate' 'tmp_186' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_130 : Operation 2865 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr i32 %A, i64, i64 %tmp_186" [matrix_ti_mul.cpp:72]   --->   Operation 2865 'getelementptr' 'A_addr_57' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_130 : Operation 2866 [1/1] (0.00ns)   --->   "%Ainverse_addr_118 = getelementptr i32 %Ainverse, i64, i64 %tmp_185" [matrix_ti_mul.cpp:73]   --->   Operation 2866 'getelementptr' 'Ainverse_addr_118' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_130 : Operation 2867 [1/1] (0.00ns)   --->   "%Ainverse_addr_119 = getelementptr i32 %Ainverse, i64, i64 %tmp_186" [matrix_ti_mul.cpp:73]   --->   Operation 2867 'getelementptr' 'Ainverse_addr_119' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_130 : Operation 2868 [7/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2868 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2869 [7/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2869 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2870 [8/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2870 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2871 [8/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2871 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2872 [9/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2872 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2873 [9/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2873 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2874 [10/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2874 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2875 [10/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2875 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2876 [11/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2876 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2877 [11/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2877 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2878 [12/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2878 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2879 [12/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2879 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2880 [13/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2880 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2881 [13/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2881 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2882 [14/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2882 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2883 [14/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2883 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2884 [15/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2884 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2885 [15/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2885 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2886 [16/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2886 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2887 [16/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2887 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2888 [1/2] (3.25ns)   --->   "%A_load_86 = load i10 %A_addr_53" [matrix_ti_mul.cpp:72]   --->   Operation 2888 'load' 'A_load_86' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2889 [1/2] (3.25ns)   --->   "%A_load_87 = load i10 %A_addr_54" [matrix_ti_mul.cpp:72]   --->   Operation 2889 'load' 'A_load_87' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2890 [1/2] (3.25ns)   --->   "%Ainverse_load_84 = load i10 %Ainverse_addr_116" [matrix_ti_mul.cpp:73]   --->   Operation 2890 'load' 'Ainverse_load_84' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2891 [2/2] (3.25ns)   --->   "%A_load_88 = load i10 %A_addr_55" [matrix_ti_mul.cpp:72]   --->   Operation 2891 'load' 'A_load_88' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2892 [1/2] (3.25ns)   --->   "%Ainverse_load_85 = load i10 %Ainverse_addr_117" [matrix_ti_mul.cpp:73]   --->   Operation 2892 'load' 'Ainverse_load_85' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2893 [2/2] (3.25ns)   --->   "%A_load_89 = load i10 %A_addr_56" [matrix_ti_mul.cpp:72]   --->   Operation 2893 'load' 'A_load_89' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2894 [2/2] (3.25ns)   --->   "%Ainverse_load_86 = load i10 %Ainverse_addr_118" [matrix_ti_mul.cpp:73]   --->   Operation 2894 'load' 'Ainverse_load_86' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_130 : Operation 2895 [2/2] (3.25ns)   --->   "%Ainverse_load_87 = load i10 %Ainverse_addr_119" [matrix_ti_mul.cpp:73]   --->   Operation 2895 'load' 'Ainverse_load_87' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 131 <SV = 78> <Delay = 6.07>
ST_131 : Operation 2896 [1/1] (0.00ns)   --->   "%or_ln72_23 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2896 'or' 'or_ln72_23' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_131 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_187 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_23" [matrix_ti_mul.cpp:72]   --->   Operation 2897 'bitconcatenate' 'tmp_187' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_131 : Operation 2898 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr i32 %A, i64, i64 %tmp_187" [matrix_ti_mul.cpp:72]   --->   Operation 2898 'getelementptr' 'A_addr_58' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_131 : Operation 2899 [1/1] (0.00ns)   --->   "%or_ln72_24 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2899 'or' 'or_ln72_24' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_131 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_188 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_24" [matrix_ti_mul.cpp:72]   --->   Operation 2900 'bitconcatenate' 'tmp_188' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_131 : Operation 2901 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr i32 %A, i64, i64 %tmp_188" [matrix_ti_mul.cpp:72]   --->   Operation 2901 'getelementptr' 'A_addr_59' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_131 : Operation 2902 [1/1] (0.00ns)   --->   "%Ainverse_addr_120 = getelementptr i32 %Ainverse, i64, i64 %tmp_187" [matrix_ti_mul.cpp:73]   --->   Operation 2902 'getelementptr' 'Ainverse_addr_120' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_131 : Operation 2903 [1/1] (0.00ns)   --->   "%Ainverse_addr_121 = getelementptr i32 %Ainverse, i64, i64 %tmp_188" [matrix_ti_mul.cpp:73]   --->   Operation 2903 'getelementptr' 'Ainverse_addr_121' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_131 : Operation 2904 [6/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2904 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2905 [6/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2905 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2906 [7/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2906 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2907 [7/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2907 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2908 [8/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2908 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2909 [8/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2909 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2910 [9/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2910 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2911 [9/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2911 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2912 [10/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2912 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2913 [10/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2913 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2914 [11/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2914 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2915 [11/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2915 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2916 [12/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2916 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2917 [12/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2917 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2918 [13/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2918 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2919 [13/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2919 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2920 [14/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2920 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2921 [14/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2921 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2922 [15/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2922 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2923 [15/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2923 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2924 [16/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2924 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2925 [16/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2925 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2926 [1/2] (3.25ns)   --->   "%A_load_88 = load i10 %A_addr_55" [matrix_ti_mul.cpp:72]   --->   Operation 2926 'load' 'A_load_88' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2927 [1/2] (3.25ns)   --->   "%A_load_89 = load i10 %A_addr_56" [matrix_ti_mul.cpp:72]   --->   Operation 2927 'load' 'A_load_89' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2928 [1/2] (3.25ns)   --->   "%Ainverse_load_86 = load i10 %Ainverse_addr_118" [matrix_ti_mul.cpp:73]   --->   Operation 2928 'load' 'Ainverse_load_86' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2929 [2/2] (3.25ns)   --->   "%A_load_90 = load i10 %A_addr_57" [matrix_ti_mul.cpp:72]   --->   Operation 2929 'load' 'A_load_90' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2930 [1/2] (3.25ns)   --->   "%Ainverse_load_87 = load i10 %Ainverse_addr_119" [matrix_ti_mul.cpp:73]   --->   Operation 2930 'load' 'Ainverse_load_87' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2931 [2/2] (3.25ns)   --->   "%A_load_91 = load i10 %A_addr_58" [matrix_ti_mul.cpp:72]   --->   Operation 2931 'load' 'A_load_91' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2932 [2/2] (3.25ns)   --->   "%Ainverse_load_88 = load i10 %Ainverse_addr_120" [matrix_ti_mul.cpp:73]   --->   Operation 2932 'load' 'Ainverse_load_88' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_131 : Operation 2933 [2/2] (3.25ns)   --->   "%Ainverse_load_89 = load i10 %Ainverse_addr_121" [matrix_ti_mul.cpp:73]   --->   Operation 2933 'load' 'Ainverse_load_89' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 132 <SV = 79> <Delay = 6.07>
ST_132 : Operation 2934 [1/1] (0.00ns)   --->   "%or_ln72_25 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2934 'or' 'or_ln72_25' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 2935 [1/1] (0.00ns)   --->   "%tmp_189 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_25" [matrix_ti_mul.cpp:72]   --->   Operation 2935 'bitconcatenate' 'tmp_189' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 2936 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr i32 %A, i64, i64 %tmp_189" [matrix_ti_mul.cpp:72]   --->   Operation 2936 'getelementptr' 'A_addr_60' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 2937 [1/1] (0.00ns)   --->   "%or_ln72_26 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2937 'or' 'or_ln72_26' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_190 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_26" [matrix_ti_mul.cpp:72]   --->   Operation 2938 'bitconcatenate' 'tmp_190' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 2939 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr i32 %A, i64, i64 %tmp_190" [matrix_ti_mul.cpp:72]   --->   Operation 2939 'getelementptr' 'A_addr_61' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 2940 [1/1] (0.00ns)   --->   "%Ainverse_addr_122 = getelementptr i32 %Ainverse, i64, i64 %tmp_189" [matrix_ti_mul.cpp:73]   --->   Operation 2940 'getelementptr' 'Ainverse_addr_122' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 2941 [1/1] (0.00ns)   --->   "%Ainverse_addr_123 = getelementptr i32 %Ainverse, i64, i64 %tmp_190" [matrix_ti_mul.cpp:73]   --->   Operation 2941 'getelementptr' 'Ainverse_addr_123' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_132 : Operation 2942 [5/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2942 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2943 [5/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2943 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2944 [6/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2944 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2945 [6/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2945 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2946 [7/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2946 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2947 [7/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2947 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2948 [8/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2948 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2949 [8/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2949 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2950 [9/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2950 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2951 [9/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2951 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2952 [10/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2952 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2953 [10/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2953 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2954 [11/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2954 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2955 [11/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2955 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2956 [12/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2956 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2957 [12/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2957 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2958 [13/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2958 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2959 [13/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2959 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2960 [14/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2960 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2961 [14/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2961 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2962 [15/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2962 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2963 [15/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2963 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2964 [16/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2964 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2965 [16/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2965 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2966 [1/2] (3.25ns)   --->   "%A_load_90 = load i10 %A_addr_57" [matrix_ti_mul.cpp:72]   --->   Operation 2966 'load' 'A_load_90' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2967 [1/2] (3.25ns)   --->   "%A_load_91 = load i10 %A_addr_58" [matrix_ti_mul.cpp:72]   --->   Operation 2967 'load' 'A_load_91' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2968 [1/2] (3.25ns)   --->   "%Ainverse_load_88 = load i10 %Ainverse_addr_120" [matrix_ti_mul.cpp:73]   --->   Operation 2968 'load' 'Ainverse_load_88' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2969 [2/2] (3.25ns)   --->   "%A_load_92 = load i10 %A_addr_59" [matrix_ti_mul.cpp:72]   --->   Operation 2969 'load' 'A_load_92' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2970 [1/2] (3.25ns)   --->   "%Ainverse_load_89 = load i10 %Ainverse_addr_121" [matrix_ti_mul.cpp:73]   --->   Operation 2970 'load' 'Ainverse_load_89' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2971 [2/2] (3.25ns)   --->   "%A_load_93 = load i10 %A_addr_60" [matrix_ti_mul.cpp:72]   --->   Operation 2971 'load' 'A_load_93' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2972 [2/2] (3.25ns)   --->   "%Ainverse_load_90 = load i10 %Ainverse_addr_122" [matrix_ti_mul.cpp:73]   --->   Operation 2972 'load' 'Ainverse_load_90' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_132 : Operation 2973 [2/2] (3.25ns)   --->   "%Ainverse_load_91 = load i10 %Ainverse_addr_123" [matrix_ti_mul.cpp:73]   --->   Operation 2973 'load' 'Ainverse_load_91' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 133 <SV = 80> <Delay = 6.07>
ST_133 : Operation 2974 [1/1] (0.00ns)   --->   "%or_ln72_27 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2974 'or' 'or_ln72_27' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_133 : Operation 2975 [1/1] (0.00ns)   --->   "%tmp_191 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_27" [matrix_ti_mul.cpp:72]   --->   Operation 2975 'bitconcatenate' 'tmp_191' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_133 : Operation 2976 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr i32 %A, i64, i64 %tmp_191" [matrix_ti_mul.cpp:72]   --->   Operation 2976 'getelementptr' 'A_addr_62' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_133 : Operation 2977 [1/1] (0.00ns)   --->   "%or_ln72_28 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 2977 'or' 'or_ln72_28' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_133 : Operation 2978 [1/1] (0.00ns)   --->   "%tmp_192 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_28" [matrix_ti_mul.cpp:72]   --->   Operation 2978 'bitconcatenate' 'tmp_192' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_133 : Operation 2979 [1/1] (0.00ns)   --->   "%A_addr_63 = getelementptr i32 %A, i64, i64 %tmp_192" [matrix_ti_mul.cpp:72]   --->   Operation 2979 'getelementptr' 'A_addr_63' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_133 : Operation 2980 [1/1] (0.00ns)   --->   "%Ainverse_addr_124 = getelementptr i32 %Ainverse, i64, i64 %tmp_191" [matrix_ti_mul.cpp:73]   --->   Operation 2980 'getelementptr' 'Ainverse_addr_124' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_133 : Operation 2981 [1/1] (0.00ns)   --->   "%Ainverse_addr_125 = getelementptr i32 %Ainverse, i64, i64 %tmp_192" [matrix_ti_mul.cpp:73]   --->   Operation 2981 'getelementptr' 'Ainverse_addr_125' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_133 : Operation 2982 [4/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2982 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2983 [4/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2983 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2984 [5/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2984 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2985 [5/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2985 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2986 [6/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2986 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2987 [6/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2987 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2988 [7/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2988 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2989 [7/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2989 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2990 [8/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2990 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2991 [8/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2991 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2992 [9/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2992 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2993 [9/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2993 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2994 [10/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2994 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2995 [10/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2995 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2996 [11/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2996 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2997 [11/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2997 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2998 [12/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 2998 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2999 [12/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 2999 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3000 [13/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3000 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3001 [13/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3001 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3002 [14/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3002 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3003 [14/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3003 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3004 [15/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3004 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3005 [15/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3005 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3006 [16/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3006 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3007 [16/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3007 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 3008 [1/2] (3.25ns)   --->   "%A_load_92 = load i10 %A_addr_59" [matrix_ti_mul.cpp:72]   --->   Operation 3008 'load' 'A_load_92' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 3009 [1/2] (3.25ns)   --->   "%A_load_93 = load i10 %A_addr_60" [matrix_ti_mul.cpp:72]   --->   Operation 3009 'load' 'A_load_93' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 3010 [1/2] (3.25ns)   --->   "%Ainverse_load_90 = load i10 %Ainverse_addr_122" [matrix_ti_mul.cpp:73]   --->   Operation 3010 'load' 'Ainverse_load_90' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 3011 [2/2] (3.25ns)   --->   "%A_load_94 = load i10 %A_addr_61" [matrix_ti_mul.cpp:72]   --->   Operation 3011 'load' 'A_load_94' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 3012 [1/2] (3.25ns)   --->   "%Ainverse_load_91 = load i10 %Ainverse_addr_123" [matrix_ti_mul.cpp:73]   --->   Operation 3012 'load' 'Ainverse_load_91' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 3013 [2/2] (3.25ns)   --->   "%A_load_95 = load i10 %A_addr_62" [matrix_ti_mul.cpp:72]   --->   Operation 3013 'load' 'A_load_95' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 3014 [2/2] (3.25ns)   --->   "%Ainverse_load_92 = load i10 %Ainverse_addr_124" [matrix_ti_mul.cpp:73]   --->   Operation 3014 'load' 'Ainverse_load_92' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 3015 [2/2] (3.25ns)   --->   "%Ainverse_load_93 = load i10 %Ainverse_addr_125" [matrix_ti_mul.cpp:73]   --->   Operation 3015 'load' 'Ainverse_load_93' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 134 <SV = 81> <Delay = 6.07>
ST_134 : Operation 3016 [1/1] (0.00ns)   --->   "%or_ln72_29 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 3016 'or' 'or_ln72_29' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_134 : Operation 3017 [1/1] (0.00ns)   --->   "%tmp_193 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_29" [matrix_ti_mul.cpp:72]   --->   Operation 3017 'bitconcatenate' 'tmp_193' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_134 : Operation 3018 [1/1] (0.00ns)   --->   "%A_addr_64 = getelementptr i32 %A, i64, i64 %tmp_193" [matrix_ti_mul.cpp:72]   --->   Operation 3018 'getelementptr' 'A_addr_64' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_134 : Operation 3019 [1/1] (0.00ns)   --->   "%or_ln72_30 = or i11 %tmp_163, i11" [matrix_ti_mul.cpp:72]   --->   Operation 3019 'or' 'or_ln72_30' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_134 : Operation 3020 [1/1] (0.00ns)   --->   "%tmp_194 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i53.i11, i53, i11 %or_ln72_30" [matrix_ti_mul.cpp:72]   --->   Operation 3020 'bitconcatenate' 'tmp_194' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_134 : Operation 3021 [1/1] (0.00ns)   --->   "%A_addr_65 = getelementptr i32 %A, i64, i64 %tmp_194" [matrix_ti_mul.cpp:72]   --->   Operation 3021 'getelementptr' 'A_addr_65' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_134 : Operation 3022 [1/1] (0.00ns)   --->   "%Ainverse_addr_126 = getelementptr i32 %Ainverse, i64, i64 %tmp_193" [matrix_ti_mul.cpp:73]   --->   Operation 3022 'getelementptr' 'Ainverse_addr_126' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_134 : Operation 3023 [1/1] (0.00ns)   --->   "%Ainverse_addr_127 = getelementptr i32 %Ainverse, i64, i64 %tmp_194" [matrix_ti_mul.cpp:73]   --->   Operation 3023 'getelementptr' 'Ainverse_addr_127' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_134 : Operation 3024 [3/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3024 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3025 [3/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3025 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3026 [4/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3026 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3027 [4/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3027 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3028 [5/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3028 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3029 [5/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3029 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3030 [6/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3030 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3031 [6/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3031 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3032 [7/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3032 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3033 [7/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3033 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3034 [8/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3034 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3035 [8/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3035 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3036 [9/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3036 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3037 [9/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3037 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3038 [10/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3038 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3039 [10/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3039 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3040 [11/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3040 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3041 [11/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3041 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3042 [12/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3042 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3043 [12/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3043 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3044 [13/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3044 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3045 [13/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3045 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3046 [14/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3046 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3047 [14/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3047 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3048 [15/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3048 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3049 [15/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3049 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3050 [16/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3050 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3051 [16/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3051 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 3052 [1/2] (3.25ns)   --->   "%A_load_94 = load i10 %A_addr_61" [matrix_ti_mul.cpp:72]   --->   Operation 3052 'load' 'A_load_94' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 3053 [1/2] (3.25ns)   --->   "%A_load_95 = load i10 %A_addr_62" [matrix_ti_mul.cpp:72]   --->   Operation 3053 'load' 'A_load_95' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 3054 [1/2] (3.25ns)   --->   "%Ainverse_load_92 = load i10 %Ainverse_addr_124" [matrix_ti_mul.cpp:73]   --->   Operation 3054 'load' 'Ainverse_load_92' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 3055 [2/2] (3.25ns)   --->   "%A_load_96 = load i10 %A_addr_63" [matrix_ti_mul.cpp:72]   --->   Operation 3055 'load' 'A_load_96' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 3056 [1/2] (3.25ns)   --->   "%Ainverse_load_93 = load i10 %Ainverse_addr_125" [matrix_ti_mul.cpp:73]   --->   Operation 3056 'load' 'Ainverse_load_93' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 3057 [2/2] (3.25ns)   --->   "%A_load_97 = load i10 %A_addr_64" [matrix_ti_mul.cpp:72]   --->   Operation 3057 'load' 'A_load_97' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 3058 [2/2] (3.25ns)   --->   "%Ainverse_load_94 = load i10 %Ainverse_addr_126" [matrix_ti_mul.cpp:73]   --->   Operation 3058 'load' 'Ainverse_load_94' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 3059 [2/2] (3.25ns)   --->   "%Ainverse_load_95 = load i10 %Ainverse_addr_127" [matrix_ti_mul.cpp:73]   --->   Operation 3059 'load' 'Ainverse_load_95' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 135 <SV = 82> <Delay = 6.07>
ST_135 : Operation 3060 [2/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3060 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3061 [2/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3061 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3062 [3/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3062 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3063 [3/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3063 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3064 [4/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3064 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3065 [4/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3065 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3066 [5/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3066 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3067 [5/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3067 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3068 [6/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3068 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3069 [6/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3069 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3070 [7/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3070 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3071 [7/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3071 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3072 [8/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3072 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3073 [8/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3073 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3074 [9/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3074 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3075 [9/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3075 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3076 [10/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3076 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3077 [10/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3077 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3078 [11/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3078 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3079 [11/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3079 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3080 [12/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3080 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3081 [12/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3081 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3082 [13/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3082 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3083 [13/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3083 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3084 [14/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3084 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3085 [14/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3085 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3086 [15/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3086 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3087 [15/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3087 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3088 [16/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3088 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3089 [16/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3089 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 3090 [1/2] (3.25ns)   --->   "%A_load_96 = load i10 %A_addr_63" [matrix_ti_mul.cpp:72]   --->   Operation 3090 'load' 'A_load_96' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 3091 [1/2] (3.25ns)   --->   "%A_load_97 = load i10 %A_addr_64" [matrix_ti_mul.cpp:72]   --->   Operation 3091 'load' 'A_load_97' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 3092 [1/2] (3.25ns)   --->   "%Ainverse_load_94 = load i10 %Ainverse_addr_126" [matrix_ti_mul.cpp:73]   --->   Operation 3092 'load' 'Ainverse_load_94' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 3093 [2/2] (3.25ns)   --->   "%A_load_98 = load i10 %A_addr_65" [matrix_ti_mul.cpp:72]   --->   Operation 3093 'load' 'A_load_98' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_135 : Operation 3094 [1/2] (3.25ns)   --->   "%Ainverse_load_95 = load i10 %Ainverse_addr_127" [matrix_ti_mul.cpp:73]   --->   Operation 3094 'load' 'Ainverse_load_95' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 136 <SV = 83> <Delay = 6.07>
ST_136 : Operation 3095 [1/16] (6.07ns)   --->   "%div1 = fdiv i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3095 'fdiv' 'div1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3096 [1/16] (6.07ns)   --->   "%div2 = fdiv i32 %Ainverse_load_64, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3096 'fdiv' 'div2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3097 [2/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3097 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3098 [2/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3098 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3099 [3/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3099 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3100 [3/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3100 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3101 [4/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3101 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3102 [4/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3102 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3103 [5/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3103 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3104 [5/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3104 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3105 [6/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3105 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3106 [6/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3106 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3107 [7/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3107 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3108 [7/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3108 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3109 [8/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3109 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3110 [8/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3110 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3111 [9/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3111 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3112 [9/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3112 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3113 [10/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3113 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3114 [10/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3114 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3115 [11/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3115 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3116 [11/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3116 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3117 [12/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3117 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3118 [12/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3118 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3119 [13/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3119 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3120 [13/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3120 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3121 [14/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3121 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3122 [14/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3122 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3123 [15/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3123 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3124 [15/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3124 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3125 [16/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3125 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3126 [16/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3126 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 3127 [1/2] (3.25ns)   --->   "%A_load_98 = load i10 %A_addr_65" [matrix_ti_mul.cpp:72]   --->   Operation 3127 'load' 'A_load_98' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 137 <SV = 84> <Delay = 6.07>
ST_137 : Operation 3128 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div1, i10 %A_addr_34, i32 %A_load_67, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3128 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 3129 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div2, i10 %Ainverse_addr_96, i32 %Ainverse_load_64" [matrix_ti_mul.cpp:73]   --->   Operation 3129 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_137 : Operation 3130 [1/16] (6.07ns)   --->   "%div57_1 = fdiv i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3130 'fdiv' 'div57_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3131 [1/16] (6.07ns)   --->   "%div62_1 = fdiv i32 %Ainverse_load_65, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3131 'fdiv' 'div62_1' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3132 [2/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3132 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3133 [2/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3133 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3134 [3/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3134 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3135 [3/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3135 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3136 [4/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3136 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3137 [4/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3137 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3138 [5/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3138 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3139 [5/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3139 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3140 [6/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3140 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3141 [6/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3141 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3142 [7/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3142 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3143 [7/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3143 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3144 [8/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3144 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3145 [8/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3145 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3146 [9/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3146 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3147 [9/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3147 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3148 [10/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3148 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3149 [10/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3149 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3150 [11/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3150 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3151 [11/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3151 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3152 [12/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3152 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3153 [12/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3153 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3154 [13/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3154 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3155 [13/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3155 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3156 [14/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3156 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3157 [14/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3157 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3158 [15/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3158 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3159 [15/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3159 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3160 [16/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3160 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 3161 [16/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3161 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 85> <Delay = 6.07>
ST_138 : Operation 3162 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_1, i10 %A_addr_35, i32 %A_load_68, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3162 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 3163 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_1, i10 %Ainverse_addr_97, i32 %Ainverse_load_65" [matrix_ti_mul.cpp:73]   --->   Operation 3163 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 3164 [1/16] (6.07ns)   --->   "%div57_2 = fdiv i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3164 'fdiv' 'div57_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3165 [1/16] (6.07ns)   --->   "%div62_2 = fdiv i32 %Ainverse_load_66, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3165 'fdiv' 'div62_2' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3166 [2/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3166 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3167 [2/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3167 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3168 [3/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3168 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3169 [3/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3169 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3170 [4/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3170 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3171 [4/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3171 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3172 [5/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3172 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3173 [5/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3173 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3174 [6/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3174 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3175 [6/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3175 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3176 [7/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3176 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3177 [7/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3177 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3178 [8/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3178 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3179 [8/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3179 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3180 [9/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3180 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3181 [9/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3181 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3182 [10/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3182 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3183 [10/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3183 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3184 [11/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3184 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3185 [11/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3185 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3186 [12/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3186 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3187 [12/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3187 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3188 [13/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3188 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3189 [13/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3189 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3190 [14/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3190 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3191 [14/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3191 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3192 [15/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3192 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3193 [15/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3193 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3194 [16/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3194 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 3195 [16/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3195 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 86> <Delay = 6.07>
ST_139 : Operation 3196 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_2, i10 %A_addr_36, i32 %A_load_69, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3196 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 3197 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_2, i10 %Ainverse_addr_98, i32 %Ainverse_load_66" [matrix_ti_mul.cpp:73]   --->   Operation 3197 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 3198 [1/16] (6.07ns)   --->   "%div57_3 = fdiv i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3198 'fdiv' 'div57_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3199 [1/16] (6.07ns)   --->   "%div62_3 = fdiv i32 %Ainverse_load_67, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3199 'fdiv' 'div62_3' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3200 [2/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3200 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3201 [2/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3201 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3202 [3/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3202 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3203 [3/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3203 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3204 [4/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3204 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3205 [4/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3205 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3206 [5/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3206 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3207 [5/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3207 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3208 [6/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3208 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3209 [6/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3209 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3210 [7/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3210 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3211 [7/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3211 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3212 [8/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3212 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3213 [8/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3213 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3214 [9/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3214 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3215 [9/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3215 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3216 [10/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3216 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3217 [10/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3217 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3218 [11/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3218 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3219 [11/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3219 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3220 [12/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3220 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3221 [12/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3221 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3222 [13/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3222 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3223 [13/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3223 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3224 [14/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3224 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3225 [14/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3225 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3226 [15/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3226 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3227 [15/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3227 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3228 [16/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3228 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 3229 [16/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3229 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 87> <Delay = 6.07>
ST_140 : Operation 3230 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_3, i10 %A_addr_37, i32 %A_load_70, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3230 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3231 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_3, i10 %Ainverse_addr_99, i32 %Ainverse_load_67" [matrix_ti_mul.cpp:73]   --->   Operation 3231 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_140 : Operation 3232 [1/16] (6.07ns)   --->   "%div57_4 = fdiv i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3232 'fdiv' 'div57_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3233 [1/16] (6.07ns)   --->   "%div62_4 = fdiv i32 %Ainverse_load_68, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3233 'fdiv' 'div62_4' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3234 [2/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3234 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3235 [2/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3235 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3236 [3/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3236 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3237 [3/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3237 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3238 [4/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3238 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3239 [4/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3239 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3240 [5/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3240 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3241 [5/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3241 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3242 [6/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3242 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3243 [6/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3243 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3244 [7/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3244 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3245 [7/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3245 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3246 [8/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3246 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3247 [8/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3247 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3248 [9/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3248 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3249 [9/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3249 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3250 [10/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3250 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3251 [10/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3251 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3252 [11/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3252 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3253 [11/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3253 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3254 [12/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3254 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3255 [12/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3255 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3256 [13/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3256 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3257 [13/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3257 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3258 [14/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3258 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3259 [14/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3259 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3260 [15/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3260 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3261 [15/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3261 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3262 [16/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3262 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 3263 [16/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3263 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 88> <Delay = 6.07>
ST_141 : Operation 3264 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_4, i10 %A_addr_38, i32 %A_load_71, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3264 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3265 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_4, i10 %Ainverse_addr_100, i32 %Ainverse_load_68" [matrix_ti_mul.cpp:73]   --->   Operation 3265 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_141 : Operation 3266 [1/16] (6.07ns)   --->   "%div57_5 = fdiv i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3266 'fdiv' 'div57_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3267 [1/16] (6.07ns)   --->   "%div62_5 = fdiv i32 %Ainverse_load_69, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3267 'fdiv' 'div62_5' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3268 [2/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3268 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3269 [2/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3269 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3270 [3/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3270 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3271 [3/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3271 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3272 [4/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3272 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3273 [4/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3273 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3274 [5/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3274 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3275 [5/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3275 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3276 [6/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3276 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3277 [6/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3277 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3278 [7/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3278 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3279 [7/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3279 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3280 [8/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3280 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3281 [8/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3281 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3282 [9/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3282 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3283 [9/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3283 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3284 [10/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3284 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3285 [10/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3285 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3286 [11/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3286 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3287 [11/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3287 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3288 [12/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3288 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3289 [12/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3289 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3290 [13/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3290 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3291 [13/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3291 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3292 [14/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3292 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3293 [14/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3293 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3294 [15/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3294 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3295 [15/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3295 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3296 [16/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3296 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 3297 [16/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3297 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 89> <Delay = 6.07>
ST_142 : Operation 3298 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_5, i10 %A_addr_39, i32 %A_load_72, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3298 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3299 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_5, i10 %Ainverse_addr_101, i32 %Ainverse_load_69" [matrix_ti_mul.cpp:73]   --->   Operation 3299 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_142 : Operation 3300 [1/16] (6.07ns)   --->   "%div57_6 = fdiv i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3300 'fdiv' 'div57_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3301 [1/16] (6.07ns)   --->   "%div62_6 = fdiv i32 %Ainverse_load_70, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3301 'fdiv' 'div62_6' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3302 [2/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3302 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3303 [2/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3303 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3304 [3/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3304 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3305 [3/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3305 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3306 [4/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3306 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3307 [4/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3307 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3308 [5/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3308 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3309 [5/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3309 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3310 [6/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3310 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3311 [6/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3311 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3312 [7/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3312 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3313 [7/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3313 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3314 [8/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3314 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3315 [8/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3315 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3316 [9/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3316 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3317 [9/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3317 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3318 [10/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3318 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3319 [10/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3319 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3320 [11/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3320 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3321 [11/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3321 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3322 [12/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3322 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3323 [12/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3323 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3324 [13/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3324 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3325 [13/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3325 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3326 [14/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3326 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3327 [14/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3327 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3328 [15/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3328 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3329 [15/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3329 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3330 [16/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3330 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 3331 [16/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3331 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 90> <Delay = 6.07>
ST_143 : Operation 3332 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_6, i10 %A_addr_40, i32 %A_load_73, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3332 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3333 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_6, i10 %Ainverse_addr_102, i32 %Ainverse_load_70" [matrix_ti_mul.cpp:73]   --->   Operation 3333 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 3334 [1/16] (6.07ns)   --->   "%div57_7 = fdiv i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3334 'fdiv' 'div57_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3335 [1/16] (6.07ns)   --->   "%div62_7 = fdiv i32 %Ainverse_load_71, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3335 'fdiv' 'div62_7' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3336 [2/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3336 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3337 [2/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3337 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3338 [3/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3338 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3339 [3/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3339 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3340 [4/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3340 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3341 [4/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3341 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3342 [5/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3342 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3343 [5/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3343 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3344 [6/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3344 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3345 [6/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3345 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3346 [7/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3346 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3347 [7/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3347 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3348 [8/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3348 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3349 [8/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3349 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3350 [9/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3350 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3351 [9/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3351 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3352 [10/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3352 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3353 [10/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3353 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3354 [11/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3354 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3355 [11/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3355 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3356 [12/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3356 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3357 [12/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3357 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3358 [13/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3358 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3359 [13/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3359 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3360 [14/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3360 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3361 [14/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3361 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3362 [15/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3362 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3363 [15/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3363 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3364 [16/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3364 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 3365 [16/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3365 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 91> <Delay = 6.07>
ST_144 : Operation 3366 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_7, i10 %A_addr_41, i32 %A_load_74, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3366 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3367 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_7, i10 %Ainverse_addr_103, i32 %Ainverse_load_71" [matrix_ti_mul.cpp:73]   --->   Operation 3367 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 3368 [1/16] (6.07ns)   --->   "%div57_8 = fdiv i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3368 'fdiv' 'div57_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3369 [1/16] (6.07ns)   --->   "%div62_8 = fdiv i32 %Ainverse_load_72, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3369 'fdiv' 'div62_8' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3370 [2/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3370 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3371 [2/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3371 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3372 [3/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3372 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3373 [3/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3373 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3374 [4/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3374 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3375 [4/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3375 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3376 [5/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3376 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3377 [5/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3377 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3378 [6/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3378 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3379 [6/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3379 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3380 [7/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3380 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3381 [7/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3381 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3382 [8/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3382 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3383 [8/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3383 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3384 [9/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3384 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3385 [9/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3385 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3386 [10/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3386 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3387 [10/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3387 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3388 [11/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3388 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3389 [11/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3389 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3390 [12/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3390 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3391 [12/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3391 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3392 [13/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3392 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3393 [13/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3393 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3394 [14/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3394 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3395 [14/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3395 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3396 [15/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3396 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3397 [15/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3397 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3398 [16/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3398 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 3399 [16/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3399 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 92> <Delay = 6.07>
ST_145 : Operation 3400 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_8, i10 %A_addr_42, i32 %A_load_75, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3400 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3401 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_8, i10 %Ainverse_addr_104, i32 %Ainverse_load_72" [matrix_ti_mul.cpp:73]   --->   Operation 3401 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_145 : Operation 3402 [1/16] (6.07ns)   --->   "%div57_9 = fdiv i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3402 'fdiv' 'div57_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3403 [1/16] (6.07ns)   --->   "%div62_9 = fdiv i32 %Ainverse_load_73, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3403 'fdiv' 'div62_9' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3404 [2/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3404 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3405 [2/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3405 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3406 [3/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3406 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3407 [3/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3407 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3408 [4/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3408 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3409 [4/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3409 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3410 [5/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3410 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3411 [5/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3411 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3412 [6/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3412 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3413 [6/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3413 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3414 [7/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3414 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3415 [7/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3415 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3416 [8/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3416 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3417 [8/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3417 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3418 [9/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3418 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3419 [9/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3419 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3420 [10/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3420 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3421 [10/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3421 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3422 [11/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3422 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3423 [11/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3423 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3424 [12/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3424 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3425 [12/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3425 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3426 [13/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3426 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3427 [13/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3427 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3428 [14/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3428 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3429 [14/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3429 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3430 [15/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3430 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3431 [15/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3431 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3432 [16/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3432 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 3433 [16/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3433 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 93> <Delay = 6.07>
ST_146 : Operation 3434 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_9, i10 %A_addr_43, i32 %A_load_76, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3434 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3435 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_9, i10 %Ainverse_addr_105, i32 %Ainverse_load_73" [matrix_ti_mul.cpp:73]   --->   Operation 3435 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_146 : Operation 3436 [1/16] (6.07ns)   --->   "%div57_s = fdiv i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3436 'fdiv' 'div57_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3437 [1/16] (6.07ns)   --->   "%div62_s = fdiv i32 %Ainverse_load_74, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3437 'fdiv' 'div62_s' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3438 [2/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3438 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3439 [2/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3439 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3440 [3/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3440 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3441 [3/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3441 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3442 [4/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3442 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3443 [4/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3443 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3444 [5/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3444 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3445 [5/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3445 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3446 [6/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3446 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3447 [6/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3447 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3448 [7/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3448 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3449 [7/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3449 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3450 [8/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3450 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3451 [8/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3451 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3452 [9/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3452 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3453 [9/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3453 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3454 [10/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3454 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3455 [10/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3455 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3456 [11/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3456 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3457 [11/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3457 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3458 [12/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3458 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3459 [12/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3459 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3460 [13/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3460 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3461 [13/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3461 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3462 [14/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3462 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3463 [14/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3463 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3464 [15/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3464 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3465 [15/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3465 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3466 [16/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3466 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 3467 [16/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3467 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 94> <Delay = 6.07>
ST_147 : Operation 3468 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_s, i10 %A_addr_44, i32 %A_load_77, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3468 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3469 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_s, i10 %Ainverse_addr_106, i32 %Ainverse_load_74" [matrix_ti_mul.cpp:73]   --->   Operation 3469 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_147 : Operation 3470 [1/16] (6.07ns)   --->   "%div57_10 = fdiv i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3470 'fdiv' 'div57_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3471 [1/16] (6.07ns)   --->   "%div62_10 = fdiv i32 %Ainverse_load_75, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3471 'fdiv' 'div62_10' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3472 [2/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3472 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3473 [2/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3473 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3474 [3/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3474 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3475 [3/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3475 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3476 [4/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3476 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3477 [4/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3477 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3478 [5/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3478 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3479 [5/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3479 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3480 [6/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3480 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3481 [6/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3481 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3482 [7/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3482 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3483 [7/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3483 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3484 [8/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3484 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3485 [8/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3485 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3486 [9/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3486 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3487 [9/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3487 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3488 [10/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3488 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3489 [10/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3489 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3490 [11/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3490 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3491 [11/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3491 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3492 [12/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3492 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3493 [12/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3493 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3494 [13/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3494 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3495 [13/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3495 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3496 [14/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3496 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3497 [14/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3497 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3498 [15/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3498 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3499 [15/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3499 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3500 [16/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3500 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 3501 [16/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3501 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 95> <Delay = 6.07>
ST_148 : Operation 3502 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_10, i10 %A_addr_45, i32 %A_load_78, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3502 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3503 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_10, i10 %Ainverse_addr_107, i32 %Ainverse_load_75" [matrix_ti_mul.cpp:73]   --->   Operation 3503 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 3504 [1/16] (6.07ns)   --->   "%div57_11 = fdiv i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3504 'fdiv' 'div57_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3505 [1/16] (6.07ns)   --->   "%div62_11 = fdiv i32 %Ainverse_load_76, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3505 'fdiv' 'div62_11' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3506 [2/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3506 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3507 [2/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3507 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3508 [3/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3508 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3509 [3/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3509 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3510 [4/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3510 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3511 [4/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3511 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3512 [5/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3512 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3513 [5/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3513 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3514 [6/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3514 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3515 [6/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3515 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3516 [7/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3516 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3517 [7/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3517 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3518 [8/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3518 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3519 [8/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3519 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3520 [9/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3520 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3521 [9/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3521 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3522 [10/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3522 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3523 [10/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3523 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3524 [11/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3524 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3525 [11/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3525 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3526 [12/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3526 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3527 [12/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3527 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3528 [13/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3528 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3529 [13/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3529 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3530 [14/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3530 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3531 [14/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3531 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3532 [15/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3532 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3533 [15/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3533 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3534 [16/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3534 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 3535 [16/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3535 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 96> <Delay = 6.07>
ST_149 : Operation 3536 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_11, i10 %A_addr_46, i32 %A_load_79, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3536 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3537 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_11, i10 %Ainverse_addr_108, i32 %Ainverse_load_76" [matrix_ti_mul.cpp:73]   --->   Operation 3537 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 3538 [1/16] (6.07ns)   --->   "%div57_12 = fdiv i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3538 'fdiv' 'div57_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3539 [1/16] (6.07ns)   --->   "%div62_12 = fdiv i32 %Ainverse_load_77, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3539 'fdiv' 'div62_12' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3540 [2/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3540 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3541 [2/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3541 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3542 [3/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3542 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3543 [3/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3543 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3544 [4/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3544 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3545 [4/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3545 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3546 [5/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3546 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3547 [5/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3547 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3548 [6/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3548 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3549 [6/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3549 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3550 [7/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3550 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3551 [7/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3551 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3552 [8/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3552 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3553 [8/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3553 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3554 [9/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3554 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3555 [9/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3555 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3556 [10/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3556 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3557 [10/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3557 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3558 [11/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3558 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3559 [11/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3559 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3560 [12/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3560 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3561 [12/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3561 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3562 [13/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3562 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3563 [13/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3563 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3564 [14/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3564 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3565 [14/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3565 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3566 [15/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3566 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3567 [15/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3567 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3568 [16/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3568 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 3569 [16/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3569 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 97> <Delay = 6.07>
ST_150 : Operation 3570 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_12, i10 %A_addr_47, i32 %A_load_80, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3570 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3571 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_12, i10 %Ainverse_addr_109, i32 %Ainverse_load_77" [matrix_ti_mul.cpp:73]   --->   Operation 3571 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_150 : Operation 3572 [1/16] (6.07ns)   --->   "%div57_13 = fdiv i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3572 'fdiv' 'div57_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3573 [1/16] (6.07ns)   --->   "%div62_13 = fdiv i32 %Ainverse_load_78, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3573 'fdiv' 'div62_13' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3574 [2/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3574 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3575 [2/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3575 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3576 [3/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3576 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3577 [3/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3577 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3578 [4/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3578 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3579 [4/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3579 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3580 [5/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3580 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3581 [5/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3581 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3582 [6/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3582 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3583 [6/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3583 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3584 [7/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3584 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3585 [7/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3585 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3586 [8/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3586 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3587 [8/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3587 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3588 [9/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3588 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3589 [9/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3589 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3590 [10/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3590 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3591 [10/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3591 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3592 [11/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3592 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3593 [11/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3593 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3594 [12/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3594 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3595 [12/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3595 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3596 [13/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3596 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3597 [13/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3597 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3598 [14/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3598 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3599 [14/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3599 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3600 [15/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3600 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3601 [15/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3601 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3602 [16/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3602 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 3603 [16/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3603 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 98> <Delay = 6.07>
ST_151 : Operation 3604 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_13, i10 %A_addr_48, i32 %A_load_81, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3604 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3605 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_13, i10 %Ainverse_addr_110, i32 %Ainverse_load_78" [matrix_ti_mul.cpp:73]   --->   Operation 3605 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_151 : Operation 3606 [1/16] (6.07ns)   --->   "%div57_14 = fdiv i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3606 'fdiv' 'div57_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3607 [1/16] (6.07ns)   --->   "%div62_14 = fdiv i32 %Ainverse_load_79, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3607 'fdiv' 'div62_14' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3608 [2/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3608 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3609 [2/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3609 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3610 [3/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3610 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3611 [3/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3611 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3612 [4/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3612 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3613 [4/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3613 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3614 [5/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3614 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3615 [5/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3615 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3616 [6/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3616 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3617 [6/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3617 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3618 [7/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3618 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3619 [7/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3619 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3620 [8/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3620 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3621 [8/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3621 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3622 [9/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3622 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3623 [9/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3623 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3624 [10/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3624 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3625 [10/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3625 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3626 [11/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3626 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3627 [11/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3627 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3628 [12/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3628 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3629 [12/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3629 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3630 [13/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3630 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3631 [13/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3631 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3632 [14/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3632 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3633 [14/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3633 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3634 [15/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3634 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3635 [15/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3635 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3636 [16/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3636 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 3637 [16/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3637 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 99> <Delay = 6.07>
ST_152 : Operation 3638 [1/16] (6.07ns)   --->   "%div57_15 = fdiv i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3638 'fdiv' 'div57_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3639 [1/16] (6.07ns)   --->   "%div62_15 = fdiv i32 %Ainverse_load_80, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3639 'fdiv' 'div62_15' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3640 [2/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3640 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3641 [2/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3641 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3642 [3/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3642 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3643 [3/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3643 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3644 [4/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3644 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3645 [4/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3645 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3646 [5/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3646 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3647 [5/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3647 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3648 [6/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3648 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3649 [6/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3649 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3650 [7/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3650 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3651 [7/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3651 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3652 [8/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3652 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3653 [8/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3653 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3654 [9/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3654 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3655 [9/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3655 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3656 [10/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3656 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3657 [10/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3657 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3658 [11/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3658 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3659 [11/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3659 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3660 [12/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3660 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3661 [12/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3661 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3662 [13/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3662 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3663 [13/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3663 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3664 [14/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3664 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3665 [14/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3665 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3666 [15/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3666 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3667 [15/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3667 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3668 [16/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3668 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 3669 [16/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3669 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 100> <Delay = 6.07>
ST_153 : Operation 3670 [1/16] (6.07ns)   --->   "%div57_16 = fdiv i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3670 'fdiv' 'div57_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3671 [1/16] (6.07ns)   --->   "%div62_16 = fdiv i32 %Ainverse_load_81, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3671 'fdiv' 'div62_16' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3672 [2/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3672 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3673 [2/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3673 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3674 [3/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3674 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3675 [3/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3675 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3676 [4/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3676 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3677 [4/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3677 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3678 [5/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3678 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3679 [5/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3679 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3680 [6/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3680 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3681 [6/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3681 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3682 [7/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3682 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3683 [7/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3683 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3684 [8/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3684 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3685 [8/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3685 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3686 [9/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3686 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3687 [9/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3687 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3688 [10/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3688 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3689 [10/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3689 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3690 [11/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3690 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3691 [11/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3691 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3692 [12/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3692 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3693 [12/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3693 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3694 [13/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3694 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3695 [13/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3695 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3696 [14/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3696 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3697 [14/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3697 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3698 [15/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3698 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 3699 [15/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3699 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 101> <Delay = 6.07>
ST_154 : Operation 3700 [1/16] (6.07ns)   --->   "%div57_17 = fdiv i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3700 'fdiv' 'div57_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3701 [1/16] (6.07ns)   --->   "%div62_17 = fdiv i32 %Ainverse_load_82, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3701 'fdiv' 'div62_17' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3702 [2/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3702 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3703 [2/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3703 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3704 [3/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3704 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3705 [3/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3705 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3706 [4/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3706 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3707 [4/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3707 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3708 [5/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3708 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3709 [5/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3709 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3710 [6/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3710 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3711 [6/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3711 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3712 [7/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3712 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3713 [7/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3713 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3714 [8/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3714 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3715 [8/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3715 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3716 [9/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3716 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3717 [9/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3717 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3718 [10/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3718 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3719 [10/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3719 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3720 [11/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3720 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3721 [11/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3721 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3722 [12/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3722 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3723 [12/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3723 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3724 [13/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3724 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3725 [13/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3725 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3726 [14/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3726 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 3727 [14/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3727 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 102> <Delay = 6.07>
ST_155 : Operation 3728 [1/16] (6.07ns)   --->   "%div57_18 = fdiv i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3728 'fdiv' 'div57_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3729 [1/16] (6.07ns)   --->   "%div62_18 = fdiv i32 %Ainverse_load_83, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3729 'fdiv' 'div62_18' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3730 [2/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3730 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3731 [2/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3731 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3732 [3/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3732 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3733 [3/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3733 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3734 [4/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3734 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3735 [4/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3735 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3736 [5/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3736 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3737 [5/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3737 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3738 [6/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3738 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3739 [6/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3739 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3740 [7/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3740 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3741 [7/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3741 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3742 [8/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3742 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3743 [8/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3743 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3744 [9/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3744 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3745 [9/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3745 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3746 [10/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3746 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3747 [10/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3747 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3748 [11/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3748 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3749 [11/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3749 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3750 [12/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3750 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3751 [12/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3751 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3752 [13/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3752 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 3753 [13/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3753 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 103> <Delay = 6.07>
ST_156 : Operation 3754 [1/16] (6.07ns)   --->   "%div57_19 = fdiv i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3754 'fdiv' 'div57_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3755 [1/16] (6.07ns)   --->   "%div62_19 = fdiv i32 %Ainverse_load_84, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3755 'fdiv' 'div62_19' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3756 [2/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3756 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3757 [2/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3757 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3758 [3/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3758 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3759 [3/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3759 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3760 [4/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3760 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3761 [4/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3761 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3762 [5/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3762 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3763 [5/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3763 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3764 [6/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3764 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3765 [6/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3765 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3766 [7/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3766 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3767 [7/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3767 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3768 [8/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3768 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3769 [8/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3769 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3770 [9/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3770 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3771 [9/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3771 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3772 [10/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3772 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3773 [10/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3773 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3774 [11/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3774 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3775 [11/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3775 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3776 [12/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3776 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 3777 [12/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3777 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 104> <Delay = 6.07>
ST_157 : Operation 3778 [1/16] (6.07ns)   --->   "%div57_20 = fdiv i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3778 'fdiv' 'div57_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3779 [1/16] (6.07ns)   --->   "%div62_20 = fdiv i32 %Ainverse_load_85, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3779 'fdiv' 'div62_20' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3780 [2/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3780 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3781 [2/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3781 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3782 [3/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3782 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3783 [3/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3783 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3784 [4/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3784 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3785 [4/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3785 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3786 [5/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3786 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3787 [5/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3787 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3788 [6/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3788 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3789 [6/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3789 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3790 [7/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3790 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3791 [7/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3791 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3792 [8/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3792 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3793 [8/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3793 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3794 [9/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3794 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3795 [9/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3795 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3796 [10/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3796 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3797 [10/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3797 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3798 [11/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3798 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 3799 [11/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3799 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 105> <Delay = 6.07>
ST_158 : Operation 3800 [1/16] (6.07ns)   --->   "%div57_21 = fdiv i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3800 'fdiv' 'div57_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3801 [1/16] (6.07ns)   --->   "%div62_21 = fdiv i32 %Ainverse_load_86, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3801 'fdiv' 'div62_21' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3802 [2/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3802 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3803 [2/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3803 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3804 [3/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3804 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3805 [3/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3805 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3806 [4/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3806 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3807 [4/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3807 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3808 [5/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3808 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3809 [5/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3809 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3810 [6/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3810 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3811 [6/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3811 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3812 [7/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3812 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3813 [7/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3813 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3814 [8/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3814 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3815 [8/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3815 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3816 [9/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3816 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3817 [9/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3817 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3818 [10/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3818 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 3819 [10/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3819 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 106> <Delay = 6.07>
ST_159 : Operation 3820 [1/16] (6.07ns)   --->   "%div57_22 = fdiv i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3820 'fdiv' 'div57_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3821 [1/16] (6.07ns)   --->   "%div62_22 = fdiv i32 %Ainverse_load_87, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3821 'fdiv' 'div62_22' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3822 [2/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3822 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3823 [2/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3823 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3824 [3/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3824 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3825 [3/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3825 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3826 [4/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3826 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3827 [4/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3827 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3828 [5/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3828 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3829 [5/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3829 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3830 [6/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3830 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3831 [6/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3831 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3832 [7/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3832 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3833 [7/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3833 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3834 [8/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3834 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3835 [8/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3835 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3836 [9/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3836 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 3837 [9/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3837 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 107> <Delay = 6.07>
ST_160 : Operation 3838 [1/16] (6.07ns)   --->   "%div57_23 = fdiv i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3838 'fdiv' 'div57_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3839 [1/16] (6.07ns)   --->   "%div62_23 = fdiv i32 %Ainverse_load_88, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3839 'fdiv' 'div62_23' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3840 [2/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3840 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3841 [2/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3841 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3842 [3/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3842 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3843 [3/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3843 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3844 [4/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3844 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3845 [4/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3845 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3846 [5/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3846 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3847 [5/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3847 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3848 [6/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3848 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3849 [6/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3849 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3850 [7/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3850 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3851 [7/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3851 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3852 [8/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3852 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 3853 [8/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3853 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 108> <Delay = 6.07>
ST_161 : Operation 3854 [1/16] (6.07ns)   --->   "%div57_24 = fdiv i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3854 'fdiv' 'div57_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3855 [1/16] (6.07ns)   --->   "%div62_24 = fdiv i32 %Ainverse_load_89, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3855 'fdiv' 'div62_24' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3856 [2/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3856 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3857 [2/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3857 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3858 [3/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3858 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3859 [3/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3859 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3860 [4/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3860 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3861 [4/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3861 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3862 [5/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3862 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3863 [5/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3863 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3864 [6/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3864 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3865 [6/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3865 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3866 [7/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3866 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 3867 [7/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3867 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 109> <Delay = 6.07>
ST_162 : Operation 3868 [1/16] (6.07ns)   --->   "%div57_25 = fdiv i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3868 'fdiv' 'div57_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3869 [1/16] (6.07ns)   --->   "%div62_25 = fdiv i32 %Ainverse_load_90, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3869 'fdiv' 'div62_25' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3870 [2/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3870 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3871 [2/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3871 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3872 [3/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3872 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3873 [3/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3873 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3874 [4/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3874 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3875 [4/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3875 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3876 [5/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3876 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3877 [5/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3877 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3878 [6/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3878 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 3879 [6/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3879 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 110> <Delay = 6.07>
ST_163 : Operation 3880 [1/16] (6.07ns)   --->   "%div57_26 = fdiv i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3880 'fdiv' 'div57_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3881 [1/16] (6.07ns)   --->   "%div62_26 = fdiv i32 %Ainverse_load_91, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3881 'fdiv' 'div62_26' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3882 [2/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3882 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3883 [2/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3883 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3884 [3/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3884 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3885 [3/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3885 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3886 [4/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3886 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3887 [4/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3887 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3888 [5/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3888 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 3889 [5/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3889 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 111> <Delay = 6.07>
ST_164 : Operation 3890 [1/16] (6.07ns)   --->   "%div57_27 = fdiv i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3890 'fdiv' 'div57_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3891 [1/16] (6.07ns)   --->   "%div62_27 = fdiv i32 %Ainverse_load_92, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3891 'fdiv' 'div62_27' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3892 [2/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3892 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3893 [2/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3893 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3894 [3/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3894 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3895 [3/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3895 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3896 [4/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3896 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 3897 [4/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3897 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 112> <Delay = 6.07>
ST_165 : Operation 3898 [1/16] (6.07ns)   --->   "%div57_28 = fdiv i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3898 'fdiv' 'div57_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 3899 [1/16] (6.07ns)   --->   "%div62_28 = fdiv i32 %Ainverse_load_93, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3899 'fdiv' 'div62_28' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 3900 [2/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3900 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 3901 [2/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3901 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 3902 [3/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3902 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 3903 [3/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3903 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 113> <Delay = 6.07>
ST_166 : Operation 3904 [1/16] (6.07ns)   --->   "%div57_29 = fdiv i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3904 'fdiv' 'div57_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 3905 [1/16] (6.07ns)   --->   "%div62_29 = fdiv i32 %Ainverse_load_94, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3905 'fdiv' 'div62_29' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 3906 [2/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3906 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 3907 [2/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3907 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 114> <Delay = 6.07>
ST_167 : Operation 3908 [1/16] (6.07ns)   --->   "%div57_30 = fdiv i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3908 'fdiv' 'div57_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 3909 [1/16] (6.07ns)   --->   "%div62_30 = fdiv i32 %Ainverse_load_95, i32 %divisor" [matrix_ti_mul.cpp:73]   --->   Operation 3909 'fdiv' 'div62_30' <Predicate = (!icmp_ln69)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 76 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 115> <Delay = 3.25>
ST_168 : Operation 3910 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_14, i10 %A_addr_49, i32 %A_load_82, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3910 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3911 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_14, i10 %Ainverse_addr_111, i32 %Ainverse_load_79" [matrix_ti_mul.cpp:73]   --->   Operation 3911 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 3912 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_15, i10 %Ainverse_addr_112, i32 %Ainverse_load_80" [matrix_ti_mul.cpp:73]   --->   Operation 3912 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 169 <SV = 116> <Delay = 3.25>
ST_169 : Operation 3913 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_15, i10 %A_addr_50, i32 %A_load_83, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3913 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3914 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_16, i10 %A_addr_51, i32 %A_load_84, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3914 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3915 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_16, i10 %Ainverse_addr_113, i32 %Ainverse_load_81" [matrix_ti_mul.cpp:73]   --->   Operation 3915 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_169 : Operation 3916 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_17, i10 %Ainverse_addr_114, i32 %Ainverse_load_82" [matrix_ti_mul.cpp:73]   --->   Operation 3916 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 170 <SV = 117> <Delay = 3.25>
ST_170 : Operation 3917 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_17, i10 %A_addr_52, i32 %A_load_85, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3917 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_170 : Operation 3918 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_18, i10 %Ainverse_addr_115, i32 %Ainverse_load_83" [matrix_ti_mul.cpp:73]   --->   Operation 3918 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 171 <SV = 118> <Delay = 3.25>
ST_171 : Operation 3919 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_18, i10 %A_addr_53, i32 %A_load_86, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3919 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_171 : Operation 3920 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_19, i10 %Ainverse_addr_116, i32 %Ainverse_load_84" [matrix_ti_mul.cpp:73]   --->   Operation 3920 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 172 <SV = 119> <Delay = 3.25>
ST_172 : Operation 3921 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_19, i10 %A_addr_54, i32 %A_load_87, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3921 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 3922 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_20, i10 %Ainverse_addr_117, i32 %Ainverse_load_85" [matrix_ti_mul.cpp:73]   --->   Operation 3922 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 173 <SV = 120> <Delay = 3.25>
ST_173 : Operation 3923 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_20, i10 %A_addr_55, i32 %A_load_88, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3923 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_173 : Operation 3924 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_21, i10 %Ainverse_addr_118, i32 %Ainverse_load_86" [matrix_ti_mul.cpp:73]   --->   Operation 3924 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 174 <SV = 121> <Delay = 3.25>
ST_174 : Operation 3925 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_21, i10 %A_addr_56, i32 %A_load_89, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3925 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 3926 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_22, i10 %Ainverse_addr_119, i32 %Ainverse_load_87" [matrix_ti_mul.cpp:73]   --->   Operation 3926 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 175 <SV = 122> <Delay = 3.25>
ST_175 : Operation 3927 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_22, i10 %A_addr_57, i32 %A_load_90, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3927 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 3928 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_23, i10 %Ainverse_addr_120, i32 %Ainverse_load_88" [matrix_ti_mul.cpp:73]   --->   Operation 3928 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 176 <SV = 123> <Delay = 3.25>
ST_176 : Operation 3929 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_23, i10 %A_addr_58, i32 %A_load_91, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3929 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 3930 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_24, i10 %Ainverse_addr_121, i32 %Ainverse_load_89" [matrix_ti_mul.cpp:73]   --->   Operation 3930 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 177 <SV = 124> <Delay = 3.25>
ST_177 : Operation 3931 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_24, i10 %A_addr_59, i32 %A_load_92, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3931 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 3932 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_25, i10 %Ainverse_addr_122, i32 %Ainverse_load_90" [matrix_ti_mul.cpp:73]   --->   Operation 3932 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 178 <SV = 125> <Delay = 3.25>
ST_178 : Operation 3933 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_25, i10 %A_addr_60, i32 %A_load_93, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3933 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_178 : Operation 3934 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_26, i10 %Ainverse_addr_123, i32 %Ainverse_load_91" [matrix_ti_mul.cpp:73]   --->   Operation 3934 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 179 <SV = 126> <Delay = 3.25>
ST_179 : Operation 3935 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_26, i10 %A_addr_61, i32 %A_load_94, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3935 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_179 : Operation 3936 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_27, i10 %Ainverse_addr_124, i32 %Ainverse_load_92" [matrix_ti_mul.cpp:73]   --->   Operation 3936 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 180 <SV = 127> <Delay = 3.25>
ST_180 : Operation 3937 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_27, i10 %A_addr_62, i32 %A_load_95, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3937 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_180 : Operation 3938 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_28, i10 %Ainverse_addr_125, i32 %Ainverse_load_93" [matrix_ti_mul.cpp:73]   --->   Operation 3938 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 181 <SV = 128> <Delay = 3.25>
ST_181 : Operation 3939 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_28, i10 %A_addr_63, i32 %A_load_96, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3939 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_181 : Operation 3940 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_29, i10 %Ainverse_addr_126, i32 %Ainverse_load_94" [matrix_ti_mul.cpp:73]   --->   Operation 3940 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 182 <SV = 129> <Delay = 3.25>
ST_182 : Operation 3941 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_29, i10 %A_addr_64, i32 %A_load_97, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3941 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_182 : Operation 3942 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %div62_30, i10 %Ainverse_addr_127, i32 %Ainverse_load_95" [matrix_ti_mul.cpp:73]   --->   Operation 3942 'store' 'store_ln73' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 183 <SV = 130> <Delay = 3.25>
ST_183 : Operation 3943 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [matrix_ti_mul.cpp:69]   --->   Operation 3943 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_183 : Operation 3944 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %div57_30, i10 %A_addr_65, i32 %A_load_98, i32 %divisor" [matrix_ti_mul.cpp:72]   --->   Operation 3944 'store' 'store_ln72' <Predicate = (!icmp_ln69)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_183 : Operation 3945 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb131"   --->   Operation 3945 'br' 'br_ln0' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 184 <SV = 67> <Delay = 1.76>
ST_184 : Operation 3946 [1/1] (1.76ns)   --->   "%br_ln77 = br void %bb" [matrix_ti_mul.cpp:77]   --->   Operation 3946 'br' 'br_ln77' <Predicate = true> <Delay = 1.76>

State 185 <SV = 68> <Delay = 4.74>
ST_185 : Operation 3947 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 %add_ln77_1, void %.preheader, i11, void %bb.preheader" [matrix_ti_mul.cpp:77]   --->   Operation 3947 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3948 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %select_ln77_1, void %.preheader, i6, void %bb.preheader" [matrix_ti_mul.cpp:77]   --->   Operation 3948 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3949 [1/1] (0.00ns)   --->   "%j_63 = phi i6 %add_ln78, void %.preheader, i6, void %bb.preheader" [matrix_ti_mul.cpp:78]   --->   Operation 3949 'phi' 'j_63' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3950 [1/1] (1.88ns)   --->   "%icmp_ln77 = icmp_eq  i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:77]   --->   Operation 3950 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3951 [1/1] (1.63ns)   --->   "%add_ln77_1 = add i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:77]   --->   Operation 3951 'add' 'add_ln77_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3952 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.preheader, void" [matrix_ti_mul.cpp:77]   --->   Operation 3952 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3953 [1/1] (1.82ns)   --->   "%add_ln77 = add i6, i6 %i_3" [matrix_ti_mul.cpp:77]   --->   Operation 3953 'add' 'add_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3954 [1/1] (1.42ns)   --->   "%icmp_ln78 = icmp_eq  i6 %j_63, i6" [matrix_ti_mul.cpp:78]   --->   Operation 3954 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln77)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3955 [1/1] (1.18ns)   --->   "%select_ln77 = select i1 %icmp_ln78, i6, i6 %j_63" [matrix_ti_mul.cpp:77]   --->   Operation 3955 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 3956 [1/1] (1.18ns)   --->   "%select_ln77_1 = select i1 %icmp_ln78, i6 %add_ln77, i6 %i_3" [matrix_ti_mul.cpp:77]   --->   Operation 3956 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 3957 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i6 %select_ln77_1" [matrix_ti_mul.cpp:79]   --->   Operation 3957 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_185 : Operation 3958 [1/1] (0.00ns)   --->   "%tmp_264_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln79, i5" [matrix_ti_mul.cpp:78]   --->   Operation 3958 'bitconcatenate' 'tmp_264_cast' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_185 : Operation 3959 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %select_ln77" [matrix_ti_mul.cpp:79]   --->   Operation 3959 'zext' 'zext_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_185 : Operation 3960 [1/1] (1.73ns)   --->   "%add_ln79 = add i10 %zext_ln79, i10 %tmp_264_cast" [matrix_ti_mul.cpp:79]   --->   Operation 3960 'add' 'add_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3961 [1/1] (1.82ns)   --->   "%add_ln78 = add i6, i6 %select_ln77" [matrix_ti_mul.cpp:78]   --->   Operation 3961 'add' 'add_ln78' <Predicate = (!icmp_ln77)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 69> <Delay = 3.25>
ST_186 : Operation 3962 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i10 %add_ln79" [matrix_ti_mul.cpp:79]   --->   Operation 3962 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_186 : Operation 3963 [1/1] (0.00ns)   --->   "%Ainverse_addr_128 = getelementptr i32 %Ainverse, i64, i64 %zext_ln79_1" [matrix_ti_mul.cpp:79]   --->   Operation 3963 'getelementptr' 'Ainverse_addr_128' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_186 : Operation 3964 [2/2] (3.25ns)   --->   "%Ainverse_load_96 = load i10 %Ainverse_addr_128" [matrix_ti_mul.cpp:79]   --->   Operation 3964 'load' 'Ainverse_load_96' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 187 <SV = 70> <Delay = 6.50>
ST_187 : Operation 3965 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @H_I_str"   --->   Operation 3965 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_187 : Operation 3966 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 3966 'speclooptripcount' 'empty_84' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_187 : Operation 3967 [1/1] (0.00ns)   --->   "%A_addr_99 = getelementptr i32 %A, i64, i64 %zext_ln79_1" [matrix_ti_mul.cpp:79]   --->   Operation 3967 'getelementptr' 'A_addr_99' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_187 : Operation 3968 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:78]   --->   Operation 3968 'specpipeline' 'specpipeline_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_187 : Operation 3969 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [matrix_ti_mul.cpp:78]   --->   Operation 3969 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_187 : Operation 3970 [1/2] (3.25ns)   --->   "%Ainverse_load_96 = load i10 %Ainverse_addr_128" [matrix_ti_mul.cpp:79]   --->   Operation 3970 'load' 'Ainverse_load_96' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3971 [1/1] (3.25ns)   --->   "%store_ln79 = store i32 %Ainverse_load_96, i10 %A_addr_99" [matrix_ti_mul.cpp:79]   --->   Operation 3971 'store' 'store_ln79' <Predicate = (!icmp_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_187 : Operation 3972 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 3972 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 188 <SV = 69> <Delay = 0.00>
ST_188 : Operation 3973 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [matrix_ti_mul.cpp:84]   --->   Operation 3973 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56', matrix_ti_mul.cpp:56) [5]  (1.77 ns)

 <State 2>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56', matrix_ti_mul.cpp:56) [5]  (0 ns)
	'icmp' operation ('icmp_ln57', matrix_ti_mul.cpp:57) [15]  (1.43 ns)
	'select' operation ('select_ln57', matrix_ti_mul.cpp:57) [16]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [17]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_1', matrix_ti_mul.cpp:56) [22]  (1.77 ns)

 <State 4>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_1', matrix_ti_mul.cpp:56) [22]  (0 ns)
	'icmp' operation ('icmp_ln57_1', matrix_ti_mul.cpp:57) [33]  (1.43 ns)
	'select' operation ('select_ln57_1', matrix_ti_mul.cpp:57) [34]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_1', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [35]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_2', matrix_ti_mul.cpp:56) [40]  (1.77 ns)

 <State 6>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_2', matrix_ti_mul.cpp:56) [40]  (0 ns)
	'icmp' operation ('icmp_ln57_2', matrix_ti_mul.cpp:57) [50]  (1.43 ns)
	'select' operation ('select_ln57_2', matrix_ti_mul.cpp:57) [51]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_2', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [52]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 7>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_3', matrix_ti_mul.cpp:56) [57]  (1.77 ns)

 <State 8>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_3', matrix_ti_mul.cpp:56) [57]  (0 ns)
	'icmp' operation ('icmp_ln57_3', matrix_ti_mul.cpp:57) [69]  (1.43 ns)
	'select' operation ('select_ln57_3', matrix_ti_mul.cpp:57) [70]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_3', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [71]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_4', matrix_ti_mul.cpp:56) [76]  (1.77 ns)

 <State 10>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_4', matrix_ti_mul.cpp:56) [76]  (0 ns)
	'icmp' operation ('icmp_ln57_4', matrix_ti_mul.cpp:57) [86]  (1.43 ns)
	'select' operation ('select_ln57_4', matrix_ti_mul.cpp:57) [87]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_4', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [88]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_5', matrix_ti_mul.cpp:56) [93]  (1.77 ns)

 <State 12>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_5', matrix_ti_mul.cpp:56) [93]  (0 ns)
	'icmp' operation ('icmp_ln57_5', matrix_ti_mul.cpp:57) [105]  (1.43 ns)
	'select' operation ('select_ln57_5', matrix_ti_mul.cpp:57) [106]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_5', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [107]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_6', matrix_ti_mul.cpp:56) [112]  (1.77 ns)

 <State 14>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_6', matrix_ti_mul.cpp:56) [112]  (0 ns)
	'icmp' operation ('icmp_ln57_6', matrix_ti_mul.cpp:57) [122]  (1.43 ns)
	'select' operation ('select_ln57_6', matrix_ti_mul.cpp:57) [123]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_6', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [124]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 15>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_7', matrix_ti_mul.cpp:56) [129]  (1.77 ns)

 <State 16>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_7', matrix_ti_mul.cpp:56) [129]  (0 ns)
	'icmp' operation ('icmp_ln57_7', matrix_ti_mul.cpp:57) [141]  (1.43 ns)
	'select' operation ('select_ln57_7', matrix_ti_mul.cpp:57) [142]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_7', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [143]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_8', matrix_ti_mul.cpp:56) [148]  (1.77 ns)

 <State 18>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_8', matrix_ti_mul.cpp:56) [148]  (0 ns)
	'icmp' operation ('icmp_ln57_8', matrix_ti_mul.cpp:57) [158]  (1.43 ns)
	'select' operation ('select_ln57_8', matrix_ti_mul.cpp:57) [159]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_8', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [160]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 19>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_9', matrix_ti_mul.cpp:56) [165]  (1.77 ns)

 <State 20>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_9', matrix_ti_mul.cpp:56) [165]  (0 ns)
	'icmp' operation ('icmp_ln57_9', matrix_ti_mul.cpp:57) [177]  (1.43 ns)
	'select' operation ('select_ln57_9', matrix_ti_mul.cpp:57) [178]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_9', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [179]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 21>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_10', matrix_ti_mul.cpp:56) [184]  (1.77 ns)

 <State 22>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_10', matrix_ti_mul.cpp:56) [184]  (0 ns)
	'icmp' operation ('icmp_ln57_10', matrix_ti_mul.cpp:57) [194]  (1.43 ns)
	'select' operation ('select_ln57_10', matrix_ti_mul.cpp:57) [195]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_10', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [196]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_11', matrix_ti_mul.cpp:56) [201]  (1.77 ns)

 <State 24>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_11', matrix_ti_mul.cpp:56) [201]  (0 ns)
	'icmp' operation ('icmp_ln57_11', matrix_ti_mul.cpp:57) [213]  (1.43 ns)
	'select' operation ('select_ln57_11', matrix_ti_mul.cpp:57) [214]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_11', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [215]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_12', matrix_ti_mul.cpp:56) [220]  (1.77 ns)

 <State 26>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_12', matrix_ti_mul.cpp:56) [220]  (0 ns)
	'icmp' operation ('icmp_ln57_12', matrix_ti_mul.cpp:57) [230]  (1.43 ns)
	'select' operation ('select_ln57_12', matrix_ti_mul.cpp:57) [231]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_12', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [232]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 27>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_13', matrix_ti_mul.cpp:56) [237]  (1.77 ns)

 <State 28>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_13', matrix_ti_mul.cpp:56) [237]  (0 ns)
	'icmp' operation ('icmp_ln57_13', matrix_ti_mul.cpp:57) [250]  (1.43 ns)
	'select' operation ('select_ln57_13', matrix_ti_mul.cpp:57) [251]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_13', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [252]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 29>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_14', matrix_ti_mul.cpp:56) [257]  (1.77 ns)

 <State 30>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_14', matrix_ti_mul.cpp:56) [257]  (0 ns)
	'icmp' operation ('icmp_ln57_14', matrix_ti_mul.cpp:57) [267]  (1.43 ns)
	'select' operation ('select_ln57_14', matrix_ti_mul.cpp:57) [268]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_14', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [269]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 31>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_15', matrix_ti_mul.cpp:56) [274]  (1.77 ns)

 <State 32>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_15', matrix_ti_mul.cpp:56) [274]  (0 ns)
	'icmp' operation ('icmp_ln57_15', matrix_ti_mul.cpp:57) [286]  (1.43 ns)
	'select' operation ('select_ln57_15', matrix_ti_mul.cpp:57) [287]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_15', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [288]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 33>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_16', matrix_ti_mul.cpp:56) [293]  (1.77 ns)

 <State 34>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_16', matrix_ti_mul.cpp:56) [293]  (0 ns)
	'icmp' operation ('icmp_ln57_16', matrix_ti_mul.cpp:57) [303]  (1.43 ns)
	'select' operation ('select_ln57_16', matrix_ti_mul.cpp:57) [304]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_16', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [305]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 35>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_17', matrix_ti_mul.cpp:56) [310]  (1.77 ns)

 <State 36>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_17', matrix_ti_mul.cpp:56) [310]  (0 ns)
	'icmp' operation ('icmp_ln57_17', matrix_ti_mul.cpp:57) [322]  (1.43 ns)
	'select' operation ('select_ln57_17', matrix_ti_mul.cpp:57) [323]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_17', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [324]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 37>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_18', matrix_ti_mul.cpp:56) [329]  (1.77 ns)

 <State 38>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_18', matrix_ti_mul.cpp:56) [329]  (0 ns)
	'icmp' operation ('icmp_ln57_18', matrix_ti_mul.cpp:57) [339]  (1.43 ns)
	'select' operation ('select_ln57_18', matrix_ti_mul.cpp:57) [340]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_18', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [341]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 39>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_19', matrix_ti_mul.cpp:56) [346]  (1.77 ns)

 <State 40>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_19', matrix_ti_mul.cpp:56) [346]  (0 ns)
	'icmp' operation ('icmp_ln57_19', matrix_ti_mul.cpp:57) [358]  (1.43 ns)
	'select' operation ('select_ln57_19', matrix_ti_mul.cpp:57) [359]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_19', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [360]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 41>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_20', matrix_ti_mul.cpp:56) [365]  (1.77 ns)

 <State 42>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_20', matrix_ti_mul.cpp:56) [365]  (0 ns)
	'icmp' operation ('icmp_ln57_20', matrix_ti_mul.cpp:57) [375]  (1.43 ns)
	'select' operation ('select_ln57_20', matrix_ti_mul.cpp:57) [376]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_20', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [377]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 43>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_21', matrix_ti_mul.cpp:56) [382]  (1.77 ns)

 <State 44>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_21', matrix_ti_mul.cpp:56) [382]  (0 ns)
	'icmp' operation ('icmp_ln57_21', matrix_ti_mul.cpp:57) [394]  (1.43 ns)
	'select' operation ('select_ln57_21', matrix_ti_mul.cpp:57) [395]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_21', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [396]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 45>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_22', matrix_ti_mul.cpp:56) [401]  (1.77 ns)

 <State 46>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_22', matrix_ti_mul.cpp:56) [401]  (0 ns)
	'icmp' operation ('icmp_ln57_22', matrix_ti_mul.cpp:57) [411]  (1.43 ns)
	'select' operation ('select_ln57_22', matrix_ti_mul.cpp:57) [412]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_22', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [413]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 47>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_23', matrix_ti_mul.cpp:56) [418]  (1.77 ns)

 <State 48>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_23', matrix_ti_mul.cpp:56) [418]  (0 ns)
	'icmp' operation ('icmp_ln57_23', matrix_ti_mul.cpp:57) [430]  (1.43 ns)
	'select' operation ('select_ln57_23', matrix_ti_mul.cpp:57) [431]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_23', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [432]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 49>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_24', matrix_ti_mul.cpp:56) [437]  (1.77 ns)

 <State 50>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_24', matrix_ti_mul.cpp:56) [437]  (0 ns)
	'icmp' operation ('icmp_ln57_24', matrix_ti_mul.cpp:57) [447]  (1.43 ns)
	'select' operation ('select_ln57_24', matrix_ti_mul.cpp:57) [448]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_24', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [449]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 51>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_25', matrix_ti_mul.cpp:56) [454]  (1.77 ns)

 <State 52>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_25', matrix_ti_mul.cpp:56) [454]  (0 ns)
	'icmp' operation ('icmp_ln57_25', matrix_ti_mul.cpp:57) [467]  (1.43 ns)
	'select' operation ('select_ln57_25', matrix_ti_mul.cpp:57) [468]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_25', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [469]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 53>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_26', matrix_ti_mul.cpp:56) [474]  (1.77 ns)

 <State 54>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_26', matrix_ti_mul.cpp:56) [474]  (0 ns)
	'icmp' operation ('icmp_ln57_26', matrix_ti_mul.cpp:57) [484]  (1.43 ns)
	'select' operation ('select_ln57_26', matrix_ti_mul.cpp:57) [485]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_26', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [486]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 55>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_27', matrix_ti_mul.cpp:56) [491]  (1.77 ns)

 <State 56>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_27', matrix_ti_mul.cpp:56) [491]  (0 ns)
	'icmp' operation ('icmp_ln57_27', matrix_ti_mul.cpp:57) [504]  (1.43 ns)
	'select' operation ('select_ln57_27', matrix_ti_mul.cpp:57) [505]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_27', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [506]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 57>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_28', matrix_ti_mul.cpp:56) [511]  (1.77 ns)

 <State 58>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_28', matrix_ti_mul.cpp:56) [511]  (0 ns)
	'icmp' operation ('icmp_ln57_28', matrix_ti_mul.cpp:57) [521]  (1.43 ns)
	'select' operation ('select_ln57_28', matrix_ti_mul.cpp:57) [522]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_28', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [523]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 59>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_29', matrix_ti_mul.cpp:56) [528]  (1.77 ns)

 <State 60>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_29', matrix_ti_mul.cpp:56) [528]  (0 ns)
	'icmp' operation ('icmp_ln57_29', matrix_ti_mul.cpp:57) [541]  (1.43 ns)
	'select' operation ('select_ln57_29', matrix_ti_mul.cpp:57) [542]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_29', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [543]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 61>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_30', matrix_ti_mul.cpp:56) [548]  (1.77 ns)

 <State 62>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_30', matrix_ti_mul.cpp:56) [548]  (0 ns)
	'icmp' operation ('icmp_ln57_30', matrix_ti_mul.cpp:57) [558]  (1.43 ns)
	'select' operation ('select_ln57_30', matrix_ti_mul.cpp:57) [559]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_30', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [560]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 63>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_31', matrix_ti_mul.cpp:56) [565]  (1.77 ns)

 <State 64>: 5.67ns
The critical path consists of the following:
	'phi' operation ('j', matrix_ti_mul.cpp:56) with incoming values : ('add_ln56_31', matrix_ti_mul.cpp:56) [565]  (0 ns)
	'icmp' operation ('icmp_ln57_31', matrix_ti_mul.cpp:57) [577]  (1.43 ns)
	'select' operation ('select_ln57_31', matrix_ti_mul.cpp:57) [578]  (0.698 ns)
	'store' operation ('store_ln57', matrix_ti_mul.cpp:57) of variable 'select_ln57_31', matrix_ti_mul.cpp:57 on array 'Ainverse', matrix_ti_mul.cpp:53 [579]  (3.25 ns)
	blocking operation 0.295 ns on control path)

 <State 65>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('colonne', matrix_ti_mul.cpp:60) with incoming values : ('add_ln60', matrix_ti_mul.cpp:60) [584]  (1.77 ns)

 <State 66>: 1.83ns
The critical path consists of the following:
	'phi' operation ('colonne', matrix_ti_mul.cpp:60) with incoming values : ('add_ln60', matrix_ti_mul.cpp:60) [584]  (0 ns)
	'add' operation ('add_ln60', matrix_ti_mul.cpp:60) [727]  (1.83 ns)

 <State 67>: 4.98ns
The critical path consists of the following:
	'phi' operation ('ligne', matrix_ti_mul.cpp:60) with incoming values : ('indvars_iv29_cast', matrix_ti_mul.cpp:60) ('add_ln61', matrix_ti_mul.cpp:61) [730]  (0 ns)
	'add' operation ('add_ln62', matrix_ti_mul.cpp:62) [735]  (1.73 ns)
	'getelementptr' operation ('A_addr_66', matrix_ti_mul.cpp:62) [737]  (0 ns)
	'load' operation ('A_load', matrix_ti_mul.cpp:62) on array 'A' [869]  (3.25 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load', matrix_ti_mul.cpp:62) on array 'A' [869]  (3.25 ns)

 <State 69>: 7.07ns
The critical path consists of the following:
	'xor' operation ('xor_ln62', matrix_ti_mul.cpp:62) [871]  (0.993 ns)
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 74>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 75>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 76>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 77>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 78>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 79>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 80>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 81>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 82>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 83>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 84>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', matrix_ti_mul.cpp:62) [874]  (6.08 ns)

 <State 85>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('factor', matrix_ti_mul.cpp:62) [875]  (4.44 ns)

 <State 86>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('factor', matrix_ti_mul.cpp:62) [875]  (4.44 ns)

 <State 87>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', matrix_ti_mul.cpp:64) [878]  (6.72 ns)

 <State 88>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', matrix_ti_mul.cpp:64) [878]  (6.72 ns)

 <State 89>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', matrix_ti_mul.cpp:64) [878]  (6.72 ns)

 <State 90>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', matrix_ti_mul.cpp:64) [878]  (6.72 ns)

 <State 91>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', matrix_ti_mul.cpp:64) [878]  (6.72 ns)

 <State 92>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', matrix_ti_mul.cpp:64) [878]  (6.72 ns)

 <State 93>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', matrix_ti_mul.cpp:64) [878]  (6.72 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', matrix_ti_mul.cpp:64) [881]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', matrix_ti_mul.cpp:64) [881]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', matrix_ti_mul.cpp:64) [881]  (7.3 ns)

 <State 97>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', matrix_ti_mul.cpp:64) [881]  (7.3 ns)

 <State 98>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', matrix_ti_mul.cpp:64) [881]  (7.3 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', matrix_ti_mul.cpp:64) [881]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add', matrix_ti_mul.cpp:64) [881]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_8', matrix_ti_mul.cpp:64) [1009]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_s', matrix_ti_mul.cpp:64) [1041]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_11', matrix_ti_mul.cpp:64) [1073]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_13', matrix_ti_mul.cpp:64) [1105]  (7.3 ns)

 <State 105>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_15', matrix_ti_mul.cpp:64) [1137]  (7.3 ns)

 <State 106>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_17', matrix_ti_mul.cpp:64) [1169]  (7.3 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_19', matrix_ti_mul.cpp:64) [1201]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_21', matrix_ti_mul.cpp:64) [1233]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_23', matrix_ti_mul.cpp:64) [1265]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_25', matrix_ti_mul.cpp:64) [1297]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_27', matrix_ti_mul.cpp:64) [1329]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('add_29', matrix_ti_mul.cpp:64) [1361]  (7.3 ns)

 <State 113>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv29_27', matrix_ti_mul.cpp:64) [1330]  (5.2 ns)

 <State 114>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('conv29_29', matrix_ti_mul.cpp:64) [1362]  (5.2 ns)

 <State 115>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_23', matrix_ti_mul.cpp:64 on array 'A' [1267]  (3.25 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_25', matrix_ti_mul.cpp:64 on array 'A' [1299]  (3.25 ns)

 <State 117>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_27', matrix_ti_mul.cpp:64 on array 'A' [1331]  (3.25 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_29', matrix_ti_mul.cpp:64 on array 'A' [1363]  (3.25 ns)

 <State 119>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i', matrix_ti_mul.cpp:69) with incoming values : ('add_ln69', matrix_ti_mul.cpp:69) [1396]  (0 ns)
	'add' operation ('add_ln70', matrix_ti_mul.cpp:70) [1408]  (1.73 ns)
	'getelementptr' operation ('A_addr_33', matrix_ti_mul.cpp:70) [1410]  (0 ns)
	'load' operation ('divisor', matrix_ti_mul.cpp:70) on array 'A' [1538]  (3.25 ns)

 <State 120>: 3.25ns
The critical path consists of the following:
	'load' operation ('divisor', matrix_ti_mul.cpp:70) on array 'A' [1538]  (3.25 ns)

 <State 121>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 122>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 123>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 124>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 125>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 126>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 127>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 128>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 129>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 130>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 131>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 132>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 133>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 134>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 135>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 136>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div1', matrix_ti_mul.cpp:72) [1540]  (6.08 ns)

 <State 137>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_1', matrix_ti_mul.cpp:72) [1546]  (6.08 ns)

 <State 138>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_2', matrix_ti_mul.cpp:72) [1552]  (6.08 ns)

 <State 139>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_3', matrix_ti_mul.cpp:72) [1558]  (6.08 ns)

 <State 140>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_4', matrix_ti_mul.cpp:72) [1564]  (6.08 ns)

 <State 141>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_5', matrix_ti_mul.cpp:72) [1570]  (6.08 ns)

 <State 142>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_6', matrix_ti_mul.cpp:72) [1576]  (6.08 ns)

 <State 143>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_7', matrix_ti_mul.cpp:72) [1582]  (6.08 ns)

 <State 144>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_8', matrix_ti_mul.cpp:72) [1588]  (6.08 ns)

 <State 145>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_9', matrix_ti_mul.cpp:72) [1594]  (6.08 ns)

 <State 146>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_s', matrix_ti_mul.cpp:72) [1600]  (6.08 ns)

 <State 147>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_10', matrix_ti_mul.cpp:72) [1606]  (6.08 ns)

 <State 148>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_11', matrix_ti_mul.cpp:72) [1612]  (6.08 ns)

 <State 149>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_12', matrix_ti_mul.cpp:72) [1618]  (6.08 ns)

 <State 150>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_13', matrix_ti_mul.cpp:72) [1624]  (6.08 ns)

 <State 151>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_14', matrix_ti_mul.cpp:72) [1630]  (6.08 ns)

 <State 152>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_15', matrix_ti_mul.cpp:72) [1636]  (6.08 ns)

 <State 153>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_16', matrix_ti_mul.cpp:72) [1642]  (6.08 ns)

 <State 154>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_17', matrix_ti_mul.cpp:72) [1648]  (6.08 ns)

 <State 155>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_18', matrix_ti_mul.cpp:72) [1654]  (6.08 ns)

 <State 156>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_19', matrix_ti_mul.cpp:72) [1660]  (6.08 ns)

 <State 157>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_20', matrix_ti_mul.cpp:72) [1666]  (6.08 ns)

 <State 158>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_21', matrix_ti_mul.cpp:72) [1672]  (6.08 ns)

 <State 159>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_22', matrix_ti_mul.cpp:72) [1678]  (6.08 ns)

 <State 160>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_23', matrix_ti_mul.cpp:72) [1684]  (6.08 ns)

 <State 161>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_24', matrix_ti_mul.cpp:72) [1690]  (6.08 ns)

 <State 162>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_25', matrix_ti_mul.cpp:72) [1696]  (6.08 ns)

 <State 163>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_26', matrix_ti_mul.cpp:72) [1702]  (6.08 ns)

 <State 164>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_27', matrix_ti_mul.cpp:72) [1708]  (6.08 ns)

 <State 165>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_28', matrix_ti_mul.cpp:72) [1714]  (6.08 ns)

 <State 166>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_29', matrix_ti_mul.cpp:72) [1720]  (6.08 ns)

 <State 167>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div57_30', matrix_ti_mul.cpp:72) [1726]  (6.08 ns)

 <State 168>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_14', matrix_ti_mul.cpp:72 on array 'A' [1631]  (3.25 ns)

 <State 169>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_15', matrix_ti_mul.cpp:72 on array 'A' [1637]  (3.25 ns)

 <State 170>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_17', matrix_ti_mul.cpp:72 on array 'A' [1649]  (3.25 ns)

 <State 171>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_18', matrix_ti_mul.cpp:72 on array 'A' [1655]  (3.25 ns)

 <State 172>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_19', matrix_ti_mul.cpp:72 on array 'A' [1661]  (3.25 ns)

 <State 173>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_20', matrix_ti_mul.cpp:72 on array 'A' [1667]  (3.25 ns)

 <State 174>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_21', matrix_ti_mul.cpp:72 on array 'A' [1673]  (3.25 ns)

 <State 175>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_22', matrix_ti_mul.cpp:72 on array 'A' [1679]  (3.25 ns)

 <State 176>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_23', matrix_ti_mul.cpp:72 on array 'A' [1685]  (3.25 ns)

 <State 177>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_24', matrix_ti_mul.cpp:72 on array 'A' [1691]  (3.25 ns)

 <State 178>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_25', matrix_ti_mul.cpp:72 on array 'A' [1697]  (3.25 ns)

 <State 179>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_26', matrix_ti_mul.cpp:72 on array 'A' [1703]  (3.25 ns)

 <State 180>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_27', matrix_ti_mul.cpp:72 on array 'A' [1709]  (3.25 ns)

 <State 181>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_28', matrix_ti_mul.cpp:72 on array 'A' [1715]  (3.25 ns)

 <State 182>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_29', matrix_ti_mul.cpp:72 on array 'A' [1721]  (3.25 ns)

 <State 183>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln72', matrix_ti_mul.cpp:72) of variable 'div57_30', matrix_ti_mul.cpp:72 on array 'A' [1727]  (3.25 ns)

 <State 184>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', matrix_ti_mul.cpp:77) with incoming values : ('add_ln77_1', matrix_ti_mul.cpp:77) [1735]  (1.77 ns)

 <State 185>: 4.74ns
The critical path consists of the following:
	'phi' operation ('i', matrix_ti_mul.cpp:77) with incoming values : ('select_ln77_1', matrix_ti_mul.cpp:77) [1736]  (0 ns)
	'add' operation ('add_ln77', matrix_ti_mul.cpp:77) [1742]  (1.83 ns)
	'select' operation ('select_ln77_1', matrix_ti_mul.cpp:77) [1747]  (1.19 ns)
	'add' operation ('add_ln79', matrix_ti_mul.cpp:79) [1751]  (1.73 ns)

 <State 186>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Ainverse_addr_128', matrix_ti_mul.cpp:79) [1754]  (0 ns)
	'load' operation ('Ainverse_load_96', matrix_ti_mul.cpp:79) on array 'Ainverse', matrix_ti_mul.cpp:53 [1757]  (3.25 ns)

 <State 187>: 6.51ns
The critical path consists of the following:
	'load' operation ('Ainverse_load_96', matrix_ti_mul.cpp:79) on array 'Ainverse', matrix_ti_mul.cpp:53 [1757]  (3.25 ns)
	'store' operation ('store_ln79', matrix_ti_mul.cpp:79) of variable 'Ainverse_load_96', matrix_ti_mul.cpp:79 on array 'A' [1758]  (3.25 ns)

 <State 188>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
