{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573242891243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573242891247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 14:54:51 2019 " "Processing started: Fri Nov 08 14:54:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573242891247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242891247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242891247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573242891532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573242891532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/regb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab7/regb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGB-behavior " "Found design unit 1: REGB-behavior" {  } { { "../Lab7/REGB.vhd" "" { Text "G:/Lab7/REGB.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGB " "Found entity 1: REGB" {  } { { "../Lab7/REGB.vhd" "" { Text "G:/Lab7/REGB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/rega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab7/rega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGA-behavior " "Found design unit 1: REGA-behavior" {  } { { "../Lab7/REGA.vhd" "" { Text "G:/Lab7/REGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGA " "Found entity 1: REGA" {  } { { "../Lab7/REGA.vhd" "" { Text "G:/Lab7/REGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/muxc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab7/muxc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXC-behavior " "Found design unit 1: MUXC-behavior" {  } { { "../Lab7/MUXC.vhd" "" { Text "G:/Lab7/MUXC.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXC " "Found entity 1: MUXC" {  } { { "../Lab7/MUXC.vhd" "" { Text "G:/Lab7/MUXC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/muxb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab7/muxb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXB-behavior " "Found design unit 1: MUXB-behavior" {  } { { "../Lab7/MUXB.vhd" "" { Text "G:/Lab7/MUXB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXB " "Found entity 1: MUXB" {  } { { "../Lab7/MUXB.vhd" "" { Text "G:/Lab7/MUXB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/muxa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab7/muxa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXA-behavior " "Found design unit 1: MUXA-behavior" {  } { { "../Lab7/MUXA.vhd" "" { Text "G:/Lab7/MUXA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXA " "Found entity 1: MUXA" {  } { { "../Lab7/MUXA.vhd" "" { Text "G:/Lab7/MUXA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/clog.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab7/clog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLog-behavior " "Found design unit 1: CLog-behavior" {  } { { "../Lab7/CLog.vhd" "" { Text "G:/Lab7/CLog.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLog " "Found entity 1: CLog" {  } { { "../Lab7/CLog.vhd" "" { Text "G:/Lab7/CLog.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/lab7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /lab7/lab7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "../Lab7/Lab7.bdf" "" { Schematic "G:/Lab7/Lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /lab7/lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "../Lab7/Lab3.bdf" "" { Schematic "G:/Lab7/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab7/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lab7/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-clean_pulse " "Found design unit 1: Debounce-clean_pulse" {  } { { "../Lab7/Debounce.vhd" "" { Text "G:/Lab7/Debounce.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "../Lab7/Debounce.vhd" "" { Text "G:/Lab7/Debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavior " "Found design unit 1: Controller-behavior" {  } { { "Controller.vhd" "" { Text "G:/Lab8/Controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "G:/Lab8/Controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab8 " "Found entity 1: Lab8" {  } { { "Lab8.bdf" "" { Schematic "G:/Lab8/Lab8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573242899138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242899138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab8 " "Elaborating entity \"Lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573242899153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst2 " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst2\"" {  } { { "Lab8.bdf" "inst2" { Schematic "G:/Lab8/Lab8.bdf" { { 232 56 248 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899153 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRLD Controller.vhd(17) " "VHDL Signal Declaration warning at Controller.vhd(17): used implicit default value for signal \"IRLD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "G:/Lab8/Controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573242899153 "|Lab8|Controller:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3 Lab3:inst71685 " "Elaborating entity \"Lab3\" for hierarchy \"Lab3:inst71685\"" {  } { { "Lab8.bdf" "inst71685" { Schematic "G:/Lab8/Lab8.bdf" { { 24 1528 1624 184 "inst71685" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab7 Lab7:inst " "Elaborating entity \"Lab7\" for hierarchy \"Lab7:inst\"" {  } { { "Lab8.bdf" "inst" { Schematic "G:/Lab8/Lab8.bdf" { { 232 736 944 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899153 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MUXA inst12 " "Block or symbol \"MUXA\" of instance \"inst12\" overlaps another block or symbol" {  } { { "../Lab7/Lab7.bdf" "" { Schematic "G:/Lab7/Lab7.bdf" { { 144 272 480 288 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1573242899153 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MUXB inst " "Block or symbol \"MUXB\" of instance \"inst\" overlaps another block or symbol" {  } { { "../Lab7/Lab7.bdf" "" { Schematic "G:/Lab7/Lab7.bdf" { { 304 272 480 448 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1573242899153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLog Lab7:inst\|CLog:inst22 " "Elaborating entity \"CLog\" for hierarchy \"Lab7:inst\|CLog:inst22\"" {  } { { "../Lab7/Lab7.bdf" "inst22" { Schematic "G:/Lab7/Lab7.bdf" { { 240 1040 1264 480 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899153 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout CLog.vhd(11) " "VHDL Signal Declaration warning at CLog.vhd(11): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Lab7/CLog.vhd" "" { Text "G:/Lab7/CLog.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573242899169 "|Lab8|Lab7:inst|CLog:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGA Lab7:inst\|REGA:inst14 " "Elaborating entity \"REGA\" for hierarchy \"Lab7:inst\|REGA:inst14\"" {  } { { "../Lab7/Lab7.bdf" "inst14" { Schematic "G:/Lab7/Lab7.bdf" { { 144 608 808 224 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Lab7:inst\|Debounce:inst1 " "Elaborating entity \"Debounce\" for hierarchy \"Lab7:inst\|Debounce:inst1\"" {  } { { "../Lab7/Lab7.bdf" "inst1" { Schematic "G:/Lab7/Lab7.bdf" { { 232 464 576 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Key Debounce.vhd(17) " "VHDL Process Statement warning at Debounce.vhd(17): signal \"Key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab7/Debounce.vhd" "" { Text "G:/Lab7/Debounce.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 "|Lab7|Debounce:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt Debounce.vhd(22) " "VHDL Process Statement warning at Debounce.vhd(22): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab7/Debounce.vhd" "" { Text "G:/Lab7/Debounce.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 "|Lab7|Debounce:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Key Debounce.vhd(22) " "VHDL Process Statement warning at Debounce.vhd(22): signal \"Key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab7/Debounce.vhd" "" { Text "G:/Lab7/Debounce.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 "|Lab7|Debounce:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXA Lab7:inst\|MUXA:inst12 " "Elaborating entity \"MUXA\" for hierarchy \"Lab7:inst\|MUXA:inst12\"" {  } { { "../Lab7/Lab7.bdf" "inst12" { Schematic "G:/Lab7/Lab7.bdf" { { 144 272 480 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXC Lab7:inst\|MUXC:inst23 " "Elaborating entity \"MUXC\" for hierarchy \"Lab7:inst\|MUXC:inst23\"" {  } { { "../Lab7/Lab7.bdf" "inst23" { Schematic "G:/Lab7/Lab7.bdf" { { 208 1392 1632 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGB Lab7:inst\|REGB:inst15 " "Elaborating entity \"REGB\" for hierarchy \"Lab7:inst\|REGB:inst15\"" {  } { { "../Lab7/Lab7.bdf" "inst15" { Schematic "G:/Lab7/Lab7.bdf" { { 304 608 808 384 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXB Lab7:inst\|MUXB:inst " "Elaborating entity \"MUXB\" for hierarchy \"Lab7:inst\|MUXB:inst\"" {  } { { "../Lab7/Lab7.bdf" "inst" { Schematic "G:/Lab7/Lab7.bdf" { { 304 272 480 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899169 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IRLD GND " "Pin \"IRLD\" is stuck at GND" {  } { { "Lab8.bdf" "" { Schematic "G:/Lab8/Lab8.bdf" { { 96 296 472 112 "IRLD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573242899622 "|Lab8|IRLD"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cout GND " "Pin \"Cout\" is stuck at GND" {  } { { "Lab8.bdf" "" { Schematic "G:/Lab8/Lab8.bdf" { { 40 1008 1184 56 "Cout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573242899622 "|Lab8|Cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573242899622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573242899685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573242899997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573242899997 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "Lab8.bdf" "" { Schematic "G:/Lab8/Lab8.bdf" { { 320 496 664 336 "Cin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573242900013 "|Lab8|Cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573242900013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573242900013 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573242900013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573242900013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573242900013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573242900029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 14:55:00 2019 " "Processing ended: Fri Nov 08 14:55:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573242900029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573242900029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573242900029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573242900029 ""}
