// Seed: 2328382682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout tri id_3;
  output wire id_2;
  input wire id_1;
  assign id_7[1'h0] = id_7 == id_7;
  wire id_12 = id_8;
  assign id_3 = 1;
endmodule
macromodule module_1 #(
    parameter id_3 = 32'd82,
    parameter id_6 = 32'd23
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout supply0 id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  xor primCall (id_4, id_7, id_5, id_1);
  logic _id_6 = id_5[-1];
  tri0  id_7;
  ;
  assign id_7 = $realtime;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_7,
      id_7,
      id_1,
      id_4,
      id_5,
      id_7,
      id_1,
      id_7,
      id_4
  );
  logic [-1 : id_3  &  id_6] id_8;
  assign id_4 = 1;
endmodule
