{"vcs1":{"timestamp_begin":1739084665.451630266, "rt":0.22, "ut":0.09, "st":0.10}}
{"vcselab":{"timestamp_begin":1739084665.744413077, "rt":0.24, "ut":0.15, "st":0.08}}
{"link":{"timestamp_begin":1739084666.042346065, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739084665.234031108}
{"VCS_COMP_START_TIME": 1739084665.234031108}
{"VCS_COMP_END_TIME": 1739084666.247586412}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265324}}
{"vcselab": {"peak_mem": 150344}}
