ARRAY_SIZE	,	F_6
np	,	V_2
hisi_clk_register_fixed_rate	,	F_5
hisi_clk_init	,	F_4
HI3620_NR_CLKS	,	V_4
__iomem	,	T_2
hisi_clk_register_fixed_factor	,	F_7
"failed to map Hi3620 clock registers\n"	,	L_1
hisi_clk_register_mux	,	F_8
device_node	,	V_1
hi3620_seperated_gate_clks	,	V_9
hisi_clk_register_gate_sep	,	F_10
hi3620_div_clks	,	V_8
hi3620_clk_init	,	F_1
hi3620_mux_clks	,	V_7
__init	,	T_1
of_iomap	,	F_2
pr_err	,	F_3
hi3620_fixed_factor_clks	,	V_6
hi3620_fixed_rate_clks	,	V_5
base	,	V_3
"failed to find Hi3620 clock node in DTS\n"	,	L_2
hisi_clk_register_divider	,	F_9
