{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604299038523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604299038523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 14:37:18 2020 " "Processing started: Mon Nov 02 14:37:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604299038523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299038523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp9_3 -c exp9_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp9_3 -c exp9_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299038523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604299039180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604299039180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "exp9_3.v(112) " "Verilog HDL information at exp9_3.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604299049517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_r exp9_3.v(6) " "Verilog HDL Declaration information at exp9_3.v(6): object \"VGA_R\" differs only in case from object \"vga_r\" in the same scope" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604299049517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_g exp9_3.v(7) " "Verilog HDL Declaration information at exp9_3.v(7): object \"VGA_G\" differs only in case from object \"vga_g\" in the same scope" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604299049517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_b exp9_3.v(5) " "Verilog HDL Declaration information at exp9_3.v(5): object \"VGA_B\" differs only in case from object \"vga_b\" in the same scope" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604299049517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp9_3.v 1 1 " "Found 1 design units, including 1 entities, in source file exp9_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp9_3 " "Found entity 1: exp9_3" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299049517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299049517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299049532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299049532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_640x480 " "Found entity 1: vga_640x480" {  } { { "vga_timing.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/vga_timing.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299049563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299049563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299049579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299049579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299049595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299049595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp9_3 " "Elaborating entity \"exp9_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604299049751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_edge exp9_3.v(34) " "Verilog HDL or VHDL warning at exp9_3.v(34): object \"flag_edge\" assigned a value but never read" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1604299049766 "|exp9_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:A " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:A\"" {  } { { "exp9_3.v" "A" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299049766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:B " "Elaborating entity \"rom\" for hierarchy \"rom:B\"" {  } { { "exp9_3.v" "B" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299049798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:B\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:B\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299049985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:B\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:B\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299049985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:B\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:B\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file flying.mif " "Parameter \"init_file\" = \"flying.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604299049985 ""}  } { { "rom.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604299049985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qkf1 " "Found entity 1: altsyncram_qkf1" {  } { { "db/altsyncram_qkf1.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/db/altsyncram_qkf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299050063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299050063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qkf1 rom:B\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated " "Elaborating entity \"altsyncram_qkf1\" for hierarchy \"rom:B\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299050063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299050110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299050110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a rom:B\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"rom:B\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_qkf1.tdf" "rden_decode" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/db/altsyncram_qkf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299050110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0hb " "Found entity 1: mux_0hb" {  } { { "db/mux_0hb.tdf" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/db/mux_0hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299050157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299050157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0hb rom:B\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|mux_0hb:mux2 " "Elaborating entity \"mux_0hb\" for hierarchy \"rom:B\|altsyncram:altsyncram_component\|altsyncram_qkf1:auto_generated\|mux_0hb:mux2\"" {  } { { "db/altsyncram_qkf1.tdf" "mux2" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/db/altsyncram_qkf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299050157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640x480 vga_640x480:u2 " "Elaborating entity \"vga_640x480\" for hierarchy \"vga_640x480:u2\"" {  } { { "exp9_3.v" "u2" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299050188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(38) " "Verilog HDL assignment warning at vga_timing.v(38): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/vga_timing.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299050188 "|exp9_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(50) " "Verilog HDL assignment warning at vga_timing.v(50): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/vga_timing.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299050188 "|exp9_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(66) " "Verilog HDL assignment warning at vga_timing.v(66): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/vga_timing.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299050188 "|exp9_3|vga_640x480:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_timing.v(68) " "Verilog HDL assignment warning at vga_timing.v(68): truncated value with size 32 to match size of target (10)" {  } { { "vga_timing.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/vga_timing.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299050188 "|exp9_3|vga_640x480:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u3 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u3\"" {  } { { "exp9_3.v" "u3" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299050188 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604299051000 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "exp9_3.v" "" { Text "C:/Users/44254/Desktop/digit_design_exp/exp9_3/exp9_3.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604299051423 "|exp9_3|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604299051423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604299051501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604299052001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/44254/Desktop/digit_design_exp/exp9_3/output_files/exp9_3.map.smsg " "Generated suppressed messages file C:/Users/44254/Desktop/digit_design_exp/exp9_3/output_files/exp9_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299052079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604299052362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299052362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "363 " "Implemented 363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604299052456 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604299052456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "308 " "Implemented 308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604299052456 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604299052456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604299052456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604299052487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 14:37:32 2020 " "Processing ended: Mon Nov 02 14:37:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604299052487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604299052487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604299052487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299052487 ""}
