# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do parte3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Downloads/teste/Nova\ pasta {C:/Users/Aluno/Downloads/teste/Nova pasta/cache.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2pra1
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Downloads/teste/Nova\ pasta {C:/Users/Aluno/Downloads/teste/Nova pasta/display.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module display
# -- Compiling module hexto7segment
# 
# Top level modules:
# 	display
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Downloads/teste/Nova\ pasta {C:/Users/Aluno/Downloads/teste/Nova pasta/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# 
vsim +altera -do parte3_run_msim_rtl_verilog.do -l msim_transcript -gui work.cache
# vsim +altera -do parte3_run_msim_rtl_verilog.do -l msim_transcript -gui work.cache 
# Loading work.cache
# Loading work.mux2pra1
# Loading work.ramlpm
# ** Error: (vsim-3033) C:/Users/Aluno/Downloads/teste/Nova pasta/ramlpm.v(88): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /cache/v1
#         Searched libraries:
#             C:/Users/Aluno/Downloads/teste/Nova pasta/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/Aluno/Downloads/teste/Nova pasta/ramlpm.v(88): Instantiation of 'altsyncram' failed. The design unit was not found.
# 
#         Region: /cache/v2
#         Searched libraries:
#             C:/Users/Aluno/Downloads/teste/Nova pasta/simulation/modelsim/rtl_work
# Error loading design
vsim +altera -L altera_mf_ver -do parte3_run_msim_rtl_verilog.do -l msim_transcript -gui work.cache
# vsim +altera -L altera_mf_ver -do parte3_run_msim_rtl_verilog.do -l msim_transcript -gui work.cache 
# Loading work.cache
# Loading work.mux2pra1
# Loading work.ramlpm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/Aluno/Downloads/teste/Nova pasta/cache.v(34): [PCDPC] - Port size (12 or 12) does not match connection size (8) for port 'a'. The port definition is at: C:/Users/Aluno/Downloads/teste/Nova pasta/cache.v(1).
# 
#         Region: /cache/muxOut
# ** Warning: (vsim-3015) C:/Users/Aluno/Downloads/teste/Nova pasta/cache.v(34): [PCDPC] - Port size (12 or 12) does not match connection size (8) for port 'b'. The port definition is at: C:/Users/Aluno/Downloads/teste/Nova pasta/cache.v(1).
# 
#         Region: /cache/muxOut
# ** Warning: (vsim-3015) C:/Users/Aluno/Downloads/teste/Nova pasta/cache.v(34): [PCDPC] - Port size (12 or 12) does not match connection size (8) for port 'DataOut'. The port definition is at: C:/Users/Aluno/Downloads/teste/Nova pasta/cache.v(1).
# 
#         Region: /cache/muxOut
# do parte3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Downloads/teste/Nova\ pasta {C:/Users/Aluno/Downloads/teste/Nova pasta/cache.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2pra1
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Downloads/teste/Nova\ pasta {C:/Users/Aluno/Downloads/teste/Nova pasta/display.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module display
# -- Compiling module hexto7segment
# 
# Top level modules:
# 	display
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Downloads/teste/Nova\ pasta {C:/Users/Aluno/Downloads/teste/Nova pasta/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# 
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/cache/clock
wave create -driver freeze -pattern constant -value 00000000 -range 4 0 -starttime 0ps -endtime 1000ps sim:/cache/address
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/cache/wren
wave create -driver freeze -pattern constant -value 00000000000 -range 7 0 -starttime 0ps -endtime 1000ps sim:/cache/dataIn
add wave -position end  sim:/cache/dataOut
add wave -position end  sim:/cache/hit
add wave -position end  sim:/cache/miss
add wave -position end  sim:/cache/lru1
add wave -position end  sim:/cache/lru2
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: cache.v1.altsyncram_component
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: cache.v2.altsyncram_component
