Analysis & Synthesis report for lab8
Tue Apr 30 08:30:50 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |lab8|tetrisBoard:board|game_state:gameStart|state
 12. State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_next
 13. State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_state
 14. State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_next
 15. State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_state
 16. State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 25. Source assignments for lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 27. Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 28. Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 30. Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated
 35. Source assignments for lab8_soc:lab8_soc0|lab8_soc_sdram:sdram
 36. Source assignments for lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll
 37. Source assignments for lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3
 38. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 40. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux
 41. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 42. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 43. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 44. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 45. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 46. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 47. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 48. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 49. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 50. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 51. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 52. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 53. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 54. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 64. Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001
 65. Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0|altsyncram_7i71:auto_generated
 70. Source assignments for tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated
 71. Source assignments for tetrisBoard:board|tetramino:ghostPiece|Block:block2|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated
 72. Source assignments for tetrisBoard:board|tetramino:ghostPiece|Block:block1|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated
 73. Source assignments for tetrisBoard:board|tetramino:ghostPiece|Block:block0|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated
 74. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 75. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 76. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a
 77. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b
 79. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 81. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram
 82. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 84. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 85. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 86. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 87. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy
 88. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0
 89. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 90. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 91. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 92. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 93. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 94. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 95. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 96. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 97. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 98. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 99. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
100. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
101. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
102. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
103. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
104. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
105. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
106. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
107. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
108. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
109. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
112. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
115. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
118. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
121. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
124. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
128. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
131. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
134. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
137. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
140. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
143. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
146. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
149. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_008|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_015|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
182. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
183. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
184. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
185. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
186. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
187. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
188. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
189. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
190. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
191. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
192. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
193. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
194. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
198. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
199. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
200. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
201. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
202. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
203. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
204. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
205. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
206. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
207. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
208. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
209. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
210. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
211. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller
212. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
213. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
214. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001
215. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
216. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
217. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002
218. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
219. Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
220. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
221. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
222. Parameter Settings for User Entity Instance: tetrisBoard:board|keyboardControl:keyboard
223. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0
224. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0
225. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|Block:block2|altsyncram:GhostPiece_rtl_0
226. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|Block:block1|altsyncram:GhostPiece_rtl_0
227. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|Block:block0|altsyncram:GhostPiece_rtl_0
228. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|color_mapper:boardColored2019|lpm_divide:Mod0
229. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div5
230. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div4
231. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Mod0
232. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div3
233. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult2
234. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19
235. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult23
236. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult7
237. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult3
238. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div2
239. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div0
240. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div1
241. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult1
242. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult0
243. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult19
244. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult23
245. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult7
246. Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult3
247. scfifo Parameter Settings by Entity Instance
248. altsyncram Parameter Settings by Entity Instance
249. altpll Parameter Settings by Entity Instance
250. lpm_mult Parameter Settings by Entity Instance
251. Port Connectivity Checks: "tetrisBoard:board|collisionDetection:collisionDetectorGhost"
252. Port Connectivity Checks: "tetrisBoard:board|grid:grid0|delayCounter:delay0"
253. Port Connectivity Checks: "tetrisBoard:board|grid:grid0|Block:block0"
254. Port Connectivity Checks: "tetrisBoard:board|grid:grid0|BlockBackground:background0"
255. Port Connectivity Checks: "tetrisBoard:board|grid:grid0"
256. Port Connectivity Checks: "tetrisBoard:board|collisionDetection:collisionDetector"
257. Port Connectivity Checks: "tetrisBoard:board|color_mapper:boardColored2019|delayGenerator:delay0"
258. Port Connectivity Checks: "tetrisBoard:board|color_mapper:boardColored2019|backgroundCounter:count"
259. Port Connectivity Checks: "tetrisBoard:board|color_mapper:boardColored2019"
260. Port Connectivity Checks: "tetrisBoard:board|keyboardControl:keyboard|softDrop:ghostspeedreduction"
261. Port Connectivity Checks: "tetrisBoard:board|keyboardControl:keyboard|softDrop:dropRate"
262. Port Connectivity Checks: "tetrisBoard:board|keyboardControl:keyboard|softDrop:softDrop0"
263. Port Connectivity Checks: "tetrisBoard:board|tetramino:ghostPiece"
264. Port Connectivity Checks: "tetrisBoard:board|tetramino:controlledTetramino"
265. Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
266. Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002"
267. Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
268. Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001"
269. Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
270. Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller"
271. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
272. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
273. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
274. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
275. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
276. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
277. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
278. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
279. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
280. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
281. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode"
282. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
283. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
284. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
285. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
286. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
287. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
288. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
289. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
290. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
291. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
292. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
293. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
294. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
295. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
296. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
297. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
298. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
299. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
300. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
301. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
302. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
303. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
304. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
305. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
306. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
307. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
308. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
309. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
310. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
311. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
312. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
313. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
314. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
315. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
316. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
317. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
318. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
319. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
320. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
321. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
322. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
323. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
324. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
325. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
326. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
327. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
328. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
329. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1"
330. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll"
331. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module"
332. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0"
333. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy"
334. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
335. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
336. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib"
337. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
338. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
339. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
340. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
341. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
342. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug"
343. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci"
344. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench"
345. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0"
346. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic"
347. Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0"
348. Port Connectivity Checks: "lab8_soc:lab8_soc0"
349. Post-Synthesis Netlist Statistics for Top Partition
350. Elapsed Time Per Partition
351. Analysis & Synthesis Messages
352. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 30 08:30:49 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; lab8                                        ;
; Top-level Entity Name              ; lab8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 43,625                                      ;
;     Total combinational functions  ; 42,682                                      ;
;     Dedicated logic registers      ; 3,785                                       ;
; Total registers                    ; 3785                                        ;
; Total pins                         ; 128                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 42,112                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab8               ; lab8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                 ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ramBackground.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/ramBackground.sv                                                                              ;             ;
; ramTetrisPieces.sv                                                                            ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv                                                                            ;             ;
; keyboardControl.sv                                                                            ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv                                                                            ;             ;
; tetramino.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv                                                                                  ;             ;
; hpi_io_intf.sv                                                                                ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/hpi_io_intf.sv                                                                                ;             ;
; VGA_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/VGA_controller.sv                                                                             ;             ;
; HexDriver.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/HexDriver.sv                                                                                  ;             ;
; Color_Mapper.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv                                                                               ;             ;
; vga_clk.v                                                                                     ; yes             ; User Wizard-Generated File                            ; U:/documents/ece385/FinalProject/Lab8_provided/vga_clk.v                                                                                     ;             ;
; lab8.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv                                                                                       ;             ;
; lab8_soc/synthesis/lab8_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v                                                                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v                                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv                                          ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v                                    ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v                  ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                      ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv                       ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv                        ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv                            ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv                                   ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv                               ; lab8_soc    ;
; lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv                              ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v                                            ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v                                                ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v                                           ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v                                      ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex                                   ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v                                         ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v                                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v                          ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_led.v                                                  ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_led.v                                                  ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_keycode.v                                              ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_keycode.v                                              ; lab8_soc    ;
; lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v                                          ; lab8_soc    ;
; tetrisBoard.sv                                                                                ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv                                                                                ;             ;
; collisionDetection.sv                                                                         ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/collisionDetection.sv                                                                         ;             ;
; grid.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/grid.sv                                                                                       ;             ;
; randNum.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/randNum.sv                                                                                    ;             ;
; gamestate.sv                                                                                  ; yes             ; User SystemVerilog HDL File                           ; U:/documents/ece385/FinalProject/Lab8_provided/gamestate.sv                                                                                  ;             ;
; ghostpiece.txt                                                                                ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/ghostpiece.txt                                                                                ;             ;
; tblockpiecesized.txt                                                                          ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/tblockpiecesized.txt                                                                          ;             ;
; iblockpiecesized.txt                                                                          ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/iblockpiecesized.txt                                                                          ;             ;
; zblockpiecesized.txt                                                                          ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/zblockpiecesized.txt                                                                          ;             ;
; jblockpiecesized.txt                                                                          ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/jblockpiecesized.txt                                                                          ;             ;
; oblockpiecesized.txt                                                                          ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/oblockpiecesized.txt                                                                          ;             ;
; sblockpiecesized.txt                                                                          ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/sblockpiecesized.txt                                                                          ;             ;
; lblockpiecesized.txt                                                                          ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/lblockpiecesized.txt                                                                          ;             ;
; tetris_background_gamespace16x16.txt                                                          ; yes             ; Auto-Found File                                       ; U:/documents/ece385/FinalProject/Lab8_provided/tetris_background_gamespace16x16.txt                                                          ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                            ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                         ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                          ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                          ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                          ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                          ;             ;
; aglobal180.inc                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                        ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/cntr_do7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                     ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                            ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                            ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                          ;             ;
; db/altsyncram_6mc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_6mc1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                             ;             ;
; db/altsyncram_ac71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                              ;             ;
; db/altsyncram_sqg1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_sqg1.tdf                                                                        ;             ;
; altpll.tdf                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                            ;             ;
; stratix_pll.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                       ;             ;
; stratixii_pll.inc                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                     ;             ;
; cycloneii_pll.inc                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                     ;             ;
; db/vga_clk_altpll.v                                                                           ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/vga_clk_altpll.v                                                                           ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ; altera_sld  ;
; db/ip/sld2dead247/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File                        ; U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;             ;
; db/altsyncram_7i71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_7i71.tdf                                                                        ;             ;
; db/lab8.ram0_BlockBackground_e1feade6.hdl.mif                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; U:/documents/ece385/FinalProject/Lab8_provided/db/lab8.ram0_BlockBackground_e1feade6.hdl.mif                                                 ;             ;
; db/altsyncram_k861.tdf                                                                        ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_k861.tdf                                                                        ;             ;
; db/lab8.ram7_Block_48496a7.hdl.mif                                                            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; U:/documents/ece385/FinalProject/Lab8_provided/db/lab8.ram7_Block_48496a7.hdl.mif                                                            ;             ;
; lpm_divide.tdf                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                        ;             ;
; abs_divider.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc                                                                       ;             ;
; sign_div_unsign.inc                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                   ;             ;
; db/lpm_divide_8bm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/lpm_divide_8bm.tdf                                                                         ;             ;
; db/sign_div_unsign_tlh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/sign_div_unsign_tlh.tdf                                                                    ;             ;
; db/alt_u_div_e7f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/alt_u_div_e7f.tdf                                                                          ;             ;
; db/add_sub_7pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/add_sub_7pc.tdf                                                                            ;             ;
; db/add_sub_8pc.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/add_sub_8pc.tdf                                                                            ;             ;
; db/lpm_divide_9km.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/lpm_divide_9km.tdf                                                                         ;             ;
; db/sign_div_unsign_1nh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/sign_div_unsign_1nh.tdf                                                                    ;             ;
; db/alt_u_div_m9f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/alt_u_div_m9f.tdf                                                                          ;             ;
; db/lpm_divide_ccm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/lpm_divide_ccm.tdf                                                                         ;             ;
; db/lpm_divide_dkm.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/lpm_divide_dkm.tdf                                                                         ;             ;
; db/sign_div_unsign_5nh.tdf                                                                    ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/sign_div_unsign_5nh.tdf                                                                    ;             ;
; db/alt_u_div_u9f.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/alt_u_div_u9f.tdf                                                                          ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                          ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                       ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc                                                                          ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                                                                          ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc                                                                          ;             ;
; db/mult_2dt.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/mult_2dt.tdf                                                                               ;             ;
; multcore.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf                                                                          ;             ;
; csa_add.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/csa_add.inc                                                                           ;             ;
; mpar_add.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.inc                                                                          ;             ;
; muleabz.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muleabz.inc                                                                           ;             ;
; mul_lfrg.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                          ;             ;
; mul_boothc.inc                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                        ;             ;
; alt_ded_mult.inc                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                      ;             ;
; alt_ded_mult_y.inc                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                    ;             ;
; dffpipe.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                                           ;             ;
; mpar_add.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                          ;             ;
; lpm_add_sub.tdf                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                       ;             ;
; addcore.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc                                                                           ;             ;
; look_add.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc                                                                          ;             ;
; alt_stratix_add_sub.inc                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                               ;             ;
; db/add_sub_bfh.tdf                                                                            ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/add_sub_bfh.tdf                                                                            ;             ;
; altshift.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.tdf                                                                          ;             ;
; db/mult_oct.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/mult_oct.tdf                                                                               ;             ;
; ball.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; ball.sv                                                                                                                                      ;             ;
; db/mult_p5t.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; U:/documents/ece385/FinalProject/Lab8_provided/db/mult_p5t.tdf                                                                               ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                       ;
+---------------------------------------------+-----------------------------------------------------+
; Resource                                    ; Usage                                               ;
+---------------------------------------------+-----------------------------------------------------+
; Estimated Total logic elements              ; 43,625                                              ;
;                                             ;                                                     ;
; Total combinational functions               ; 42682                                               ;
; Logic element usage by number of LUT inputs ;                                                     ;
;     -- 4 input functions                    ; 33196                                               ;
;     -- 3 input functions                    ; 6726                                                ;
;     -- <=2 input functions                  ; 2760                                                ;
;                                             ;                                                     ;
; Logic elements by mode                      ;                                                     ;
;     -- normal mode                          ; 41624                                               ;
;     -- arithmetic mode                      ; 1058                                                ;
;                                             ;                                                     ;
; Total registers                             ; 3785                                                ;
;     -- Dedicated logic registers            ; 3785                                                ;
;     -- I/O registers                        ; 0                                                   ;
;                                             ;                                                     ;
; I/O pins                                    ; 128                                                 ;
; Total memory bits                           ; 42112                                               ;
;                                             ;                                                     ;
; Embedded Multiplier 9-bit elements          ; 6                                                   ;
;                                             ;                                                     ;
; Total PLLs                                  ; 2                                                   ;
;     -- PLLs                                 ; 2                                                   ;
;                                             ;                                                     ;
; Maximum fan-out node                        ; tetrisBoard:board|keyboardControl:keyboard|state[0] ;
; Maximum fan-out                             ; 7414                                                ;
; Total fan-out                               ; 173904                                              ;
; Average fan-out                             ; 3.70                                                ;
+---------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |lab8                                                                                                                                   ; 42682 (2)           ; 3785 (1)                  ; 42112       ; 6            ; 0       ; 3         ; 128  ; 0            ; |lab8                                                                                                                                                                                                                                                                                                                                                                                                                    ; lab8                                             ; work         ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                               ; HexDriver                                        ; work         ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                               ; HexDriver                                        ; work         ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 60 (60)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                             ; VGA_controller                                   ; work         ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                            ; hpi_io_intf                                      ; work         ;
;    |lab8_soc:lab8_soc0|                                                                                                                 ; 2243 (0)            ; 1983 (0)                  ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0                                                                                                                                                                                                                                                                                                                                                                                                 ; lab8_soc                                         ; lab8_soc     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                        ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; lab8_soc     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; lab8_soc     ;
;       |lab8_soc_jtag_uart_0:jtag_uart_0|                                                                                                ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0                             ; lab8_soc     ;
;          |alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|                                                                     ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;          |lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0_scfifo_r                    ; lab8_soc     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;          |lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; lab8_soc_jtag_uart_0_scfifo_w                    ; lab8_soc     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;       |lab8_soc_keycode:keycode|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                        ; lab8_soc_keycode                                 ; lab8_soc     ;
;       |lab8_soc_led:led|                                                                                                                ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_led:led                                                                                                                                                                                                                                                                                                                                                                                ; lab8_soc_led                                     ; lab8_soc     ;
;       |lab8_soc_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 721 (0)             ; 886 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; lab8_soc_mm_interconnect_0                       ; lab8_soc     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                            ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 62 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 62 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser         ; lab8_soc     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 128 (124)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                   ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                    ; lab8_soc     ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                       ; lab8_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; lab8_soc     ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; lab8_soc     ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                        ; lab8_soc     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 5 (5)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; lab8_soc_mm_interconnect_0_cmd_demux             ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_cmd_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                           ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                           ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                           ; 47 (43)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                           ; 63 (59)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_cmd_mux_001           ; lab8_soc     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router:router|                                                                                     ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; lab8_soc_mm_interconnect_0_router                ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router_001:router_001|                                                                             ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; lab8_soc_mm_interconnect_0_router_001            ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_router_003:router_007|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                   ; lab8_soc_mm_interconnect_0_router_003            ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                             ; lab8_soc_mm_interconnect_0_rsp_demux_001         ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 77 (77)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; lab8_soc_mm_interconnect_0_rsp_mux               ; lab8_soc     ;
;          |lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; lab8_soc_mm_interconnect_0_rsp_mux_001           ; lab8_soc     ;
;       |lab8_soc_nios2_gen2_0:nios2_gen2_0|                                                                                              ; 1001 (0)            ; 583 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc_nios2_gen2_0                            ; lab8_soc     ;
;          |lab8_soc_nios2_gen2_0_cpu:cpu|                                                                                                ; 1001 (711)          ; 583 (314)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; lab8_soc_nios2_gen2_0_cpu                        ; lab8_soc     ;
;             |lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|                                               ; 290 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; lab8_soc_nios2_gen2_0_cpu_nios2_oci              ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                        ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; lab8_soc     ;
;                   |lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                       ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; lab8_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                   |lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|                             ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; lab8_soc_nios2_gen2_0_cpu_debug_slave_tck        ; lab8_soc     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                   |sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; lab8_soc_nios2_gen2_0_cpu_nios2_oci_break        ; lab8_soc     ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; lab8_soc     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                |lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|                                      ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; lab8_soc_nios2_gen2_0_cpu_nios2_ocimem           ; lab8_soc     ;
;                   |lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; lab8_soc     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                  ; work         ;
;             |lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; lab8_soc_nios2_gen2_0_cpu_register_bank_a_module ; lab8_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;             |lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; lab8_soc_nios2_gen2_0_cpu_register_bank_b_module ; lab8_soc     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;       |lab8_soc_onchip_memory2_0:onchip_memory2_0|                                                                                      ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                      ; lab8_soc_onchip_memory2_0                        ; lab8_soc     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;             |altsyncram_sqg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_sqg1                                  ; work         ;
;       |lab8_soc_otg_hpi_address:otg_hpi_address|                                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                        ; lab8_soc_otg_hpi_address                         ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_cs|                                                                                                  ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                  ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_reset|                                                                                               ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                               ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_r|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_cs:otg_hpi_w|                                                                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                   ; lab8_soc_otg_hpi_cs                              ; lab8_soc     ;
;       |lab8_soc_otg_hpi_data:otg_hpi_data|                                                                                              ; 18 (18)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                              ; lab8_soc_otg_hpi_data                            ; lab8_soc     ;
;       |lab8_soc_sdram:sdram|                                                                                                            ; 312 (245)           ; 323 (203)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                            ; lab8_soc_sdram                                   ; lab8_soc     ;
;          |lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|                                                      ; 67 (67)             ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_input_efifo_module                ; lab8_soc     ;
;       |lab8_soc_sdram_pll:sdram_pll|                                                                                                    ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_pll                               ; lab8_soc     ;
;          |lab8_soc_sdram_pll_altpll_lqa2:sd1|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                 ; lab8_soc_sdram_pll_altpll_lqa2                   ; lab8_soc     ;
;          |lab8_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; lab8_soc_sdram_pll_stdsync_sv6                   ; lab8_soc     ;
;             |lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                    ; lab8_soc_sdram_pll_dffpipe_l2c                   ; lab8_soc     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 149 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 148 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 148 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                   ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                           ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                         ; sld_shadow_jsm                                   ; altera_sld   ;
;    |tetrisBoard:board|                                                                                                                  ; 40176 (2)           ; 1655 (0)                  ; 30720       ; 6            ; 0       ; 3         ; 0    ; 0            ; |lab8|tetrisBoard:board                                                                                                                                                                                                                                                                                                                                                                                                  ; tetrisBoard                                      ; work         ;
;       |collisionDetection:collisionDetectorGhost|                                                                                       ; 1279 (1279)         ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost                                                                                                                                                                                                                                                                                                                                                        ; collisionDetection                               ; work         ;
;       |collisionDetection:collisionDetector|                                                                                            ; 2524 (2524)         ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector                                                                                                                                                                                                                                                                                                                                                             ; collisionDetection                               ; work         ;
;       |color_mapper:boardColored2019|                                                                                                   ; 673 (390)           ; 45 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019                                                                                                                                                                                                                                                                                                                                                                    ; color_mapper                                     ; work         ;
;          |backgroundCounter:count|                                                                                                      ; 31 (31)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|backgroundCounter:count                                                                                                                                                                                                                                                                                                                                            ; backgroundCounter                                ; work         ;
;          |delayGenerator:delay0|                                                                                                        ; 54 (54)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|delayGenerator:delay0                                                                                                                                                                                                                                                                                                                                              ; delayGenerator                                   ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 198 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                    ; lpm_divide                                       ; work         ;
;             |lpm_divide_8bm:auto_generated|                                                                                             ; 198 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_divide:Mod0|lpm_divide_8bm:auto_generated                                                                                                                                                                                                                                                                                                                      ; lpm_divide_8bm                                   ; work         ;
;                |sign_div_unsign_tlh:divider|                                                                                            ; 198 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                                                                          ; sign_div_unsign_tlh                              ; work         ;
;                   |alt_u_div_e7f:divider|                                                                                               ; 198 (198)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_divide:Mod0|lpm_divide_8bm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                                                                    ; alt_u_div_e7f                                    ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                     ; lpm_mult                                         ; work         ;
;             |mult_oct:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                                                                                                                                                                                                                             ; mult_oct                                         ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                     ; lpm_mult                                         ; work         ;
;             |mult_oct:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                                                                                                                                                                                                                             ; mult_oct                                         ; work         ;
;          |lpm_mult:Mult2|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                                                     ; lpm_mult                                         ; work         ;
;             |mult_2dt:auto_generated|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult2|mult_2dt:auto_generated                                                                                                                                                                                                                                                                                                                             ; mult_2dt                                         ; work         ;
;       |game_state:gameStart|                                                                                                            ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|game_state:gameStart                                                                                                                                                                                                                                                                                                                                                                             ; game_state                                       ; work         ;
;       |grid:grid0|                                                                                                                      ; 31836 (30333)       ; 1369 (1320)               ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0                                                                                                                                                                                                                                                                                                                                                                                       ; grid                                             ; work         ;
;          |Block:block0|                                                                                                                 ; 721 (721)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|Block:block0                                                                                                                                                                                                                                                                                                                                                                          ; Block                                            ; work         ;
;          |BlockBackground:background0|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|BlockBackground:background0                                                                                                                                                                                                                                                                                                                                                           ; BlockBackground                                  ; work         ;
;             |altsyncram:rgbBackground_rtl_0|                                                                                            ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;                |altsyncram_7i71:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0|altsyncram_7i71:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_7i71                                  ; work         ;
;          |delayCounter:delay0|                                                                                                          ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|delayCounter:delay0                                                                                                                                                                                                                                                                                                                                                                   ; delayCounter                                     ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;             |lpm_divide_9km:auto_generated|                                                                                             ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div0|lpm_divide_9km:auto_generated                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_9km                                   ; work         ;
;                |sign_div_unsign_1nh:divider|                                                                                            ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                                                                                                             ; sign_div_unsign_1nh                              ; work         ;
;                   |alt_u_div_m9f:divider|                                                                                               ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div0|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                                                                                                                                                                                                                       ; alt_u_div_m9f                                    ; work         ;
;          |lpm_divide:Div1|                                                                                                              ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;             |lpm_divide_9km:auto_generated|                                                                                             ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div1|lpm_divide_9km:auto_generated                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_9km                                   ; work         ;
;                |sign_div_unsign_1nh:divider|                                                                                            ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div1|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                                                                                                             ; sign_div_unsign_1nh                              ; work         ;
;                   |alt_u_div_m9f:divider|                                                                                               ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div1|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                                                                                                                                                                                                                       ; alt_u_div_m9f                                    ; work         ;
;          |lpm_divide:Div2|                                                                                                              ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;             |lpm_divide_dkm:auto_generated|                                                                                             ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div2|lpm_divide_dkm:auto_generated                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_dkm                                   ; work         ;
;                |sign_div_unsign_5nh:divider|                                                                                            ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                                                                             ; sign_div_unsign_5nh                              ; work         ;
;                   |alt_u_div_u9f:divider|                                                                                               ; 191 (191)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div2|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                                                                                                                                                                                                                                                       ; alt_u_div_u9f                                    ; work         ;
;          |lpm_divide:Div3|                                                                                                              ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div3                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;             |lpm_divide_dkm:auto_generated|                                                                                             ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div3|lpm_divide_dkm:auto_generated                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_dkm                                   ; work         ;
;                |sign_div_unsign_5nh:divider|                                                                                            ; 191 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div3|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                                                                                                                                                                                                             ; sign_div_unsign_5nh                              ; work         ;
;                   |alt_u_div_u9f:divider|                                                                                               ; 191 (191)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div3|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                                                                                                                                                                                                                                                       ; alt_u_div_u9f                                    ; work         ;
;          |lpm_divide:Div4|                                                                                                              ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div4                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;             |lpm_divide_9km:auto_generated|                                                                                             ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div4|lpm_divide_9km:auto_generated                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_9km                                   ; work         ;
;                |sign_div_unsign_1nh:divider|                                                                                            ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div4|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                                                                                                             ; sign_div_unsign_1nh                              ; work         ;
;                   |alt_u_div_m9f:divider|                                                                                               ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div4|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                                                                                                                                                                                                                       ; alt_u_div_m9f                                    ; work         ;
;          |lpm_divide:Div5|                                                                                                              ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div5                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;             |lpm_divide_9km:auto_generated|                                                                                             ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div5|lpm_divide_9km:auto_generated                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_9km                                   ; work         ;
;                |sign_div_unsign_1nh:divider|                                                                                            ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div5|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                                                                                                             ; sign_div_unsign_1nh                              ; work         ;
;                   |alt_u_div_m9f:divider|                                                                                               ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Div5|lpm_divide_9km:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                                                                                                                                                                                                                       ; alt_u_div_m9f                                    ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 115 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                       ; lpm_divide                                       ; work         ;
;             |lpm_divide_ccm:auto_generated|                                                                                             ; 115 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Mod0|lpm_divide_ccm:auto_generated                                                                                                                                                                                                                                                                                                                                         ; lpm_divide_ccm                                   ; work         ;
;                |sign_div_unsign_1nh:divider|                                                                                            ; 115 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider                                                                                                                                                                                                                                                                                                             ; sign_div_unsign_1nh                              ; work         ;
;                   |alt_u_div_m9f:divider|                                                                                               ; 115 (115)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|grid:grid0|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider                                                                                                                                                                                                                                                                                       ; alt_u_div_m9f                                    ; work         ;
;       |keyboardControl:keyboard|                                                                                                        ; 274 (127)           ; 127 (37)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|keyboardControl:keyboard                                                                                                                                                                                                                                                                                                                                                                         ; keyboardControl                                  ; work         ;
;          |softDrop:dropRate|                                                                                                            ; 54 (54)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|keyboardControl:keyboard|softDrop:dropRate                                                                                                                                                                                                                                                                                                                                                       ; softDrop                                         ; work         ;
;          |softDrop:ghostspeedreduction|                                                                                                 ; 47 (47)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|keyboardControl:keyboard|softDrop:ghostspeedreduction                                                                                                                                                                                                                                                                                                                                            ; softDrop                                         ; work         ;
;          |softDrop:softDrop0|                                                                                                           ; 46 (46)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|keyboardControl:keyboard|softDrop:softDrop0                                                                                                                                                                                                                                                                                                                                                      ; softDrop                                         ; work         ;
;       |randNum:newTetraminoGenerator|                                                                                                   ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|randNum:newTetraminoGenerator                                                                                                                                                                                                                                                                                                                                                                    ; randNum                                          ; work         ;
;       |tetramino:controlledTetramino|                                                                                                   ; 3114 (459)          ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:controlledTetramino                                                                                                                                                                                                                                                                                                                                                                    ; tetramino                                        ; work         ;
;          |Block:block0|                                                                                                                 ; 645 (645)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block0                                                                                                                                                                                                                                                                                                                                                       ; Block                                            ; work         ;
;          |Block:block1|                                                                                                                 ; 655 (655)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block1                                                                                                                                                                                                                                                                                                                                                       ; Block                                            ; work         ;
;          |Block:block2|                                                                                                                 ; 651 (651)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block2                                                                                                                                                                                                                                                                                                                                                       ; Block                                            ; work         ;
;          |Block:block3|                                                                                                                 ; 704 (704)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block3                                                                                                                                                                                                                                                                                                                                                       ; Block                                            ; work         ;
;       |tetramino:ghostPiece|                                                                                                            ; 466 (466)           ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece                                                                                                                                                                                                                                                                                                                                                                             ; tetramino                                        ; work         ;
;          |Block:block0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block0                                                                                                                                                                                                                                                                                                                                                                ; Block                                            ; work         ;
;             |altsyncram:GhostPiece_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block0|altsyncram:GhostPiece_rtl_0                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                |altsyncram_k861:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block0|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_k861                                  ; work         ;
;          |Block:block1|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block1                                                                                                                                                                                                                                                                                                                                                                ; Block                                            ; work         ;
;             |altsyncram:GhostPiece_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block1|altsyncram:GhostPiece_rtl_0                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                |altsyncram_k861:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block1|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_k861                                  ; work         ;
;          |Block:block2|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block2                                                                                                                                                                                                                                                                                                                                                                ; Block                                            ; work         ;
;             |altsyncram:GhostPiece_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block2|altsyncram:GhostPiece_rtl_0                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                |altsyncram_k861:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block2|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_k861                                  ; work         ;
;          |Block:block3|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block3                                                                                                                                                                                                                                                                                                                                                                ; Block                                            ; work         ;
;             |altsyncram:GhostPiece_rtl_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                       ; work         ;
;                |altsyncram_k861:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated                                                                                                                                                                                                                                                                                                     ; altsyncram_k861                                  ; work         ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                           ; vga_clk                                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                   ; altpll                                           ; work         ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab8|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                     ; vga_clk_altpll                                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                          ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                          ;
; lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; lab8_soc_onchip_memory2_0.hex                 ;
; tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0|altsyncram_7i71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144 ; db/lab8.ram0_BlockBackground_e1feade6.hdl.mif ;
; tetrisBoard:board|tetramino:ghostPiece|Block:block0|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144 ; db/lab8.ram7_Block_48496a7.hdl.mif            ;
; tetrisBoard:board|tetramino:ghostPiece|Block:block1|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144 ; db/lab8.ram7_Block_48496a7.hdl.mif            ;
; tetrisBoard:board|tetramino:ghostPiece|Block:block2|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144 ; db/lab8.ram7_Block_48496a7.hdl.mif            ;
; tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144 ; db/lab8.ram7_Block_48496a7.hdl.mif            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |lab8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0                                                                                                                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_keycode:keycode                                                                                                                                                                                                                         ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_led:led                                                                                                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                         ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                     ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                             ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                         ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                           ; lab8_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                             ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                             ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                           ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                        ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router                                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                      ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                              ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                            ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                  ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                          ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                 ; lab8_soc.qsys   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                         ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                   ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                ; lab8_soc.qsys   ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                    ; lab8_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller                                                                                                                                                                                                           ; lab8_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                       ; lab8_soc.qsys   ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram                                                                                                                                                                                                                             ; lab8_soc.qsys   ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                     ; lab8_soc.qsys   ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                               ; lab8_soc.qsys   ;
; Altera ; ALTPLL                                   ; 18.0    ; N/A          ; N/A          ; |lab8|vga_clk:vga_clk_instance                                                                                                                                                                                                                                            ; vga_clk.v       ;
+--------+------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |lab8|tetrisBoard:board|game_state:gameStart|state ;
+------------+------------+------------+-----------------------------+
; Name       ; state.halt ; state.done ; state.game                  ;
+------------+------------+------------+-----------------------------+
; state.halt ; 0          ; 0          ; 0                           ;
; state.game ; 1          ; 0          ; 1                           ;
; state.done ; 1          ; 1          ; 0                           ;
+------------+------------+------------+-----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_next                         ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_state                                                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000       ;
+------------+------------+------------+------------+------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                ;
+------------+------------+------------+------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_state                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tetrisBoard:board|keyboardControl:keyboard|Ball_X_Motion[0..3]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Motion[0..3]                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,61..63,65,67,68,83..85]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,61..63,65,67,68,83..85]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61,65,67,68,82..85]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61,65,67,68,82..85]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,4..9,12,13,19,22,24,25,29,31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                             ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                             ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                             ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                             ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                   ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                   ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                   ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                   ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                      ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                      ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                    ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                    ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                 ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                 ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                      ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                      ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,10,11,14..18,20,21,23,26..28]                                                                                                                                                                               ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_addr[0..3,6..10]                                                                                                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                                                                                 ;
; tetrisBoard:board|keyboardControl:keyboard|ghostY[1,3]                                                                                                                                                                                                                                                                                                             ; Merged with tetrisBoard:board|keyboardControl:keyboard|ghostY[0]                                                                                                                                                                                                                                                                                                               ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_X_Pos[1..3]                                                                                                                                                                                                                                                                                                        ; Merged with tetrisBoard:board|keyboardControl:keyboard|Ball_X_Pos[0]                                                                                                                                                                                                                                                                                                           ;
; tetrisBoard:board|keyboardControl:keyboard|ghostX[0..3]                                                                                                                                                                                                                                                                                                            ; Merged with tetrisBoard:board|keyboardControl:keyboard|Ball_X_Pos[0]                                                                                                                                                                                                                                                                                                           ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Pos[1,3]                                                                                                                                                                                                                                                                                                         ; Merged with tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Pos[0]                                                                                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Motion[6..9]                                                                                                                                                                                                                                                                                                     ; Merged with tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Motion[5]                                                                                                                                                                                                                                                                                                        ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_X_Motion[7..9]                                                                                                                                                                                                                                                                                                     ; Merged with tetrisBoard:board|keyboardControl:keyboard|Ball_X_Motion[6]                                                                                                                                                                                                                                                                                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                              ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                         ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                      ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                 ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                 ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                    ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                    ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                       ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                           ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                      ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                      ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                   ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                   ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                   ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                   ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                             ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                             ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                             ; Merged with lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                             ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_X_Pos[0]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Pos[0]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; tetrisBoard:board|keyboardControl:keyboard|ghostY[0]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Pos[2]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 1023                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                           ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                       ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                           ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                       ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ;                           ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                     ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                           ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                           ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                             ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                           ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                             ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                           ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                             ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                   ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                   ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                   ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                 ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                   ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                     ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                  ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                       ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                         ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                    ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                      ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                               ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                 ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Pos[0]                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; tetrisBoard:board|keyboardControl:keyboard|ghostY[0]                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                   ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                      ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                              ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                 ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                   ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                          ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                      ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                    ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                             ; Stuck at GND              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                    ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3785  ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 220   ;
; Number of registers using Asynchronous Clear ; 1952  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2401  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; tetrisBoard:board|keyboardControl:keyboard|shape[1]                                                                                                                                                                                                                                                                             ; 2281    ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Pos[6]                                                                                                                                                                                                                                                                        ; 200     ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_X_Pos[8]                                                                                                                                                                                                                                                                        ; 24      ;
; tetrisBoard:board|keyboardControl:keyboard|Ball_X_Pos[6]                                                                                                                                                                                                                                                                        ; 84      ;
; tetrisBoard:board|keyboardControl:keyboard|ghostX[8]                                                                                                                                                                                                                                                                            ; 9       ;
; tetrisBoard:board|keyboardControl:keyboard|ghostX[6]                                                                                                                                                                                                                                                                            ; 34      ;
; tetrisBoard:board|keyboardControl:keyboard|ghostY[6]                                                                                                                                                                                                                                                                            ; 203     ;
; tetrisBoard:board|keyboardControl:keyboard|ghostY[4]                                                                                                                                                                                                                                                                            ; 293     ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                ; 1       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 238     ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ; 24      ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                                                              ; 10      ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 395     ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                ; 2       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ; 6       ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                              ; 3       ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                    ; 3       ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                      ; 9       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                     ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                     ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                      ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                      ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                      ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                           ; 11      ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                               ; 1       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                       ; 3       ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                              ; 9       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                            ; 1       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                            ; 4       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                               ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                               ; 3       ;
; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                        ; 2       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                            ; 1       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                               ; 1       ;
; lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                      ; 2       ;
; lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                           ; 2       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                            ; 1       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 1       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 57                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                   ;
+--------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Register Name                                                            ; Megafunction                                                                 ; Type ;
+--------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; tetrisBoard:board|grid:grid0|BlockBackground:background0|data_Out[0..23] ; tetrisBoard:board|grid:grid0|BlockBackground:background0|rgbBackground_rtl_0 ; RAM  ;
; tetrisBoard:board|tetramino:ghostPiece|Block:block3|data_Out[0..23]      ; tetrisBoard:board|tetramino:ghostPiece|Block:block3|GhostPiece_rtl_0         ; RAM  ;
; tetrisBoard:board|tetramino:ghostPiece|Block:block2|data_Out[0..23]      ; tetrisBoard:board|tetramino:ghostPiece|Block:block2|GhostPiece_rtl_0         ; RAM  ;
; tetrisBoard:board|tetramino:ghostPiece|Block:block1|data_Out[0..23]      ; tetrisBoard:board|tetramino:ghostPiece|Block:block1|GhostPiece_rtl_0         ; RAM  ;
; tetrisBoard:board|tetramino:ghostPiece|Block:block0|data_Out[0..23]      ; tetrisBoard:board|tetramino:ghostPiece|Block:block0|GhostPiece_rtl_0         ; RAM  ;
+--------------------------------------------------------------------------+------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab8|tetrisBoard:board|keyboardControl:keyboard|Ball_X_Pos[4]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab8|tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Pos[2]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|keyboardControl:keyboard|Ball_Y_Pos[8]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block0|data_Out[4]                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|grid:grid0|Block:block0|data_Out[21]                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block0|data_Out[5]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block3|data_Out[23]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block1|data_Out[15]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block3|data_Out[7]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block1|data_Out[6]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block3|data_Out[13]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block1|data_Out[14]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block2|data_Out[21]                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block2|data_Out[12]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_bank                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|grid:grid0|Block:block0|data_Out[16]                                                                                                                                                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block0|data_Out[3]                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block1|data_Out[17]                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block0|data_Out[2]                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block0|data_Out[19]                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block1|data_Out[20]                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block2|data_Out[1]                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 28 bits   ; 140 LEs       ; 140 LEs              ; 0 LEs                  ; Yes        ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Block:block0|data_Out[16]                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|tetrisBoard:board|keyboardControl:keyboard|state[1]                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 58 bits   ; 232 LEs       ; 0 LEs                ; 232 LEs                ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|active_data[24]                                                                                                                                                                                                                                                                                                        ;
; 21:1               ; 630 bits  ; 8820 LEs      ; 630 LEs              ; 8190 LEs               ; Yes        ; |lab8|tetrisBoard:board|grid:grid0|grid[9][13][2]                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |lab8|tetrisBoard:board|keyboardControl:keyboard|ghostY[0]                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |lab8|tetrisBoard:board|keyboardControl:keyboard|ghostY[5]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|VGA_controller:vga_controller_instance|h_counter[1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab8|tetrisBoard:board|keyboardControl:keyboard|ghostX[8]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|m_data[27]                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |lab8|tetrisBoard:board|keyboardControl:keyboard|ghostY[6]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux184                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 60 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux186                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab8|VGA_controller:vga_controller_instance|v_counter_in[3]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|E_logic_result[17]                                                                                                                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux126                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux107                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux211                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux22                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|Green                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux193                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux189                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab8|lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux182                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux272                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux35                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux255                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux173                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux125                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux172                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 18 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux285                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux100                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux60                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux17                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux166                                                                                                                                                                                                                                                                                             ;
; 32:1               ; 30 bits   ; 630 LEs       ; 450 LEs              ; 180 LEs                ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux131                                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 30 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux181                                                                                                                                                                                                                                                                                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; No         ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Mux462                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 60 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux192                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |lab8|tetrisBoard:board|game_state:gameStart|state                                                                                                                                                                                                                                                                                                                   ;
; 13:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux254                                                                                                                                                                                                                                                                                             ;
; 13:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux10                                                                                                                                                                                                                                                                                                   ;
; 13:1               ; 15 bits   ; 120 LEs       ; 105 LEs              ; 15 LEs                 ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux24                                                                                                                                                                                                                                                                                                   ;
; 13:1               ; 30 bits   ; 240 LEs       ; 210 LEs              ; 30 LEs                 ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux184                                                                                                                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                             ;
; 18:1               ; 8 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |lab8|tetrisBoard:board|tetramino:controlledTetramino|Mux432                                                                                                                                                                                                                                                                                                         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |lab8|lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                        ;
; 27:1               ; 30 bits   ; 540 LEs       ; 450 LEs              ; 90 LEs                 ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetectorGhost|Mux220                                                                                                                                                                                                                                                                                             ;
; 27:1               ; 30 bits   ; 540 LEs       ; 450 LEs              ; 90 LEs                 ; No         ; |lab8|tetrisBoard:board|collisionDetection:collisionDetector|Mux225                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |lab8|lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                             ;
; 21:1               ; 30 bits   ; 420 LEs       ; 30 LEs               ; 390 LEs                ; No         ; |lab8|tetrisBoard:board|grid:grid0|grid                                                                                                                                                                                                                                                                                                                              ;
; 326:1              ; 3 bits    ; 651 LEs       ; 456 LEs              ; 195 LEs                ; No         ; |lab8|tetrisBoard:board|grid:grid0|Mux4652                                                                                                                                                                                                                                                                                                                           ;
; 185:1              ; 17 bits   ; 2091 LEs      ; 136 LEs              ; 1955 LEs               ; No         ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|VGA_R[2]                                                                                                                                                                                                                                                                                                       ;
; 188:1              ; 7 bits    ; 875 LEs       ; 56 LEs               ; 819 LEs                ; No         ; |lab8|tetrisBoard:board|color_mapper:boardColored2019|VGA_G[2]                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_sdram:sdram ;
+-----------------------------+-------+------+-------------------+
; Assignment                  ; Value ; From ; To                ;
+-----------------------------+-------+------+-------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0   ;
+-----------------------------+-------+------+-------------------+


+------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+----------------------------------------+
; Assignment     ; Value ; From ; To                                     ;
+----------------+-------+------+----------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                             ;
+----------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                     ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------------+
; Assignment        ; Value ; From ; To                                                ;
+-------------------+-------+------+---------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]            ;
+-------------------+-------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0|altsyncram_7i71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetrisBoard:board|tetramino:ghostPiece|Block:block2|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetrisBoard:board|tetramino:ghostPiece|Block:block1|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for tetrisBoard:board|tetramino:ghostPiece|Block:block0|altsyncram:GhostPiece_rtl_0|altsyncram_k861:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                       ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                     ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                     ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                     ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------+-----------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                      ;
+----------------+-------------------------------+-----------------------------------------------------------+
; INIT_FILE      ; lab8_soc_onchip_memory2_0.hex ; String                                                    ;
+----------------+-------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                            ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                         ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 2                             ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 4                             ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                         ;
; WIDTH_B                            ; 1                             ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                     ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                         ;
; INIT_FILE                          ; lab8_soc_onchip_memory2_0.hex ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 4                             ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_sqg1               ; Untyped                                                         ;
+------------------------------------+-------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W               ; 25    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 21    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 25    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 25    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 60    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 61    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 62    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 63    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 64    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 67    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 25    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 25    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_004|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_005|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_006|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_007|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_008|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_009|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_010|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_011|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_012|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_013|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_014|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_015|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 14    ; Signed Integer                                                                                                                      ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                      ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                      ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tetrisBoard:board|keyboardControl:keyboard ;
+----------------+------------+-----------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                      ;
+----------------+------------+-----------------------------------------------------------+
; X_Step         ; 0000010000 ; Unsigned Binary                                           ;
; Y_Step         ; 0000010000 ; Unsigned Binary                                           ;
+----------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0 ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                             ;
; WIDTH_A                            ; 24                                            ; Untyped                                             ;
; WIDTHAD_A                          ; 8                                             ; Untyped                                             ;
; NUMWORDS_A                         ; 256                                           ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                             ;
; WIDTH_B                            ; 1                                             ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                             ;
; INIT_FILE                          ; db/lab8.ram0_BlockBackground_e1feade6.hdl.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_7i71                               ; Untyped                                             ;
+------------------------------------+-----------------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0 ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                   ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                                ;
; WIDTH_A                            ; 24                                 ; Untyped                                                ;
; WIDTHAD_A                          ; 8                                  ; Untyped                                                ;
; NUMWORDS_A                         ; 256                                ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                ;
; WIDTH_B                            ; 1                                  ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                ;
; INIT_FILE                          ; db/lab8.ram7_Block_48496a7.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_k861                    ; Untyped                                                ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|Block:block2|altsyncram:GhostPiece_rtl_0 ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                   ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                                ;
; WIDTH_A                            ; 24                                 ; Untyped                                                ;
; WIDTHAD_A                          ; 8                                  ; Untyped                                                ;
; NUMWORDS_A                         ; 256                                ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                ;
; WIDTH_B                            ; 1                                  ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                ;
; INIT_FILE                          ; db/lab8.ram7_Block_48496a7.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_k861                    ; Untyped                                                ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|Block:block1|altsyncram:GhostPiece_rtl_0 ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                   ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                                ;
; WIDTH_A                            ; 24                                 ; Untyped                                                ;
; WIDTHAD_A                          ; 8                                  ; Untyped                                                ;
; NUMWORDS_A                         ; 256                                ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                ;
; WIDTH_B                            ; 1                                  ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                ;
; INIT_FILE                          ; db/lab8.ram7_Block_48496a7.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_k861                    ; Untyped                                                ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|Block:block0|altsyncram:GhostPiece_rtl_0 ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                   ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                                ;
; WIDTH_A                            ; 24                                 ; Untyped                                                ;
; WIDTHAD_A                          ; 8                                  ; Untyped                                                ;
; NUMWORDS_A                         ; 256                                ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                ;
; WIDTH_B                            ; 1                                  ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                ;
; INIT_FILE                          ; db/lab8.ram7_Block_48496a7.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_k861                    ; Untyped                                                ;
+------------------------------------+------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|color_mapper:boardColored2019|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_8bm ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_9km ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_9km ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_ccm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 15           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 30           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 30           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_2dt     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                 ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                 ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult23 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                 ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                 ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_9km ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|grid:grid0|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                             ;
; LPM_WIDTHD             ; 10             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_9km ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                         ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                         ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult19 ;
+------------------------------------------------+--------------+--------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                             ;
+------------------------------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                          ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                          ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                          ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                          ;
; LATENCY                                        ; 0            ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                          ;
+------------------------------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult23 ;
+------------------------------------------------+--------------+--------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                             ;
+------------------------------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                          ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                          ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                          ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                          ;
; LATENCY                                        ; 0            ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                          ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                          ;
+------------------------------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                            ;
+------------------------------------------------+--------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                         ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                         ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                         ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                         ;
; LATENCY                                        ; 0            ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                         ;
; USE_EAB                                        ; OFF          ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                         ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                         ;
+------------------------------------------------+--------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                ;
; Entity Instance            ; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                               ;
; Entity Instance            ; lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                               ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0                                                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; tetrisBoard:board|tetramino:ghostPiece|Block:block2|altsyncram:GhostPiece_rtl_0                                                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; tetrisBoard:board|tetramino:ghostPiece|Block:block1|altsyncram:GhostPiece_rtl_0                                                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; tetrisBoard:board|tetramino:ghostPiece|Block:block0|altsyncram:GhostPiece_rtl_0                                                                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                          ;
+---------------------------------------+-----------------------------------------------------------------+
; Name                                  ; Value                                                           ;
+---------------------------------------+-----------------------------------------------------------------+
; Number of entity instances            ; 11                                                              ;
; Entity Instance                       ; tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 15                                                              ;
;     -- LPM_WIDTHB                     ; 15                                                              ;
;     -- LPM_WIDTHP                     ; 30                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19          ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult23          ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult7           ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult3           ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 10                                                              ;
;     -- LPM_WIDTHB                     ; 10                                                              ;
;     -- LPM_WIDTHP                     ; 20                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 10                                                              ;
;     -- LPM_WIDTHB                     ; 10                                                              ;
;     -- LPM_WIDTHP                     ; 20                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                              ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult23 ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
; Entity Instance                       ; tetrisBoard:board|tetramino:controlledTetramino|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 8                                                               ;
;     -- LPM_WIDTHB                     ; 5                                                               ;
;     -- LPM_WIDTHP                     ; 13                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                             ;
;     -- USE_EAB                        ; OFF                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                              ;
+---------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|collisionDetection:collisionDetectorGhost"                                                                                                      ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; blockSize[9..5]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; blockSize[3..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; blockSize[4]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; minBlockPixX[7..4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; minBlockPixX[9..8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; minBlockPixX[3..0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; maxBlockPixX[8..7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; maxBlockPixX[6..5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; maxBlockPixX[3..0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; maxBlockPixX[9]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; maxBlockPixX[4]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; maxBlockPixY[8..7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; maxBlockPixY[6..5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; maxBlockPixY[3..0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; maxBlockPixY[9]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; maxBlockPixY[4]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; signalStart               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; canMoveRight              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; canMoveLeft               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; canRotateClockwise        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; canRotateCounterClockwise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; shiftUp1                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; shiftUp2                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; shiftLeft1                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; shiftLeft2                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; shiftRight1               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; shiftRight2               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|grid:grid0|delayCounter:delay0" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; offset[22..18] ; Input ; Info     ; Stuck at VCC                             ;
; offset[14..11] ; Input ; Info     ; Stuck at VCC                             ;
; offset[10..7]  ; Input ; Info     ; Stuck at GND                             ;
; offset[5..0]   ; Input ; Info     ; Stuck at GND                             ;
; offset[24]     ; Input ; Info     ; Stuck at VCC                             ;
; offset[23]     ; Input ; Info     ; Stuck at GND                             ;
; offset[17]     ; Input ; Info     ; Stuck at GND                             ;
; offset[16]     ; Input ; Info     ; Stuck at VCC                             ;
; offset[15]     ; Input ; Info     ; Stuck at GND                             ;
; offset[6]      ; Input ; Info     ; Stuck at VCC                             ;
+----------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|grid:grid0|Block:block0"                                                                                                                   ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "read_address[9..8]" will be connected to GND. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|grid:grid0|BlockBackground:background0"                                                                                                    ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "read_address[9..8]" will be connected to GND. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|grid:grid0"                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; minBlockPixX[7..4] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; minBlockPixX[9..8] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; minBlockPixX[3..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; minBlockPixY[9..7] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; minBlockPixY[3..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; minBlockPixY[6]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; minBlockPixY[5]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; minBlockPixY[4]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; maxBlockPixX[8..7] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; maxBlockPixX[6..5] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; maxBlockPixX[3..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; maxBlockPixX[9]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; maxBlockPixX[4]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; maxBlockPixY[8..7] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; maxBlockPixY[6..5] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; maxBlockPixY[3..0] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; maxBlockPixY[9]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; maxBlockPixY[4]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; blockSize[9..5]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; blockSize[3..0]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; blockSize[4]       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; gridColor          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|collisionDetection:collisionDetector" ;
+--------------------+-------+----------+--------------------------------------------+
; Port               ; Type  ; Severity ; Details                                    ;
+--------------------+-------+----------+--------------------------------------------+
; blockSize[9..5]    ; Input ; Info     ; Stuck at GND                               ;
; blockSize[3..0]    ; Input ; Info     ; Stuck at GND                               ;
; blockSize[4]       ; Input ; Info     ; Stuck at VCC                               ;
; minBlockPixX[7..4] ; Input ; Info     ; Stuck at VCC                               ;
; minBlockPixX[9..8] ; Input ; Info     ; Stuck at GND                               ;
; minBlockPixX[3..0] ; Input ; Info     ; Stuck at GND                               ;
; maxBlockPixX[8..7] ; Input ; Info     ; Stuck at VCC                               ;
; maxBlockPixX[6..5] ; Input ; Info     ; Stuck at GND                               ;
; maxBlockPixX[3..0] ; Input ; Info     ; Stuck at GND                               ;
; maxBlockPixX[9]    ; Input ; Info     ; Stuck at GND                               ;
; maxBlockPixX[4]    ; Input ; Info     ; Stuck at VCC                               ;
; maxBlockPixY[8..7] ; Input ; Info     ; Stuck at VCC                               ;
; maxBlockPixY[6..5] ; Input ; Info     ; Stuck at GND                               ;
; maxBlockPixY[3..0] ; Input ; Info     ; Stuck at GND                               ;
; maxBlockPixY[9]    ; Input ; Info     ; Stuck at GND                               ;
; maxBlockPixY[4]    ; Input ; Info     ; Stuck at VCC                               ;
+--------------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|color_mapper:boardColored2019|delayGenerator:delay0" ;
+----------------+-------+----------+---------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                       ;
+----------------+-------+----------+---------------------------------------------------------------+
; offset[22..21] ; Input ; Info     ; Stuck at VCC                                                  ;
; offset[15..14] ; Input ; Info     ; Stuck at VCC                                                  ;
; offset[11..6]  ; Input ; Info     ; Stuck at VCC                                                  ;
; offset[29..23] ; Input ; Info     ; Stuck at GND                                                  ;
; offset[13..12] ; Input ; Info     ; Stuck at GND                                                  ;
; offset[5..0]   ; Input ; Info     ; Stuck at GND                                                  ;
; offset[20]     ; Input ; Info     ; Stuck at GND                                                  ;
; offset[19]     ; Input ; Info     ; Stuck at VCC                                                  ;
; offset[18]     ; Input ; Info     ; Stuck at GND                                                  ;
; offset[17]     ; Input ; Info     ; Stuck at VCC                                                  ;
; offset[16]     ; Input ; Info     ; Stuck at GND                                                  ;
+----------------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|color_mapper:boardColored2019|backgroundCounter:count" ;
+----------------+-------+----------+-----------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                         ;
+----------------+-------+----------+-----------------------------------------------------------------+
; maxVal[13..12] ; Input ; Info     ; Stuck at VCC                                                    ;
; maxVal[7..6]   ; Input ; Info     ; Stuck at VCC                                                    ;
; maxVal[11..10] ; Input ; Info     ; Stuck at GND                                                    ;
; maxVal[5..4]   ; Input ; Info     ; Stuck at GND                                                    ;
; maxVal[2..0]   ; Input ; Info     ; Stuck at GND                                                    ;
; maxVal[14]     ; Input ; Info     ; Stuck at GND                                                    ;
; maxVal[9]      ; Input ; Info     ; Stuck at VCC                                                    ;
; maxVal[8]      ; Input ; Info     ; Stuck at GND                                                    ;
; maxVal[3]      ; Input ; Info     ; Stuck at VCC                                                    ;
+----------------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|color_mapper:boardColored2019" ;
+--------------------+-------+----------+-------------------------------------+
; Port               ; Type  ; Severity ; Details                             ;
+--------------------+-------+----------+-------------------------------------+
; minBlockPixX[7..4] ; Input ; Info     ; Stuck at VCC                        ;
; minBlockPixX[9..8] ; Input ; Info     ; Stuck at GND                        ;
; minBlockPixX[3..0] ; Input ; Info     ; Stuck at GND                        ;
; minBlockPixY[9..7] ; Input ; Info     ; Stuck at GND                        ;
; minBlockPixY[3..0] ; Input ; Info     ; Stuck at GND                        ;
; minBlockPixY[6]    ; Input ; Info     ; Stuck at VCC                        ;
; minBlockPixY[5]    ; Input ; Info     ; Stuck at GND                        ;
; minBlockPixY[4]    ; Input ; Info     ; Stuck at VCC                        ;
; maxBlockPixX[8..7] ; Input ; Info     ; Stuck at VCC                        ;
; maxBlockPixX[6..5] ; Input ; Info     ; Stuck at GND                        ;
; maxBlockPixX[3..0] ; Input ; Info     ; Stuck at GND                        ;
; maxBlockPixX[9]    ; Input ; Info     ; Stuck at GND                        ;
; maxBlockPixX[4]    ; Input ; Info     ; Stuck at VCC                        ;
; maxBlockPixY[8..7] ; Input ; Info     ; Stuck at VCC                        ;
; maxBlockPixY[6..5] ; Input ; Info     ; Stuck at GND                        ;
; maxBlockPixY[3..0] ; Input ; Info     ; Stuck at GND                        ;
; maxBlockPixY[9]    ; Input ; Info     ; Stuck at GND                        ;
; maxBlockPixY[4]    ; Input ; Info     ; Stuck at VCC                        ;
+--------------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|keyboardControl:keyboard|softDrop:ghostspeedreduction" ;
+----------------+-------+----------+-----------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                         ;
+----------------+-------+----------+-----------------------------------------------------------------+
; offset[9..5]   ; Input ; Info     ; Stuck at VCC                                                    ;
; offset[29..10] ; Input ; Info     ; Stuck at GND                                                    ;
; offset[2..0]   ; Input ; Info     ; Stuck at GND                                                    ;
; offset[4]      ; Input ; Info     ; Stuck at GND                                                    ;
; offset[3]      ; Input ; Info     ; Stuck at VCC                                                    ;
; keyDownM       ; Input ; Info     ; Stuck at VCC                                                    ;
+----------------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|keyboardControl:keyboard|softDrop:dropRate" ;
+----------------+-------+----------+------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                              ;
+----------------+-------+----------+------------------------------------------------------+
; offset[23..19] ; Input ; Info     ; Stuck at VCC                                         ;
; offset[15..12] ; Input ; Info     ; Stuck at VCC                                         ;
; offset[29..26] ; Input ; Info     ; Stuck at GND                                         ;
; offset[11..8]  ; Input ; Info     ; Stuck at GND                                         ;
; offset[6..0]   ; Input ; Info     ; Stuck at GND                                         ;
; offset[25]     ; Input ; Info     ; Stuck at VCC                                         ;
; offset[24]     ; Input ; Info     ; Stuck at GND                                         ;
; offset[18]     ; Input ; Info     ; Stuck at GND                                         ;
; offset[17]     ; Input ; Info     ; Stuck at VCC                                         ;
; offset[16]     ; Input ; Info     ; Stuck at GND                                         ;
; offset[7]      ; Input ; Info     ; Stuck at VCC                                         ;
; keyDownM       ; Input ; Info     ; Stuck at VCC                                         ;
+----------------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|keyboardControl:keyboard|softDrop:softDrop0" ;
+----------------+-------+----------+-------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                               ;
+----------------+-------+----------+-------------------------------------------------------+
; offset[20..19] ; Input ; Info     ; Stuck at VCC                                          ;
; offset[10..9]  ; Input ; Info     ; Stuck at VCC                                          ;
; offset[29..24] ; Input ; Info     ; Stuck at GND                                          ;
; offset[22..21] ; Input ; Info     ; Stuck at GND                                          ;
; offset[18..16] ; Input ; Info     ; Stuck at GND                                          ;
; offset[14..13] ; Input ; Info     ; Stuck at GND                                          ;
; offset[6..0]   ; Input ; Info     ; Stuck at GND                                          ;
; offset[23]     ; Input ; Info     ; Stuck at VCC                                          ;
; offset[15]     ; Input ; Info     ; Stuck at VCC                                          ;
; offset[12]     ; Input ; Info     ; Stuck at VCC                                          ;
; offset[11]     ; Input ; Info     ; Stuck at GND                                          ;
; offset[8]      ; Input ; Info     ; Stuck at GND                                          ;
; offset[7]      ; Input ; Info     ; Stuck at VCC                                          ;
+----------------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|tetramino:ghostPiece" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; blockSize[9..5] ; Input ; Info     ; Stuck at GND                  ;
; blockSize[3..0] ; Input ; Info     ; Stuck at GND                  ;
; blockSize[4]    ; Input ; Info     ; Stuck at VCC                  ;
; isGhost         ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "tetrisBoard:board|tetramino:controlledTetramino" ;
+-----------------+-------+----------+----------------------------------------+
; Port            ; Type  ; Severity ; Details                                ;
+-----------------+-------+----------+----------------------------------------+
; blockSize[9..5] ; Input ; Info     ; Stuck at GND                           ;
; blockSize[3..0] ; Input ; Info     ; Stuck at GND                           ;
; blockSize[4]    ; Input ; Info     ; Stuck at VCC                           ;
; isGhost         ; Input ; Info     ; Stuck at GND                           ;
+-----------------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                               ;
+----------------+-------+----------+-------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                          ;
+----------------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                      ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                            ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1"      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+------------------------------------+
; Port               ; Type   ; Severity ; Details                            ;
+--------------------+--------+----------+------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected             ;
; scandataout        ; Output ; Info     ; Explicitly unconnected             ;
; areset             ; Input  ; Info     ; Stuck at GND                       ;
; locked             ; Output ; Info     ; Explicitly unconnected             ;
; phasedone          ; Output ; Info     ; Explicitly unconnected             ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                       ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                       ;
; phasestep          ; Input  ; Info     ; Stuck at GND                       ;
; scanclk            ; Input  ; Info     ; Stuck at GND                       ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                       ;
; scandata           ; Input  ; Info     ; Stuck at GND                       ;
; configupdate       ; Input  ; Info     ; Stuck at GND                       ;
+--------------------+--------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                 ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------------------------+
; Port          ; Type   ; Severity ; Details                                       ;
+---------------+--------+----------+-----------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                        ;
+---------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic"                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0"                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab8_soc:lab8_soc0"                                                                                                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sdram_wire_addr ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; sdram_wire_ba   ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.   ;
; led_export      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 167                         ;
; cycloneiii_ff         ; 3700                        ;
;     CLR               ; 668                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 113                         ;
;     ENA               ; 1245                        ;
;     ENA CLR           ; 1069                        ;
;     ENA CLR SCLR      ; 5                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 34                          ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 15                          ;
;     plain             ; 468                         ;
; cycloneiii_io_obuf    ; 48                          ;
; cycloneiii_lcell_comb ; 42549                       ;
;     arith             ; 1050                        ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 419                         ;
;         3 data inputs ; 615                         ;
;     normal            ; 41499                       ;
;         0 data inputs ; 68                          ;
;         1 data inputs ; 76                          ;
;         2 data inputs ; 2155                        ;
;         3 data inputs ; 6077                        ;
;         4 data inputs ; 33123                       ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 264                         ;
;                       ;                             ;
; Max LUT depth         ; 43.00                       ;
; Average LUT depth     ; 28.02                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:42     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 30 08:25:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rambackground.sv
    Info (12023): Found entity 1: BlockBackground File: U:/documents/ece385/FinalProject/Lab8_provided/ramBackground.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ramtetrispieces.sv
    Info (12023): Found entity 1: Block File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 7
Warning (10261): Verilog HDL Event Control warning at keyboardControl.sv(333): Event Control contains a complex event expression File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 333
Info (12021): Found 2 design units, including 2 entities, in source file keyboardcontrol.sv
    Info (12023): Found entity 1: keyboardControl File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 17
    Info (12023): Found entity 2: softDrop File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 329
Info (12021): Found 1 design units, including 1 entities, in source file tetramino.sv
    Info (12023): Found entity 1: tetramino File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: U:/documents/ece385/FinalProject/Lab8_provided/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: U:/documents/ece385/FinalProject/Lab8_provided/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: U:/documents/ece385/FinalProject/Lab8_provided/HexDriver.sv Line: 1
Warning (10261): Verilog HDL Event Control warning at Color_Mapper.sv(107): Event Control contains a complex event expression File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 107
Info (12021): Found 3 design units, including 3 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 17
    Info (12023): Found entity 2: backgroundCounter File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 101
    Info (12023): Found entity 3: delayGenerator File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: U:/documents/ece385/FinalProject/Lab8_provided/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lab8.sv
    Info (12023): Found entity 1: lab8 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v
    Info (12023): Found entity 1: lab8_soc File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
    Info (12023): Found entity 1: lab8_soc_irq_mapper File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_003 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_002 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router_001 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: lab8_soc_mm_interconnect_0_router File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: lab8_soc_sysid_qsys_0 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
    Info (12023): Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: lab8_soc_sdram_pll_stdsync_sv6 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: lab8_soc_sdram_pll_altpll_lqa2 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: lab8_soc_sdram_pll File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v
    Info (12023): Found entity 1: lab8_soc_sdram_input_efifo_module File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 21
    Info (12023): Found entity 2: lab8_soc_sdram File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_data File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_cs File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
    Info (12023): Found entity 1: lab8_soc_otg_hpi_address File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: lab8_soc_onchip_memory2_0 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: lab8_soc_nios2_gen2_0_cpu File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_led.v
    Info (12023): Found entity 1: lab8_soc_led File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v
    Info (12023): Found entity 1: lab8_soc_keycode File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
    Info (12023): Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: lab8_soc_jtag_uart_0_scfifo_w File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: lab8_soc_jtag_uart_0_scfifo_r File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: lab8_soc_jtag_uart_0 File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file tetrisboard.sv
    Info (12023): Found entity 1: tetrisBoard File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file collisiondetection.sv
    Info (12023): Found entity 1: collisionDetection File: U:/documents/ece385/FinalProject/Lab8_provided/collisionDetection.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file grid.sv
    Info (12023): Found entity 1: grid File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 1
    Info (12023): Found entity 2: delayCounter File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 787
Warning (10261): Verilog HDL Event Control warning at randNum.sv(14): Event Control contains a complex event expression File: U:/documents/ece385/FinalProject/Lab8_provided/randNum.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file randnum.sv
    Info (12023): Found entity 1: randNum File: U:/documents/ece385/FinalProject/Lab8_provided/randNum.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file gamestate.sv
    Info (12023): Found entity 1: game_state File: U:/documents/ece385/FinalProject/Lab8_provided/gamestate.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at tetrisBoard.sv(43): created implicit net for "filled" File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 43
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 682
Info (12127): Elaborating entity "lab8" for the top level hierarchy
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 82
Info (12128): Elaborating entity "lab8_soc" for hierarchy "lab8_soc:lab8_soc0" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 107
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 140
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0_scfifo_w" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: U:/documents/ece385/FinalProject/Lab8_provided/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: U:/documents/ece385/FinalProject/Lab8_provided/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: U:/documents/ece385/FinalProject/Lab8_provided/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: U:/documents/ece385/FinalProject/Lab8_provided/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: U:/documents/ece385/FinalProject/Lab8_provided/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: U:/documents/ece385/FinalProject/Lab8_provided/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: U:/documents/ece385/FinalProject/Lab8_provided/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: U:/documents/ece385/FinalProject/Lab8_provided/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: U:/documents/ece385/FinalProject/Lab8_provided/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: U:/documents/ece385/FinalProject/Lab8_provided/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "lab8_soc_jtag_uart_0_scfifo_r" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab8_soc_keycode" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_keycode:keycode" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 151
Info (12128): Elaborating entity "lab8_soc_led" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_led:led" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 162
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 191
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_nios2_gen2_0:nios2_gen2_0|lab8_soc_nios2_gen2_0_cpu:cpu|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lab8_soc_onchip_memory2_0" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "lab8_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf
    Info (12023): Found entity 1: altsyncram_sqg1 File: U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_sqg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sqg1" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_sqg1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lab8_soc_otg_hpi_address" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_otg_hpi_address:otg_hpi_address" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 216
Info (12128): Elaborating entity "lab8_soc_otg_hpi_cs" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_otg_hpi_cs:otg_hpi_cs" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 227
Info (12128): Elaborating entity "lab8_soc_otg_hpi_data" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_otg_hpi_data:otg_hpi_data" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 239
Info (12128): Elaborating entity "lab8_soc_sdram" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_sdram:sdram" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 295
Info (12128): Elaborating entity "lab8_soc_sdram_input_efifo_module" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_sdram:sdram|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 298
Info (12128): Elaborating entity "lab8_soc_sdram_pll" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 319
Info (12128): Elaborating entity "lab8_soc_sdram_pll_stdsync_sv6" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "lab8_soc_sdram_pll_dffpipe_l2c" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_stdsync_sv6:stdsync2|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "lab8_soc_sdram_pll_altpll_lqa2" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_sdram_pll:sdram_pll|lab8_soc_sdram_pll_altpll_lqa2:sd1" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "lab8_soc_sysid_qsys_0" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_sysid_qsys_0:sysid_qsys_0" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 326
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 424
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1107
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1167
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1231
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1295
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1359
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1423
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1487
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1551
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 1615
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2144
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2225
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2309
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2350
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 2975
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 3016
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4032
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_default_decode" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router:router|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_001" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4048
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_001:router_001|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_002" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4064
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_002:router_002|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_003" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4080
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_router_003:router_003|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_demux" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4367
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4408
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_mux" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4425
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4448
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_demux" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4693
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 4716
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_mux" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 5039
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv Line: 502
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 5080
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 5114
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v Line: 5245
Info (12128): Elaborating entity "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "lab8_soc_irq_mapper" for hierarchy "lab8_soc:lab8_soc0|lab8_soc_irq_mapper:irq_mapper" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 431
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 494
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_001" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 557
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab8_soc:lab8_soc0|altera_reset_controller:rst_controller_002" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/lab8_soc.v Line: 620
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 111
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: U:/documents/ece385/FinalProject/Lab8_provided/vga_clk.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: U:/documents/ece385/FinalProject/Lab8_provided/vga_clk.v Line: 90
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/vga_clk.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: U:/documents/ece385/FinalProject/Lab8_provided/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 116
Info (12128): Elaborating entity "tetrisBoard" for hierarchy "tetrisBoard:board" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 121
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "grid" into its bus
Info (12128): Elaborating entity "game_state" for hierarchy "tetrisBoard:board|game_state:gameStart" File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 47
Info (12128): Elaborating entity "tetramino" for hierarchy "tetrisBoard:board|tetramino:controlledTetramino" File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 50
Warning (10230): Verilog HDL assignment warning at tetramino.sv(102): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 102
Warning (10230): Verilog HDL assignment warning at tetramino.sv(139): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 139
Warning (10230): Verilog HDL assignment warning at tetramino.sv(174): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 174
Warning (10230): Verilog HDL assignment warning at tetramino.sv(209): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 209
Info (12128): Elaborating entity "Block" for hierarchy "tetrisBoard:board|tetramino:controlledTetramino|Block:block0" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 78
Warning (10030): Net "IPiece.data_a" at ramTetrisPieces.sv(16) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 16
Warning (10030): Net "IPiece.waddr_a" at ramTetrisPieces.sv(16) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 16
Warning (10030): Net "LPiece.data_a" at ramTetrisPieces.sv(17) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 17
Warning (10030): Net "LPiece.waddr_a" at ramTetrisPieces.sv(17) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 17
Warning (10030): Net "JPiece.data_a" at ramTetrisPieces.sv(18) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 18
Warning (10030): Net "JPiece.waddr_a" at ramTetrisPieces.sv(18) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 18
Warning (10030): Net "TPiece.data_a" at ramTetrisPieces.sv(19) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 19
Warning (10030): Net "TPiece.waddr_a" at ramTetrisPieces.sv(19) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 19
Warning (10030): Net "SPiece.data_a" at ramTetrisPieces.sv(20) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 20
Warning (10030): Net "SPiece.waddr_a" at ramTetrisPieces.sv(20) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 20
Warning (10030): Net "ZPiece.data_a" at ramTetrisPieces.sv(21) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 21
Warning (10030): Net "ZPiece.waddr_a" at ramTetrisPieces.sv(21) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 21
Warning (10030): Net "OPiece.data_a" at ramTetrisPieces.sv(22) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 22
Warning (10030): Net "OPiece.waddr_a" at ramTetrisPieces.sv(22) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 22
Warning (10030): Net "GhostPiece.data_a" at ramTetrisPieces.sv(23) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 23
Warning (10030): Net "GhostPiece.waddr_a" at ramTetrisPieces.sv(23) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 23
Warning (10030): Net "IPiece.we_a" at ramTetrisPieces.sv(16) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 16
Warning (10030): Net "LPiece.we_a" at ramTetrisPieces.sv(17) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 17
Warning (10030): Net "JPiece.we_a" at ramTetrisPieces.sv(18) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 18
Warning (10030): Net "TPiece.we_a" at ramTetrisPieces.sv(19) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 19
Warning (10030): Net "SPiece.we_a" at ramTetrisPieces.sv(20) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 20
Warning (10030): Net "ZPiece.we_a" at ramTetrisPieces.sv(21) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 21
Warning (10030): Net "OPiece.we_a" at ramTetrisPieces.sv(22) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 22
Warning (10030): Net "GhostPiece.we_a" at ramTetrisPieces.sv(23) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 23
Info (12128): Elaborating entity "keyboardControl" for hierarchy "tetrisBoard:board|keyboardControl:keyboard" File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at keyboardControl.sv(38): object "ghostX_in" assigned a value but never read File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at keyboardControl.sv(59): object "move_down" assigned a value but never read File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at keyboardControl.sv(61): object "dropRateOffset" assigned a value but never read File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 61
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(61): truncated value with size 30 to match size of target (1) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 61
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(65): truncated value with size 32 to match size of target (1) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 65
Warning (10270): Verilog HDL Case Statement warning at keyboardControl.sv(165): incomplete case statement has no default case item File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 165
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(232): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 232
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(239): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 239
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(243): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 243
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(265): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 265
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(272): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 272
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(276): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 276
Warning (10270): Verilog HDL Case Statement warning at keyboardControl.sv(223): incomplete case statement has no default case item File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 223
Warning (10034): Output port "hardDrop" at keyboardControl.sv(29) has no driver File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 29
Info (12128): Elaborating entity "softDrop" for hierarchy "tetrisBoard:board|keyboardControl:keyboard|softDrop:softDrop0" File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 68
Warning (10230): Verilog HDL assignment warning at keyboardControl.sv(338): truncated value with size 32 to match size of target (30) File: U:/documents/ece385/FinalProject/Lab8_provided/keyboardControl.sv Line: 338
Info (12128): Elaborating entity "color_mapper" for hierarchy "tetrisBoard:board|color_mapper:boardColored2019" File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 61
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(92): truncated value with size 15 to match size of target (8) File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(93): truncated value with size 15 to match size of target (8) File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 93
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(94): truncated value with size 15 to match size of target (8) File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 94
Info (12128): Elaborating entity "backgroundCounter" for hierarchy "tetrisBoard:board|color_mapper:boardColored2019|backgroundCounter:count" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 32
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(112): truncated value with size 32 to match size of target (15) File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 112
Info (12128): Elaborating entity "delayGenerator" for hierarchy "tetrisBoard:board|color_mapper:boardColored2019|delayGenerator:delay0" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 33
Warning (10230): Verilog HDL assignment warning at Color_Mapper.sv(129): truncated value with size 32 to match size of target (30) File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 129
Info (12128): Elaborating entity "collisionDetection" for hierarchy "tetrisBoard:board|collisionDetection:collisionDetector" File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 65
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "grid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "grid" into its bus
Info (12128): Elaborating entity "grid" for hierarchy "tetrisBoard:board|grid:grid0" File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 68
Critical Warning (10237): Verilog HDL warning at grid.sv(714): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 714
Warning (10230): Verilog HDL assignment warning at grid.sv(739): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 739
Warning (10230): Verilog HDL assignment warning at grid.sv(740): truncated value with size 32 to match size of target (10) File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 740
Warning (10230): Verilog HDL assignment warning at grid.sv(758): truncated value with size 10 to match size of target (8) File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 758
Warning (10230): Verilog HDL assignment warning at grid.sv(764): truncated value with size 10 to match size of target (8) File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 764
Warning (10030): Net "fullRow[1..0]" at grid.sv(33) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 33
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "grid_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "grid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "grid_temp" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "grid_out" into its bus
Info (12128): Elaborating entity "BlockBackground" for hierarchy "tetrisBoard:board|grid:grid0|BlockBackground:background0" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 177
Warning (10030): Net "rgbBackground.data_a" at ramBackground.sv(15) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramBackground.sv Line: 15
Warning (10030): Net "rgbBackground.waddr_a" at ramBackground.sv(15) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramBackground.sv Line: 15
Warning (10030): Net "rgbBackground.we_a" at ramBackground.sv(15) has no driver or initial value, using a default initial value '0' File: U:/documents/ece385/FinalProject/Lab8_provided/ramBackground.sv Line: 15
Info (12128): Elaborating entity "delayCounter" for hierarchy "tetrisBoard:board|grid:grid0|delayCounter:delay0" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 179
Warning (10230): Verilog HDL assignment warning at grid.sv(796): truncated value with size 32 to match size of target (25) File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 796
Info (12128): Elaborating entity "randNum" for hierarchy "tetrisBoard:board|randNum:newTetraminoGenerator" File: U:/documents/ece385/FinalProject/Lab8_provided/tetrisBoard.sv Line: 70
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 125
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.04.30.08:25:47 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: U:/documents/ece385/FinalProject/Lab8_provided/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 41 instances of uninferred RAM logic
    Info (276007): RAM logic "tetrisBoard:board|grid:grid0|Block:block0|GhostPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 23
    Info (276007): RAM logic "tetrisBoard:board|grid:grid0|Block:block0|IPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 16
    Info (276007): RAM logic "tetrisBoard:board|grid:grid0|Block:block0|LPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 17
    Info (276007): RAM logic "tetrisBoard:board|grid:grid0|Block:block0|JPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 18
    Info (276007): RAM logic "tetrisBoard:board|grid:grid0|Block:block0|TPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 19
    Info (276007): RAM logic "tetrisBoard:board|grid:grid0|Block:block0|SPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 20
    Info (276007): RAM logic "tetrisBoard:board|grid:grid0|Block:block0|ZPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 21
    Info (276007): RAM logic "tetrisBoard:board|grid:grid0|Block:block0|OPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 22
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block3|GhostPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 23
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block3|IPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 16
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block3|LPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 17
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block3|JPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 18
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block3|TPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 19
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block3|SPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 20
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block3|ZPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 21
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block3|OPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 22
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block2|GhostPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 23
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block2|IPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 16
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block2|LPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 17
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block2|JPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 18
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block2|TPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 19
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block2|SPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 20
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block2|ZPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 21
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block2|OPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 22
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block1|GhostPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 23
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block1|IPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 16
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block1|LPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 17
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block1|JPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 18
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block1|TPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 19
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block1|SPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 20
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block1|ZPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 21
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block1|OPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 22
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block0|GhostPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 23
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block0|IPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 16
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block0|LPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 17
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block0|JPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 18
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block0|TPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 19
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block0|SPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 20
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block0|ZPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 21
    Info (276007): RAM logic "tetrisBoard:board|tetramino:controlledTetramino|Block:block0|OPiece" is uninferred due to asynchronous read logic File: U:/documents/ece385/FinalProject/Lab8_provided/ramTetrisPieces.sv Line: 22
    Info (276004): RAM logic "lab8_soc:lab8_soc0|lab8_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tetrisBoard:board|grid:grid0|BlockBackground:background0|rgbBackground_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram0_BlockBackground_e1feade6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tetrisBoard:board|tetramino:ghostPiece|Block:block3|GhostPiece_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram7_Block_48496a7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tetrisBoard:board|tetramino:ghostPiece|Block:block2|GhostPiece_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram7_Block_48496a7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tetrisBoard:board|tetramino:ghostPiece|Block:block1|GhostPiece_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram7_Block_48496a7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "tetrisBoard:board|tetramino:ghostPiece|Block:block0|GhostPiece_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/lab8.ram7_Block_48496a7.hdl.mif
Info (278001): Inferred 19 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetrisBoard:board|color_mapper:boardColored2019|Mod0" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetrisBoard:board|grid:grid0|Div5" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 757
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetrisBoard:board|grid:grid0|Div4" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 756
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetrisBoard:board|grid:grid0|Mod0" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 758
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetrisBoard:board|grid:grid0|Div3" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 740
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|color_mapper:boardColored2019|Mult2" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|tetramino:ghostPiece|Mult19" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|tetramino:ghostPiece|Mult23" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 294
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|tetramino:ghostPiece|Mult7" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|tetramino:ghostPiece|Mult3" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetrisBoard:board|grid:grid0|Div2" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 739
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetrisBoard:board|grid:grid0|Div0" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 734
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tetrisBoard:board|grid:grid0|Div1" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 735
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|color_mapper:boardColored2019|Mult1" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|color_mapper:boardColored2019|Mult0" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|tetramino:controlledTetramino|Mult19" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 259
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|tetramino:controlledTetramino|Mult23" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 294
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|tetramino:controlledTetramino|Mult7" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 139
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetrisBoard:board|tetramino:controlledTetramino|Mult3" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 104
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0"
Info (12133): Instantiated megafunction "tetrisBoard:board|grid:grid0|BlockBackground:background0|altsyncram:rgbBackground_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram0_BlockBackground_e1feade6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7i71.tdf
    Info (12023): Found entity 1: altsyncram_7i71 File: U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_7i71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0"
Info (12133): Instantiated megafunction "tetrisBoard:board|tetramino:ghostPiece|Block:block3|altsyncram:GhostPiece_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/lab8.ram7_Block_48496a7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k861.tdf
    Info (12023): Found entity 1: altsyncram_k861 File: U:/documents/ece385/FinalProject/Lab8_provided/db/altsyncram_k861.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|color_mapper:boardColored2019|lpm_divide:Mod0" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
Info (12133): Instantiated megafunction "tetrisBoard:board|color_mapper:boardColored2019|lpm_divide:Mod0" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf
    Info (12023): Found entity 1: lpm_divide_8bm File: U:/documents/ece385/FinalProject/Lab8_provided/db/lpm_divide_8bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: U:/documents/ece385/FinalProject/Lab8_provided/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: U:/documents/ece385/FinalProject/Lab8_provided/db/alt_u_div_e7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: U:/documents/ece385/FinalProject/Lab8_provided/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: U:/documents/ece385/FinalProject/Lab8_provided/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|grid:grid0|lpm_divide:Div5" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 757
Info (12133): Instantiated megafunction "tetrisBoard:board|grid:grid0|lpm_divide:Div5" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 757
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf
    Info (12023): Found entity 1: lpm_divide_9km File: U:/documents/ece385/FinalProject/Lab8_provided/db/lpm_divide_9km.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1nh File: U:/documents/ece385/FinalProject/Lab8_provided/db/sign_div_unsign_1nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf
    Info (12023): Found entity 1: alt_u_div_m9f File: U:/documents/ece385/FinalProject/Lab8_provided/db/alt_u_div_m9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|grid:grid0|lpm_divide:Div4" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 756
Info (12133): Instantiated megafunction "tetrisBoard:board|grid:grid0|lpm_divide:Div4" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 756
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|grid:grid0|lpm_divide:Mod0" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 758
Info (12133): Instantiated megafunction "tetrisBoard:board|grid:grid0|lpm_divide:Mod0" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 758
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf
    Info (12023): Found entity 1: lpm_divide_ccm File: U:/documents/ece385/FinalProject/Lab8_provided/db/lpm_divide_ccm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|grid:grid0|lpm_divide:Div3" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 740
Info (12133): Instantiated megafunction "tetrisBoard:board|grid:grid0|lpm_divide:Div3" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 740
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: U:/documents/ece385/FinalProject/Lab8_provided/db/lpm_divide_dkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: U:/documents/ece385/FinalProject/Lab8_provided/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: U:/documents/ece385/FinalProject/Lab8_provided/db/alt_u_div_u9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult2" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
Info (12133): Instantiated megafunction "tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult2" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2dt.tdf
    Info (12023): Found entity 1: mult_2dt File: U:/documents/ece385/FinalProject/Lab8_provided/db/mult_2dt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 259
Info (12133): Instantiated megafunction "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 259
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19|multcore:mult_core", which is child of megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: U:/documents/ece385/FinalProject/Lab8_provided/db/add_sub_bfh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19|altshift:external_latency_ffs", which is child of megafunction instantiation "tetrisBoard:board|tetramino:ghostPiece|lpm_mult:Mult19" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|grid:grid0|lpm_divide:Div0" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 734
Info (12133): Instantiated megafunction "tetrisBoard:board|grid:grid0|lpm_divide:Div0" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 734
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|grid:grid0|lpm_divide:Div1" File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 735
Info (12133): Instantiated megafunction "tetrisBoard:board|grid:grid0|lpm_divide:Div1" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/grid.sv Line: 735
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult1" File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
Info (12133): Instantiated megafunction "tetrisBoard:board|color_mapper:boardColored2019|lpm_mult:Mult1" with the following parameter: File: U:/documents/ece385/FinalProject/Lab8_provided/Color_Mapper.sv Line: 92
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oct.tdf
    Info (12023): Found entity 1: mult_oct File: U:/documents/ece385/FinalProject/Lab8_provided/db/mult_oct.tdf Line: 28
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: U:/documents/ece385/FinalProject/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 24
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 37
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 39
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 43
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 106 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "tetrisBoard:board|tetramino:controlledTetramino|Add104~0" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 294
    Info (17048): Logic cell "tetrisBoard:board|tetramino:controlledTetramino|Add104~2" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 294
    Info (17048): Logic cell "tetrisBoard:board|tetramino:controlledTetramino|Add88~0" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 259
    Info (17048): Logic cell "tetrisBoard:board|tetramino:controlledTetramino|Add88~2" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 259
    Info (17048): Logic cell "tetrisBoard:board|tetramino:controlledTetramino|Add33~0" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 139
    Info (17048): Logic cell "tetrisBoard:board|tetramino:controlledTetramino|Add33~2" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 139
    Info (17048): Logic cell "tetrisBoard:board|tetramino:controlledTetramino|Add13~0" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 104
    Info (17048): Logic cell "tetrisBoard:board|tetramino:controlledTetramino|Add13~2" File: U:/documents/ece385/FinalProject/Lab8_provided/tetramino.sv Line: 104
    Info (17048): Logic cell "tetrisBoard:board|grid:grid0|lpm_divide:Mod0|lpm_divide_ccm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_m9f:divider|add_sub_5_result_int[0]~10" File: U:/documents/ece385/FinalProject/Lab8_provided/db/alt_u_div_m9f.tdf Line: 51
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file U:/documents/ece385/FinalProject/Lab8_provided/lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 17
    Warning (15610): No output dependent on input pin "OTG_INT" File: U:/documents/ece385/FinalProject/Lab8_provided/lab8.sv Line: 35
Info (21057): Implemented 44240 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 43835 logic cells
    Info (21064): Implemented 264 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 5193 megabytes
    Info: Processing ended: Tue Apr 30 08:30:51 2019
    Info: Elapsed time: 00:05:50
    Info: Total CPU time (on all processors): 00:05:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/documents/ece385/FinalProject/Lab8_provided/lab8.map.smsg.


