

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 14:55:30 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       WCp_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      289|      289| 11.560 us | 11.560 us |  289|  289|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |      288|      288|        24|          -|          -|    12|    no    |
        | + W_Row_Loop_W_Col_Loop          |       20|       20|         5|          2|          1|     9|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     387|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     444|    -|
|Memory           |        0|      -|      64|      28|    -|
|Multiplexer      |        -|      -|       -|     230|    -|
|Register         |        -|      -|     159|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     528|    1089|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_dEe_U1  |conv_1_fadd_32ns_dEe  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_fYi_U3  |conv_1_fcmp_32ns_fYi  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_eOg_U2  |conv_1_fmul_32ns_eOg  |        0|      3|  128|  138|    0|
    |conv_1_mux_42_32_g8j_U4  |conv_1_mux_42_32_g8j  |        0|      0|    0|   21|    0|
    |conv_1_mux_42_32_g8j_U5  |conv_1_mux_42_32_g8j  |        0|      0|    0|   21|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  444|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_weights_0_U  |conv_1_conv_weighbkb  |        0|  32|  14|    0|    27|   32|     1|          864|
    |conv_weights_1_U  |conv_1_conv_weighcud  |        0|  32|  14|    0|    27|   32|     1|          864|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  64|  28|    0|    54|   64|     2|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_794_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_534_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln26_1_fu_666_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_637_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_655_p2     |     +    |      0|  0|   7|           6|           6|
    |add_ln26_fu_594_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln34_fu_516_p2       |     +    |      0|  0|   7|           4|           4|
    |add_ln8_fu_388_p2        |     +    |      0|  0|  13|           4|           1|
    |c_fu_468_p2              |     +    |      0|  0|  10|           1|           2|
    |f_fu_789_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_394_p2              |     +    |      0|  0|  10|           1|           2|
    |wc_fu_699_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_540_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln26_1_fu_649_p2     |     -    |      0|  0|   7|           6|           6|
    |sub_ln26_fu_584_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_434_p2       |     -    |      0|  0|   7|           4|           4|
    |and_ln33_fu_773_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_1_fu_462_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_450_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_400_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln14_fu_456_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_528_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_546_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_1_fu_761_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_755_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_709_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_704_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_382_p2       |   icmp   |      0|  0|   9|           4|           4|
    |empty_5_fu_722_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_615_p2        |    or    |      0|  0|   3|           3|           1|
    |or_ln33_fu_767_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_474_p2        |    or    |      0|  0|   2|           1|           1|
    |merge_i_fu_728_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln11_1_fu_800_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln11_fu_500_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln26_1_fu_560_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_fu_552_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln34_1_fu_414_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_480_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_3_fu_492_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_fu_406_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln7_i_fu_714_p3   |  select  |      0|  0|  31|           1|          31|
    |w_sum_2_fu_779_p3        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_440_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 387|         126|         184|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_318_p4  |   9|          2|    4|          8|
    |ap_phi_mux_w_sum_1_phi_fu_340_p4         |   9|          2|   32|         64|
    |ap_phi_mux_wc_0_phi_fu_352_p4            |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_329_p4            |   9|          2|    2|          4|
    |c_0_reg_292                              |   9|          2|    2|          4|
    |f_0_reg_303                              |   9|          2|    2|          4|
    |grp_fu_359_p0                            |  21|          4|   32|        128|
    |grp_fu_359_p1                            |  15|          3|   32|         96|
    |grp_fu_365_p0                            |  15|          3|   32|         96|
    |grp_fu_365_p1                            |  15|          3|   32|         96|
    |indvar_flatten15_reg_280                 |   9|          2|    4|          8|
    |indvar_flatten29_reg_258                 |   9|          2|    4|          8|
    |indvar_flatten_reg_314                   |   9|          2|    4|          8|
    |r_0_reg_269                              |   9|          2|    2|          4|
    |w_sum_1_reg_336                          |   9|          2|   32|         64|
    |wc_0_reg_348                             |   9|          2|    2|          4|
    |wr_0_reg_325                             |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 230|         48|  224|        613|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_reg_863                 |   4|   0|    4|          0|
    |add_ln8_reg_811                  |   4|   0|    4|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_292                      |   2|   0|    2|          0|
    |conv_out_0_addr_reg_849          |   3|   0|    3|          0|
    |conv_out_1_addr_reg_854          |   3|   0|    3|          0|
    |conv_weights_1_load_reg_939      |  32|   0|   32|          0|
    |f_0_reg_303                      |   2|   0|    2|          0|
    |icmp_ln11_reg_816                |   1|   0|    1|          0|
    |icmp_ln18_reg_859                |   1|   0|    1|          0|
    |icmp_ln18_reg_859_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten15_reg_280         |   4|   0|    4|          0|
    |indvar_flatten29_reg_258         |   4|   0|    4|          0|
    |indvar_flatten_reg_314           |   4|   0|    4|          0|
    |r_0_reg_269                      |   2|   0|    2|          0|
    |select_ln11_reg_838              |   2|   0|    2|          0|
    |select_ln26_1_reg_874            |   2|   0|    2|          0|
    |select_ln26_reg_868              |   2|   0|    2|          0|
    |select_ln34_1_reg_821            |   2|   0|    2|          0|
    |select_ln34_2_reg_827            |   2|   0|    2|          0|
    |select_ln34_3_reg_834            |   1|   0|    1|          0|
    |tmp_8_reg_944                    |  32|   0|   32|          0|
    |w_sum_1_reg_336                  |  32|   0|   32|          0|
    |wc_0_reg_348                     |   2|   0|    2|          0|
    |wc_reg_949                       |   2|   0|    2|          0|
    |wr_0_reg_325                     |   2|   0|    2|          0|
    |zext_ln34_1_reg_844              |   2|   0|    6|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 159|   0|  163|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce1          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce1          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1           |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce0          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0           |  in |   32|  ap_memory |    input_2   |     array    |
|input_2_address1     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce1          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1           |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce0          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0           |  in |   32|  ap_memory |    input_3   |     array    |
|input_3_address1     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce1          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1           |  in |   32|  ap_memory |    input_3   |     array    |
|conv_out_0_address0  | out |    3|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    3|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

