# sky130_ptv_ip_test
Following repo is made using OpenLane ASIC flow.  
Openlane automates the ASIC design flow (like RTL synthesis, floorplanning, PV, etc.) to create a GDSII file from a verilog file. This GDS file is then send to IC foundaries to make an IC.
My first ip  
![image](https://github.com/daedeleus/sky130_ptv_ip_test/assets/124076157/a6ce2fc3-ac22-4f19-8688-769ea0df4af9)  
gds file in klayout (full adder)  
