<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="memcp_clk_wiz_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/memcp_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memcp_ov7670_memcpy_0_0_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/memcp_ov7670_memcpy_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="memcp_xbar_1_synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/memcp_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="memcp_clk_wiz_0_0_synth_1"/>
		<Parent Id="memcp_ov7670_memcpy_0_0_synth_1"/>
		<Parent Id="memcp_xbar_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="memcp_clk_wiz_0_0_synth_1"/>
		<Parent Id="memcp_ov7670_memcpy_0_0_synth_1"/>
		<Parent Id="memcp_xbar_1_synth_1"/>
	</Run>
</Runs>

