{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.599416",
   "Default View_TopLeft":"10,-239",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2240 -y 280 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2240 -y 300 -defaultsOSRD
preplace port port-id_TMDS_Clk_p_0 -pg 1 -lvl 7 -x 2240 -y 870 -defaultsOSRD
preplace port port-id_TMDS_Clk_n_0 -pg 1 -lvl 7 -x 2240 -y 890 -defaultsOSRD
preplace portBus TMDS_Data_p_0 -pg 1 -lvl 7 -x 2240 -y 910 -defaultsOSRD
preplace portBus TMDS_Data_n_0 -pg 1 -lvl 7 -x 2240 -y 930 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1710 -y 330 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 3 -x 920 -y 550 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1710 -y 560 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 520 -y 170 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 180 -y 300 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -x 2090 -y 570 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -x 1300 -y 560 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 920 -y 290 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1710 -y 700 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 6 -x 2090 -y 710 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 4 -x 1300 -y 780 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 3 -x 920 -y 750 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 5 -x 1710 -y 890 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 520 -y 400 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -x 920 -y 90 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1300 -y 320 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 520 -y 730 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 0 400 350 10 710 400 1140 450 1470 480 1950
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 10 470 NJ 470 720J 440 NJ 440 1460J 470 1940
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 360 330 730 410 1150 640 1480
preplace netloc rgb2dvi_0_TMDS_Clk_p 1 5 2 NJ 870 NJ
preplace netloc rgb2dvi_0_TMDS_Clk_n 1 5 2 NJ 890 NJ
preplace netloc rgb2dvi_0_TMDS_Data_p 1 5 2 NJ 910 NJ
preplace netloc rgb2dvi_0_TMDS_Data_n 1 5 2 NJ 930 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 2 3 740 920 NJ 920 1450
preplace netloc clk_wiz_0_clk_out1 1 2 3 680 650 1120 910 N
preplace netloc axi_vdma_0_mm2s_introut 1 2 2 740 180 1100
preplace netloc axi_intc_0_irq 1 3 2 N 100 1480J
preplace netloc xlconstant_0_dout 1 2 2 680 850 1150
preplace netloc processing_system7_0_DDR 1 5 2 NJ 280 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ 300 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 370 460 NJ 460 NJ 460 NJ 460 1960
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 700 150n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ 560
preplace netloc axi_cdma_0_M_AXI 1 3 1 N 540
preplace netloc axi_smc_M00_AXI 1 4 1 N 540
preplace netloc axi_smc_M01_AXI 1 4 1 1450 300n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 NJ 700
preplace netloc axi_smc_M02_AXI 1 4 1 1450 580n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 680 170n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 1130 280n
preplace netloc v_tc_0_vtiming_out 1 3 1 N 740
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 4 1 1470 710n
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 670 60n
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 N 260
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N 320
levelinfo -pg 1 -20 180 520 920 1300 1710 2090 2240
pagesize -pg 1 -db -bbox -sgen -20 0 2430 990
"
}
{
   "da_axi4_cnt":"7",
   "da_bram_cntlr_cnt":"4",
   "da_ps7_cnt":"1"
}
