0.6
2019.2
Nov  6 2019
21:42:20
/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/synth/timing/xsim/tb_mandelbrot_time_synth.v,1591538936,verilog,,,,glbl;tb_mandelbrot,,,../../../../../../../../../ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/b65a;../../../../../../../../../ips/vivado/ublaze/2018.2/ublaze.srcs/sources_1/bd/ublaze_sopc/ipshared/ec67/hdl;../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600;../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768;../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480;../../../../../mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600,,,,,
/home/xilinx/lpsc_mandelbrot_blazevic/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/new/tb_mandel_pinout.vhd,1591117728,vhdl,,,,tb_mandel_pinout,,,,,,,,
