{"sha": "14e21522133f4c33fecd1e42edaddcb23d1431f1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTRlMjE1MjIxMzNmNGMzM2ZlY2QxZTQyZWRhZGRjYjIzZDE0MzFmMQ==", "commit": {"author": {"name": "Alan Lawrence", "email": "alan.lawrence@arm.com", "date": "2014-05-14T13:23:29Z"}, "committer": {"name": "Alan Lawrence", "email": "alalaw01@gcc.gnu.org", "date": "2014-05-14T13:23:29Z"}, "message": "Add execution tests of ARM TRN Intrinsics.\n\n\t* gcc.target/arm/simd/vtrnqf32_1.c: New file.\n\t* gcc.target/arm/simd/vtrnqp16_1.c: New file.\n\t* gcc.target/arm/simd/vtrnqp8_1.c: New file.\n\t* gcc.target/arm/simd/vtrnqs16_1.c: New file.\n\t* gcc.target/arm/simd/vtrnqs32_1.c: New file.\n\t* gcc.target/arm/simd/vtrnqs8_1.c: New file.\n\t* gcc.target/arm/simd/vtrnqu16_1.c: New file.\n\t* gcc.target/arm/simd/vtrnqu32_1.c: New file.\n\t* gcc.target/arm/simd/vtrnqu8_1.c: New file.\n\t* gcc.target/arm/simd/vtrnf32_1.c: New file.\n\t* gcc.target/arm/simd/vtrnp16_1.c: New file.\n\t* gcc.target/arm/simd/vtrnp8_1.c: New file.\n\t* gcc.target/arm/simd/vtrns16_1.c: New file.\n\t* gcc.target/arm/simd/vtrns32_1.c: New file.\n\t* gcc.target/arm/simd/vtrns8_1.c: New file.\n\t* gcc.target/arm/simd/vtrnu16_1.c: New file.\n\t* gcc.target/arm/simd/vtrnu32_1.c: New file.\n\t* gcc.target/arm/simd/vtrnu8_1.c: New file.\n\nFrom-SVN: r210422", "tree": {"sha": "979a8b41e83af6118f7d173733d62ee3b38891fc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/979a8b41e83af6118f7d173733d62ee3b38891fc"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/14e21522133f4c33fecd1e42edaddcb23d1431f1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/14e21522133f4c33fecd1e42edaddcb23d1431f1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/14e21522133f4c33fecd1e42edaddcb23d1431f1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/14e21522133f4c33fecd1e42edaddcb23d1431f1/comments", "author": null, "committer": null, "parents": [{"sha": "9cdea277efb300bd92082d093fd6a42afd56094d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9cdea277efb300bd92082d093fd6a42afd56094d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9cdea277efb300bd92082d093fd6a42afd56094d"}], "stats": {"total": 237, "additions": 237, "deletions": 0}, "files": [{"sha": "fa968bf51f9feb4239bd7239074e8a9f2dda2376", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 21, "deletions": 0, "changes": 21, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -1,3 +1,24 @@\n+2014-05-14  Alan Lawrence  <alan.lawrence@arm.com>\n+\n+\t* gcc.target/arm/simd/vtrnqf32_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnqp16_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnqp8_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnqs16_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnqs32_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnqs8_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnqu16_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnqu32_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnqu8_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnf32_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnp16_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnp8_1.c: New file.\n+\t* gcc.target/arm/simd/vtrns16_1.c: New file.\n+\t* gcc.target/arm/simd/vtrns32_1.c: New file.\n+\t* gcc.target/arm/simd/vtrns8_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnu16_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnu32_1.c: New file.\n+\t* gcc.target/arm/simd/vtrnu8_1.c: New file.\n+\n 2014-05-14  Ilya Tocar  <ilya.tocar@intel.com>\n \n \t* gcc.target/i386/clflushopt-1.c: New."}, {"sha": "0f9b6c9b8bd52c1d0dc95c248108c008620629c8", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnf32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnf32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnf32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnf32_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnf32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnf32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "0ff43198109d5ee3e8afc41daf1d93b5e48e135c", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnp16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnp16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnp16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnp16_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnp16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnp16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "2b047e4d7594a68969a7c9934c4e011a204fc643", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnp8_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnp8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnp8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "dd4e8836f3cfca9182b747e3b6cea9b9ae864453", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqf32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqf32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqf32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqf32_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQf32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqf32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "374eee396de2187bbb2f0dd2457bf5327b51957d", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqp16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqp16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqp16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqp16_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQp16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqp16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "b252fd5f3b0e89dcc748afdca0e627e4085658be", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqp8_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQp8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqp8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "5f06d2a3b12810fcc55534394c75d894672149a8", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqs16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs16_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQs16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqs16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "221175c46c6057c3b162de67ada408b34faabf4c", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqs32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs32_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQs32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqs32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "9352b37a7836d32a295bcab15620a8a5aecf48ec", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqs8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqs8_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQs8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqs8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "7f40109b2a3f6e114bbab84dd72dbb04f7952d74", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqu16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu16_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQu16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqu16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "1c61fc34f7c22ceb622ac6e8ce75c7478d9907ec", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqu32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu32_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQu32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqu32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "82f911d5a78f9bfe00e8b583b9243ab03667c9bf", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnqu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnqu8_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnQu8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnqu8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "af2c68f381f6f5fe034ed3b8fe7a5078a7d4c1f8", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrns16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns16_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrns16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrns16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "35a98ea95514d11243dea0d1c75e92960908e7af", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrns32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns32_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrns32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrns32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "395015d1330ae76f0f4b33d270ffb8b97d82b5ca", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrns8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrns8_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrns8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrns8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "df0d963a5fad316dbd418b7fbf791f78f76b4274", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnu16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu16_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnu16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnu16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "764ed623f07e2f21e5eb0e37456bde10324f76af", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnu32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu32_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnu32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnu32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "f5b4d68966ea2e47debadce073cc1fc15b705017", "filename": "gcc/testsuite/gcc.target/arm/simd/vtrnu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/14e21522133f4c33fecd1e42edaddcb23d1431f1/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvtrnu8_1.c?ref=14e21522133f4c33fecd1e42edaddcb23d1431f1", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vtrnu8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vtrnu8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vtrn\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}]}