load adms_res.so
verilog

res r1  (n, p);
spice
.dc dm

rgnd n 0 1
v1 p n 1

.dc dm

.print dc v(nodes) current(r1) voltage(r1)
.print tran v(nodes) current(r1) voltage(r1)

.dc trace=i
.tran 0 1 .1 trace=n
.end
