Flow report for DCalles_Lab7_7Segments
Thu Jul 22 22:41:05 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Thu Jul 22 22:41:05 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; DCalles_Lab7_7Segments                      ;
; Top-level Entity Name           ; DCalles_Lab7_7Segments                      ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 958 / 32,070 ( 3 % )                        ;
; Total registers                 ; 49                                          ;
; Total pins                      ; 47 / 457 ( 10 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+--------------------------------------------+
; Flow Settings                              ;
+-------------------+------------------------+
; Option            ; Setting                ;
+-------------------+------------------------+
; Start date & time ; 07/22/2021 22:20:36    ;
; Main task         ; Compilation            ;
; Revision Name     ; DCalles_Lab7_7Segments ;
+-------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                              ;
+-------------------------------------+----------------------------------------+---------------+----------------------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name                ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+----------------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 172056106554220.162700683624360        ; --            ; --                         ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                         ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                         ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                         ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                         ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --                         ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim (Verilog)                     ; <None>        ; --                         ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --                         ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --                         ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --                         ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --                         ; Top                               ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; DCalles_Lab7_SevenSegments ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --                         ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; DCalles_Lab7_SevenSegments ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --                         ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; DCalles_Lab7_SevenSegments ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --                         ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --                         ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --                         ; --                                ;
+-------------------------------------+----------------------------------------+---------------+----------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 4836 MB             ; 00:00:26                           ;
; Fitter               ; 00:00:48     ; 1.1                     ; 6582 MB             ; 00:01:37                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 4848 MB             ; 00:00:07                           ;
; Timing Analyzer      ; 00:00:07     ; 1.6                     ; 5159 MB             ; 00:00:10                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4736 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4723 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4727 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4735 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4723 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4723 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4735 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4723 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:02     ; 1.0                     ; 4735 MB             ; 00:00:01                           ;
; Total                ; 00:01:32     ; --                      ; --                  ; 00:02:33                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1ESB7SC  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_fit --read_settings_files=off --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_asm --read_settings_files=off --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_sta DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_eda --read_settings_files=off --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments --vector_source=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/Waveform.vwf --testbench_file=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/ DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments --vector_source=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/Waveform.vwf --testbench_file=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/ DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments --vector_source=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/Waveform.vwf --testbench_file=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/ DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments --vector_source=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/Waveform.vwf --testbench_file=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/ DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments --vector_source=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/Waveform.vwf --testbench_file=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab7/Verilog/simulation/qsim/ DCalles_Lab7_7Segments -c DCalles_Lab7_7Segments



