
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a38c  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001a8  20000000  0000a38c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000a70  200001a8  0000a534  000181a8  2**2
                  ALLOC
  3 .stack        00002000  20000c18  0000afa4  000181a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181a8  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003b3bc  00000000  00000000  0001822b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005512  00000000  00000000  000535e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000b370  00000000  00000000  00058af9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000870  00000000  00000000  00063e69  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c78  00000000  00000000  000646d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e012  00000000  00000000  00065351  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018792  00000000  00000000  00083363  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000885d8  00000000  00000000  0009baf5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000245c  00000000  00000000  001240d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
 */ 
#include "gprs_transfer_packages.h"

gprs_send_data_log() {
	
       0:	20002c18 	.word	0x20002c18
       4:	00002f15 	.word	0x00002f15
       8:	00002f11 	.word	0x00002f11
       c:	00002f11 	.word	0x00002f11
	...
      2c:	00002f11 	.word	0x00002f11
	...
      38:	00002f11 	.word	0x00002f11
      3c:	00002f11 	.word	0x00002f11
      40:	00002f11 	.word	0x00002f11
      44:	00002f11 	.word	0x00002f11
      48:	00002f11 	.word	0x00002f11
      4c:	00002f11 	.word	0x00002f11
      50:	00002f11 	.word	0x00002f11
      54:	00002f11 	.word	0x00002f11
      58:	00002f11 	.word	0x00002f11
      5c:	00002f11 	.word	0x00002f11
      60:	00002f11 	.word	0x00002f11
      64:	000026b5 	.word	0x000026b5
      68:	000026c5 	.word	0x000026c5
      6c:	000026d5 	.word	0x000026d5
      70:	000026e5 	.word	0x000026e5
      74:	00002f11 	.word	0x00002f11
      78:	00002f11 	.word	0x00002f11
      7c:	00002f11 	.word	0x00002f11
      80:	00002f11 	.word	0x00002f11
      84:	00002f11 	.word	0x00002f11
      88:	00001251 	.word	0x00001251
      8c:	00001261 	.word	0x00001261
      90:	00001271 	.word	0x00001271
      94:	00002f11 	.word	0x00002f11
      98:	00002f11 	.word	0x00002f11
      9c:	00002f11 	.word	0x00002f11
      a0:	00002f11 	.word	0x00002f11
      a4:	00002f11 	.word	0x00002f11
      a8:	00002f11 	.word	0x00002f11
      ac:	00002f11 	.word	0x00002f11

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001a8 	.word	0x200001a8
      d0:	00000000 	.word	0x00000000
      d4:	0000a38c 	.word	0x0000a38c

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000a38c 	.word	0x0000a38c
     104:	200001ac 	.word	0x200001ac
     108:	0000a38c 	.word	0x0000a38c
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	20000210 	.word	0x20000210
     14c:	20000a4c 	.word	0x20000a4c
     150:	0000215d 	.word	0x0000215d
     154:	41004400 	.word	0x41004400
     158:	00002249 	.word	0x00002249

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	000026f5 	.word	0x000026f5
     2f8:	00002cc9 	.word	0x00002cc9
     2fc:	000f4240 	.word	0x000f4240
     300:	00007145 	.word	0x00007145
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	20000a4c 	.word	0x20000a4c
     310:	0000275d 	.word	0x0000275d
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	20000210 	.word	0x20000210
     328:	42000c00 	.word	0x42000c00
     32c:	00001f45 	.word	0x00001f45
     330:	00002689 	.word	0x00002689
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	2000024c 	.word	0x2000024c
     340:	00003297 	.word	0x00003297

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	20000210 	.word	0x20000210
     380:	20000a4c 	.word	0x20000a4c
     384:	0000215d 	.word	0x0000215d
     388:	41004400 	.word	0x41004400
     38c:	00002249 	.word	0x00002249

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	20000210 	.word	0x20000210
     3d0:	20000a4c 	.word	0x20000a4c
     3d4:	0000215d 	.word	0x0000215d
     3d8:	00000111 	.word	0x00000111
     3dc:	2000064c 	.word	0x2000064c
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	20000210 	.word	0x20000210
     424:	20000a4c 	.word	0x20000a4c
     428:	0000215d 	.word	0x0000215d
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     434:	b5f0      	push	{r4, r5, r6, r7, lr}
     436:	465f      	mov	r7, fp
     438:	4656      	mov	r6, sl
     43a:	464d      	mov	r5, r9
     43c:	4644      	mov	r4, r8
     43e:	b4f0      	push	{r4, r5, r6, r7}
     440:	b091      	sub	sp, #68	; 0x44
     442:	1c05      	adds	r5, r0, #0
     444:	1c0c      	adds	r4, r1, #0
     446:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     448:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     44a:	1c08      	adds	r0, r1, #0
     44c:	4bad      	ldr	r3, [pc, #692]	; (704 <usart_init+0x2d0>)
     44e:	4798      	blx	r3
     450:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     452:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     454:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     456:	07d9      	lsls	r1, r3, #31
     458:	d500      	bpl.n	45c <usart_init+0x28>
     45a:	e14b      	b.n	6f4 <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     45c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     45e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     460:	079f      	lsls	r7, r3, #30
     462:	d500      	bpl.n	466 <usart_init+0x32>
     464:	e146      	b.n	6f4 <usart_init+0x2c0>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     466:	4ba8      	ldr	r3, [pc, #672]	; (708 <usart_init+0x2d4>)
     468:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     46a:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     46c:	2701      	movs	r7, #1
     46e:	408f      	lsls	r7, r1
     470:	1c39      	adds	r1, r7, #0
     472:	4301      	orrs	r1, r0
     474:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     476:	a90f      	add	r1, sp, #60	; 0x3c
     478:	272d      	movs	r7, #45	; 0x2d
     47a:	5df3      	ldrb	r3, [r6, r7]
     47c:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     47e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     480:	b2d2      	uxtb	r2, r2
     482:	4690      	mov	r8, r2
     484:	1c10      	adds	r0, r2, #0
     486:	4ba1      	ldr	r3, [pc, #644]	; (70c <usart_init+0x2d8>)
     488:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     48a:	4640      	mov	r0, r8
     48c:	4ba0      	ldr	r3, [pc, #640]	; (710 <usart_init+0x2dc>)
     48e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     490:	5df0      	ldrb	r0, [r6, r7]
     492:	2100      	movs	r1, #0
     494:	4b9f      	ldr	r3, [pc, #636]	; (714 <usart_init+0x2e0>)
     496:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     498:	7af3      	ldrb	r3, [r6, #11]
     49a:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     49c:	2324      	movs	r3, #36	; 0x24
     49e:	5cf3      	ldrb	r3, [r6, r3]
     4a0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     4a2:	2325      	movs	r3, #37	; 0x25
     4a4:	5cf3      	ldrb	r3, [r6, r3]
     4a6:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     4a8:	7ef3      	ldrb	r3, [r6, #27]
     4aa:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     4ac:	7f33      	ldrb	r3, [r6, #28]
     4ae:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     4b0:	6829      	ldr	r1, [r5, #0]
     4b2:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     4b4:	1c08      	adds	r0, r1, #0
     4b6:	4b93      	ldr	r3, [pc, #588]	; (704 <usart_init+0x2d0>)
     4b8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     4ba:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     4bc:	2200      	movs	r2, #0
     4be:	466b      	mov	r3, sp
     4c0:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     4c2:	8a32      	ldrh	r2, [r6, #16]
     4c4:	9202      	str	r2, [sp, #8]
     4c6:	2380      	movs	r3, #128	; 0x80
     4c8:	01db      	lsls	r3, r3, #7
     4ca:	429a      	cmp	r2, r3
     4cc:	d021      	beq.n	512 <usart_init+0xde>
     4ce:	2380      	movs	r3, #128	; 0x80
     4d0:	01db      	lsls	r3, r3, #7
     4d2:	429a      	cmp	r2, r3
     4d4:	d804      	bhi.n	4e0 <usart_init+0xac>
     4d6:	2380      	movs	r3, #128	; 0x80
     4d8:	019b      	lsls	r3, r3, #6
     4da:	429a      	cmp	r2, r3
     4dc:	d011      	beq.n	502 <usart_init+0xce>
     4de:	e008      	b.n	4f2 <usart_init+0xbe>
     4e0:	23c0      	movs	r3, #192	; 0xc0
     4e2:	01db      	lsls	r3, r3, #7
     4e4:	9f02      	ldr	r7, [sp, #8]
     4e6:	429f      	cmp	r7, r3
     4e8:	d00f      	beq.n	50a <usart_init+0xd6>
     4ea:	2380      	movs	r3, #128	; 0x80
     4ec:	021b      	lsls	r3, r3, #8
     4ee:	429f      	cmp	r7, r3
     4f0:	d003      	beq.n	4fa <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     4f2:	2710      	movs	r7, #16
     4f4:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     4f6:	2700      	movs	r7, #0
     4f8:	e00e      	b.n	518 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     4fa:	2703      	movs	r7, #3
     4fc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     4fe:	2700      	movs	r7, #0
     500:	e00a      	b.n	518 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     502:	2710      	movs	r7, #16
     504:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     506:	2701      	movs	r7, #1
     508:	e006      	b.n	518 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     50a:	2708      	movs	r7, #8
     50c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     50e:	2701      	movs	r7, #1
     510:	e002      	b.n	518 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     512:	2708      	movs	r7, #8
     514:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     516:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     518:	6831      	ldr	r1, [r6, #0]
     51a:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     51c:	68f2      	ldr	r2, [r6, #12]
     51e:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     520:	6973      	ldr	r3, [r6, #20]
     522:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     524:	7e31      	ldrb	r1, [r6, #24]
     526:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     528:	2326      	movs	r3, #38	; 0x26
     52a:	5cf3      	ldrb	r3, [r6, r3]
     52c:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     52e:	6873      	ldr	r3, [r6, #4]
     530:	2b00      	cmp	r3, #0
     532:	d013      	beq.n	55c <usart_init+0x128>
     534:	2280      	movs	r2, #128	; 0x80
     536:	0552      	lsls	r2, r2, #21
     538:	4293      	cmp	r3, r2
     53a:	d12e      	bne.n	59a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     53c:	2327      	movs	r3, #39	; 0x27
     53e:	5cf3      	ldrb	r3, [r6, r3]
     540:	2b00      	cmp	r3, #0
     542:	d12e      	bne.n	5a2 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     544:	6a37      	ldr	r7, [r6, #32]
     546:	b2c0      	uxtb	r0, r0
     548:	4b73      	ldr	r3, [pc, #460]	; (718 <usart_init+0x2e4>)
     54a:	4798      	blx	r3
     54c:	1c01      	adds	r1, r0, #0
     54e:	1c38      	adds	r0, r7, #0
     550:	466a      	mov	r2, sp
     552:	3226      	adds	r2, #38	; 0x26
     554:	4b71      	ldr	r3, [pc, #452]	; (71c <usart_init+0x2e8>)
     556:	4798      	blx	r3
     558:	1c03      	adds	r3, r0, #0
     55a:	e01f      	b.n	59c <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     55c:	2327      	movs	r3, #39	; 0x27
     55e:	5cf3      	ldrb	r3, [r6, r3]
     560:	2b00      	cmp	r3, #0
     562:	d00a      	beq.n	57a <usart_init+0x146>
				status_code =
     564:	9a06      	ldr	r2, [sp, #24]
     566:	9200      	str	r2, [sp, #0]
     568:	6a30      	ldr	r0, [r6, #32]
     56a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     56c:	466a      	mov	r2, sp
     56e:	3226      	adds	r2, #38	; 0x26
     570:	1c3b      	adds	r3, r7, #0
     572:	4f6b      	ldr	r7, [pc, #428]	; (720 <usart_init+0x2ec>)
     574:	47b8      	blx	r7
     576:	1c03      	adds	r3, r0, #0
     578:	e010      	b.n	59c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     57a:	6a31      	ldr	r1, [r6, #32]
     57c:	9107      	str	r1, [sp, #28]
     57e:	b2c0      	uxtb	r0, r0
     580:	4b65      	ldr	r3, [pc, #404]	; (718 <usart_init+0x2e4>)
     582:	4798      	blx	r3
     584:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     586:	9a06      	ldr	r2, [sp, #24]
     588:	9200      	str	r2, [sp, #0]
     58a:	9807      	ldr	r0, [sp, #28]
     58c:	466a      	mov	r2, sp
     58e:	3226      	adds	r2, #38	; 0x26
     590:	1c3b      	adds	r3, r7, #0
     592:	4f63      	ldr	r7, [pc, #396]	; (720 <usart_init+0x2ec>)
     594:	47b8      	blx	r7
     596:	1c03      	adds	r3, r0, #0
     598:	e000      	b.n	59c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     59a:	2300      	movs	r3, #0
     59c:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     59e:	d000      	beq.n	5a2 <usart_init+0x16e>
     5a0:	e0a8      	b.n	6f4 <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     5a2:	7e73      	ldrb	r3, [r6, #25]
     5a4:	2b00      	cmp	r3, #0
     5a6:	d002      	beq.n	5ae <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     5a8:	7eb3      	ldrb	r3, [r6, #26]
     5aa:	4641      	mov	r1, r8
     5ac:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     5ae:	682a      	ldr	r2, [r5, #0]
     5b0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     5b2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     5b4:	2b00      	cmp	r3, #0
     5b6:	d1fc      	bne.n	5b2 <usart_init+0x17e>
     5b8:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     5ba:	466b      	mov	r3, sp
     5bc:	3326      	adds	r3, #38	; 0x26
     5be:	881b      	ldrh	r3, [r3, #0]
     5c0:	4642      	mov	r2, r8
     5c2:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     5c4:	464b      	mov	r3, r9
     5c6:	9f03      	ldr	r7, [sp, #12]
     5c8:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     5ca:	9f04      	ldr	r7, [sp, #16]
     5cc:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     5ce:	6871      	ldr	r1, [r6, #4]
     5d0:	430b      	orrs	r3, r1
		config->sample_rate |
     5d2:	9f02      	ldr	r7, [sp, #8]
     5d4:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     5d6:	4652      	mov	r2, sl
     5d8:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     5da:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     5dc:	4659      	mov	r1, fp
     5de:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     5e0:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     5e2:	2327      	movs	r3, #39	; 0x27
     5e4:	5cf3      	ldrb	r3, [r6, r3]
     5e6:	2b00      	cmp	r3, #0
     5e8:	d101      	bne.n	5ee <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     5ea:	2304      	movs	r3, #4
     5ec:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     5ee:	7e71      	ldrb	r1, [r6, #25]
     5f0:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     5f2:	7f33      	ldrb	r3, [r6, #28]
     5f4:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     5f6:	4319      	orrs	r1, r3
     5f8:	7af2      	ldrb	r2, [r6, #11]
     5fa:	7ab3      	ldrb	r3, [r6, #10]
     5fc:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     5fe:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     600:	7f73      	ldrb	r3, [r6, #29]
     602:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     604:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     606:	2324      	movs	r3, #36	; 0x24
     608:	5cf3      	ldrb	r3, [r6, r3]
     60a:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     60c:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     60e:	2325      	movs	r3, #37	; 0x25
     610:	5cf3      	ldrb	r3, [r6, r3]
     612:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     614:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     616:	8933      	ldrh	r3, [r6, #8]
     618:	2bff      	cmp	r3, #255	; 0xff
     61a:	d00b      	beq.n	634 <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     61c:	7ef2      	ldrb	r2, [r6, #27]
     61e:	2a00      	cmp	r2, #0
     620:	d003      	beq.n	62a <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     622:	22a0      	movs	r2, #160	; 0xa0
     624:	04d2      	lsls	r2, r2, #19
     626:	4317      	orrs	r7, r2
     628:	e002      	b.n	630 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     62a:	2280      	movs	r2, #128	; 0x80
     62c:	0452      	lsls	r2, r2, #17
     62e:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     630:	4319      	orrs	r1, r3
     632:	e005      	b.n	640 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     634:	7ef3      	ldrb	r3, [r6, #27]
     636:	2b00      	cmp	r3, #0
     638:	d002      	beq.n	640 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     63a:	2380      	movs	r3, #128	; 0x80
     63c:	04db      	lsls	r3, r3, #19
     63e:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     640:	232c      	movs	r3, #44	; 0x2c
     642:	5cf3      	ldrb	r3, [r6, r3]
     644:	2b00      	cmp	r3, #0
     646:	d103      	bne.n	650 <usart_init+0x21c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     648:	4b36      	ldr	r3, [pc, #216]	; (724 <usart_init+0x2f0>)
     64a:	789b      	ldrb	r3, [r3, #2]
     64c:	079a      	lsls	r2, r3, #30
     64e:	d501      	bpl.n	654 <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     650:	2380      	movs	r3, #128	; 0x80
     652:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     654:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     656:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     658:	2b00      	cmp	r3, #0
     65a:	d1fc      	bne.n	656 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     65c:	4643      	mov	r3, r8
     65e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     660:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     662:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     664:	2b00      	cmp	r3, #0
     666:	d1fc      	bne.n	662 <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     668:	4641      	mov	r1, r8
     66a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     66c:	ab0e      	add	r3, sp, #56	; 0x38
     66e:	2280      	movs	r2, #128	; 0x80
     670:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     672:	2200      	movs	r2, #0
     674:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     676:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     678:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     67a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     67c:	920a      	str	r2, [sp, #40]	; 0x28
     67e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     680:	930b      	str	r3, [sp, #44]	; 0x2c
     682:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     684:	970c      	str	r7, [sp, #48]	; 0x30
     686:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     688:	960d      	str	r6, [sp, #52]	; 0x34
     68a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     68c:	ae0e      	add	r6, sp, #56	; 0x38
     68e:	b2f9      	uxtb	r1, r7
     690:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     692:	aa0a      	add	r2, sp, #40	; 0x28
     694:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     696:	2800      	cmp	r0, #0
     698:	d102      	bne.n	6a0 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     69a:	1c20      	adds	r0, r4, #0
     69c:	4a22      	ldr	r2, [pc, #136]	; (728 <usart_init+0x2f4>)
     69e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     6a0:	1c43      	adds	r3, r0, #1
     6a2:	d005      	beq.n	6b0 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     6a4:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     6a6:	0c00      	lsrs	r0, r0, #16
     6a8:	b2c0      	uxtb	r0, r0
     6aa:	1c31      	adds	r1, r6, #0
     6ac:	4a1f      	ldr	r2, [pc, #124]	; (72c <usart_init+0x2f8>)
     6ae:	4790      	blx	r2
     6b0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     6b2:	2f04      	cmp	r7, #4
     6b4:	d1eb      	bne.n	68e <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     6b6:	2300      	movs	r3, #0
     6b8:	60eb      	str	r3, [r5, #12]
     6ba:	612b      	str	r3, [r5, #16]
     6bc:	616b      	str	r3, [r5, #20]
     6be:	61ab      	str	r3, [r5, #24]
     6c0:	61eb      	str	r3, [r5, #28]
     6c2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     6c4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     6c6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     6c8:	2200      	movs	r2, #0
     6ca:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     6cc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     6ce:	2330      	movs	r3, #48	; 0x30
     6d0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     6d2:	2331      	movs	r3, #49	; 0x31
     6d4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     6d6:	2332      	movs	r3, #50	; 0x32
     6d8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     6da:	2333      	movs	r3, #51	; 0x33
     6dc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     6de:	6828      	ldr	r0, [r5, #0]
     6e0:	4b08      	ldr	r3, [pc, #32]	; (704 <usart_init+0x2d0>)
     6e2:	4798      	blx	r3
     6e4:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     6e6:	4912      	ldr	r1, [pc, #72]	; (730 <usart_init+0x2fc>)
     6e8:	4b12      	ldr	r3, [pc, #72]	; (734 <usart_init+0x300>)
     6ea:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     6ec:	00a4      	lsls	r4, r4, #2
     6ee:	4b12      	ldr	r3, [pc, #72]	; (738 <usart_init+0x304>)
     6f0:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     6f2:	2000      	movs	r0, #0
}
     6f4:	b011      	add	sp, #68	; 0x44
     6f6:	bc3c      	pop	{r2, r3, r4, r5}
     6f8:	4690      	mov	r8, r2
     6fa:	4699      	mov	r9, r3
     6fc:	46a2      	mov	sl, r4
     6fe:	46ab      	mov	fp, r5
     700:	bdf0      	pop	{r4, r5, r6, r7, pc}
     702:	46c0      	nop			; (mov r8, r8)
     704:	00001f01 	.word	0x00001f01
     708:	40000400 	.word	0x40000400
     70c:	00002de1 	.word	0x00002de1
     710:	00002d55 	.word	0x00002d55
     714:	00001da9 	.word	0x00001da9
     718:	00002dfd 	.word	0x00002dfd
     71c:	00001bcd 	.word	0x00001bcd
     720:	00001bf9 	.word	0x00001bf9
     724:	41002000 	.word	0x41002000
     728:	00001df9 	.word	0x00001df9
     72c:	00002ebd 	.word	0x00002ebd
     730:	00000849 	.word	0x00000849
     734:	00002649 	.word	0x00002649
     738:	20000c04 	.word	0x20000c04

0000073c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     73c:	b510      	push	{r4, lr}
     73e:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     740:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     742:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     744:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     746:	2c00      	cmp	r4, #0
     748:	d00d      	beq.n	766 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     74a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
     74c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     74e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     750:	2a00      	cmp	r2, #0
     752:	d108      	bne.n	766 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     754:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     756:	2a00      	cmp	r2, #0
     758:	d1fc      	bne.n	754 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     75a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     75c:	2102      	movs	r1, #2
     75e:	7e1a      	ldrb	r2, [r3, #24]
     760:	420a      	tst	r2, r1
     762:	d0fc      	beq.n	75e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     764:	2000      	movs	r0, #0
}
     766:	bd10      	pop	{r4, pc}

00000768 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
     768:	b510      	push	{r4, lr}
     76a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     76c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     76e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     770:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     772:	2a00      	cmp	r2, #0
     774:	d033      	beq.n	7de <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     776:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
     778:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     77a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     77c:	2b00      	cmp	r3, #0
     77e:	d12e      	bne.n	7de <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     780:	7e23      	ldrb	r3, [r4, #24]
     782:	075a      	lsls	r2, r3, #29
     784:	d52b      	bpl.n	7de <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     786:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     788:	2b00      	cmp	r3, #0
     78a:	d1fc      	bne.n	786 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     78c:	8b63      	ldrh	r3, [r4, #26]
     78e:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
     790:	069a      	lsls	r2, r3, #26
     792:	d021      	beq.n	7d8 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
     794:	079a      	lsls	r2, r3, #30
     796:	d503      	bpl.n	7a0 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     798:	2302      	movs	r3, #2
     79a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
     79c:	201a      	movs	r0, #26
     79e:	e01e      	b.n	7de <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     7a0:	075a      	lsls	r2, r3, #29
     7a2:	d503      	bpl.n	7ac <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     7a4:	2304      	movs	r3, #4
     7a6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
     7a8:	201e      	movs	r0, #30
     7aa:	e018      	b.n	7de <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     7ac:	07da      	lsls	r2, r3, #31
     7ae:	d503      	bpl.n	7b8 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     7b0:	2301      	movs	r3, #1
     7b2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
     7b4:	2013      	movs	r0, #19
     7b6:	e012      	b.n	7de <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     7b8:	06da      	lsls	r2, r3, #27
     7ba:	d505      	bpl.n	7c8 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     7bc:	8b62      	ldrh	r2, [r4, #26]
     7be:	2310      	movs	r3, #16
     7c0:	4313      	orrs	r3, r2
     7c2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
     7c4:	2042      	movs	r0, #66	; 0x42
     7c6:	e00a      	b.n	7de <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     7c8:	069a      	lsls	r2, r3, #26
     7ca:	d505      	bpl.n	7d8 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     7cc:	8b62      	ldrh	r2, [r4, #26]
     7ce:	2320      	movs	r3, #32
     7d0:	4313      	orrs	r3, r2
     7d2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
     7d4:	2041      	movs	r0, #65	; 0x41
     7d6:	e002      	b.n	7de <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
     7d8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     7da:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
     7dc:	2000      	movs	r0, #0
}
     7de:	bd10      	pop	{r4, pc}

000007e0 <_usart_read_buffer>:
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     7e0:	6803      	ldr	r3, [r0, #0]

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
     7e2:	8582      	strh	r2, [r0, #44]	; 0x2c
	module->rx_buffer_ptr              = rx_data;
     7e4:	6241      	str	r1, [r0, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     7e6:	2105      	movs	r1, #5
     7e8:	2232      	movs	r2, #50	; 0x32
     7ea:	5481      	strb	r1, [r0, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     7ec:	2204      	movs	r2, #4
     7ee:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
     7f0:	7a02      	ldrb	r2, [r0, #8]
     7f2:	2a00      	cmp	r2, #0
     7f4:	d001      	beq.n	7fa <_usart_read_buffer+0x1a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     7f6:	2220      	movs	r2, #32
     7f8:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
     7fa:	7a42      	ldrb	r2, [r0, #9]
     7fc:	2a00      	cmp	r2, #0
     7fe:	d001      	beq.n	804 <_usart_read_buffer+0x24>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     800:	2208      	movs	r2, #8
     802:	759a      	strb	r2, [r3, #22]
	}
#endif
}
     804:	4770      	bx	lr
     806:	46c0      	nop			; (mov r8, r8)

00000808 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     808:	1c93      	adds	r3, r2, #2
     80a:	009b      	lsls	r3, r3, #2
     80c:	18c3      	adds	r3, r0, r3
     80e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     810:	2301      	movs	r3, #1
     812:	4093      	lsls	r3, r2
     814:	1c1a      	adds	r2, r3, #0
     816:	2330      	movs	r3, #48	; 0x30
     818:	5cc1      	ldrb	r1, [r0, r3]
     81a:	430a      	orrs	r2, r1
     81c:	54c2      	strb	r2, [r0, r3]
}
     81e:	4770      	bx	lr

00000820 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     820:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     822:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
     824:	2a00      	cmp	r2, #0
     826:	d00b      	beq.n	840 <usart_read_buffer_job+0x20>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     828:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     82a:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     82c:	2c00      	cmp	r4, #0
     82e:	d007      	beq.n	840 <usart_read_buffer_job+0x20>
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     830:	8d84      	ldrh	r4, [r0, #44]	; 0x2c
     832:	b2a4      	uxth	r4, r4
		return STATUS_BUSY;
     834:	2305      	movs	r3, #5
	if (!(module->receiver_enabled)) {
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     836:	2c00      	cmp	r4, #0
     838:	d102      	bne.n	840 <usart_read_buffer_job+0x20>
		return STATUS_BUSY;
	}

	/* Issue internal asynchronous read */
	_usart_read_buffer(module, rx_data, length);
     83a:	4b02      	ldr	r3, [pc, #8]	; (844 <usart_read_buffer_job+0x24>)
     83c:	4798      	blx	r3

	return STATUS_OK;
     83e:	2300      	movs	r3, #0
}
     840:	1c18      	adds	r0, r3, #0
     842:	bd10      	pop	{r4, pc}
     844:	000007e1 	.word	0x000007e1

00000848 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     84a:	0080      	lsls	r0, r0, #2
     84c:	4b64      	ldr	r3, [pc, #400]	; (9e0 <_usart_interrupt_handler+0x198>)
     84e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     850:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     852:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     854:	2b00      	cmp	r3, #0
     856:	d1fc      	bne.n	852 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     858:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     85a:	7da6      	ldrb	r6, [r4, #22]
     85c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     85e:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     860:	5ceb      	ldrb	r3, [r5, r3]
     862:	2230      	movs	r2, #48	; 0x30
     864:	5caf      	ldrb	r7, [r5, r2]
     866:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     868:	07f1      	lsls	r1, r6, #31
     86a:	d520      	bpl.n	8ae <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
     86c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     86e:	b29b      	uxth	r3, r3
     870:	2b00      	cmp	r3, #0
     872:	d01a      	beq.n	8aa <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     874:	6aab      	ldr	r3, [r5, #40]	; 0x28
     876:	781a      	ldrb	r2, [r3, #0]
     878:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     87a:	1c59      	adds	r1, r3, #1
     87c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     87e:	7969      	ldrb	r1, [r5, #5]
     880:	2901      	cmp	r1, #1
     882:	d104      	bne.n	88e <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     884:	7859      	ldrb	r1, [r3, #1]
     886:	0209      	lsls	r1, r1, #8
     888:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     88a:	3302      	adds	r3, #2
     88c:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     88e:	05d3      	lsls	r3, r2, #23
     890:	0ddb      	lsrs	r3, r3, #23
     892:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     894:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     896:	3b01      	subs	r3, #1
     898:	b29b      	uxth	r3, r3
     89a:	85eb      	strh	r3, [r5, #46]	; 0x2e
     89c:	2b00      	cmp	r3, #0
     89e:	d106      	bne.n	8ae <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     8a0:	2301      	movs	r3, #1
     8a2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     8a4:	2302      	movs	r3, #2
     8a6:	75a3      	strb	r3, [r4, #22]
     8a8:	e001      	b.n	8ae <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     8aa:	2301      	movs	r3, #1
     8ac:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     8ae:	07b2      	lsls	r2, r6, #30
     8b0:	d509      	bpl.n	8c6 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     8b2:	2302      	movs	r3, #2
     8b4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     8b6:	2200      	movs	r2, #0
     8b8:	2333      	movs	r3, #51	; 0x33
     8ba:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     8bc:	07fb      	lsls	r3, r7, #31
     8be:	d502      	bpl.n	8c6 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     8c0:	1c28      	adds	r0, r5, #0
     8c2:	68e9      	ldr	r1, [r5, #12]
     8c4:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     8c6:	0772      	lsls	r2, r6, #29
     8c8:	d56a      	bpl.n	9a0 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
     8ca:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     8cc:	b29b      	uxth	r3, r3
     8ce:	2b00      	cmp	r3, #0
     8d0:	d064      	beq.n	99c <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     8d2:	8b63      	ldrh	r3, [r4, #26]
     8d4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     8d6:	0719      	lsls	r1, r3, #28
     8d8:	d402      	bmi.n	8e0 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     8da:	223f      	movs	r2, #63	; 0x3f
     8dc:	4013      	ands	r3, r2
     8de:	e001      	b.n	8e4 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
     8e0:	2237      	movs	r2, #55	; 0x37
     8e2:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     8e4:	2b00      	cmp	r3, #0
     8e6:	d037      	beq.n	958 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     8e8:	079a      	lsls	r2, r3, #30
     8ea:	d507      	bpl.n	8fc <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     8ec:	221a      	movs	r2, #26
     8ee:	2332      	movs	r3, #50	; 0x32
     8f0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
     8f2:	8b62      	ldrh	r2, [r4, #26]
     8f4:	2302      	movs	r3, #2
     8f6:	4313      	orrs	r3, r2
     8f8:	8363      	strh	r3, [r4, #26]
     8fa:	e027      	b.n	94c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     8fc:	0759      	lsls	r1, r3, #29
     8fe:	d507      	bpl.n	910 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     900:	221e      	movs	r2, #30
     902:	2332      	movs	r3, #50	; 0x32
     904:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
     906:	8b62      	ldrh	r2, [r4, #26]
     908:	2304      	movs	r3, #4
     90a:	4313      	orrs	r3, r2
     90c:	8363      	strh	r3, [r4, #26]
     90e:	e01d      	b.n	94c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     910:	07da      	lsls	r2, r3, #31
     912:	d507      	bpl.n	924 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     914:	2213      	movs	r2, #19
     916:	2332      	movs	r3, #50	; 0x32
     918:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
     91a:	8b62      	ldrh	r2, [r4, #26]
     91c:	2301      	movs	r3, #1
     91e:	4313      	orrs	r3, r2
     920:	8363      	strh	r3, [r4, #26]
     922:	e013      	b.n	94c <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     924:	06d9      	lsls	r1, r3, #27
     926:	d507      	bpl.n	938 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     928:	2242      	movs	r2, #66	; 0x42
     92a:	2332      	movs	r3, #50	; 0x32
     92c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     92e:	8b62      	ldrh	r2, [r4, #26]
     930:	2310      	movs	r3, #16
     932:	4313      	orrs	r3, r2
     934:	8363      	strh	r3, [r4, #26]
     936:	e009      	b.n	94c <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     938:	2220      	movs	r2, #32
     93a:	421a      	tst	r2, r3
     93c:	d006      	beq.n	94c <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     93e:	2241      	movs	r2, #65	; 0x41
     940:	2332      	movs	r3, #50	; 0x32
     942:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     944:	8b62      	ldrh	r2, [r4, #26]
     946:	2320      	movs	r3, #32
     948:	4313      	orrs	r3, r2
     94a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     94c:	077a      	lsls	r2, r7, #29
     94e:	d527      	bpl.n	9a0 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     950:	1c28      	adds	r0, r5, #0
     952:	696b      	ldr	r3, [r5, #20]
     954:	4798      	blx	r3
     956:	e023      	b.n	9a0 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     958:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     95a:	05d2      	lsls	r2, r2, #23
     95c:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     95e:	b2d3      	uxtb	r3, r2
     960:	6a69      	ldr	r1, [r5, #36]	; 0x24
     962:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     964:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     966:	1c59      	adds	r1, r3, #1
     968:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     96a:	7969      	ldrb	r1, [r5, #5]
     96c:	2901      	cmp	r1, #1
     96e:	d104      	bne.n	97a <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     970:	0a12      	lsrs	r2, r2, #8
     972:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     974:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     976:	3301      	adds	r3, #1
     978:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     97a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     97c:	3b01      	subs	r3, #1
     97e:	b29b      	uxth	r3, r3
     980:	85ab      	strh	r3, [r5, #44]	; 0x2c
     982:	2b00      	cmp	r3, #0
     984:	d10c      	bne.n	9a0 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     986:	2304      	movs	r3, #4
     988:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     98a:	2200      	movs	r2, #0
     98c:	2332      	movs	r3, #50	; 0x32
     98e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     990:	07ba      	lsls	r2, r7, #30
     992:	d505      	bpl.n	9a0 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     994:	1c28      	adds	r0, r5, #0
     996:	692b      	ldr	r3, [r5, #16]
     998:	4798      	blx	r3
     99a:	e001      	b.n	9a0 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     99c:	2304      	movs	r3, #4
     99e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     9a0:	06f1      	lsls	r1, r6, #27
     9a2:	d507      	bpl.n	9b4 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     9a4:	2310      	movs	r3, #16
     9a6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     9a8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     9aa:	06fa      	lsls	r2, r7, #27
     9ac:	d502      	bpl.n	9b4 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     9ae:	1c28      	adds	r0, r5, #0
     9b0:	69eb      	ldr	r3, [r5, #28]
     9b2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     9b4:	06b1      	lsls	r1, r6, #26
     9b6:	d507      	bpl.n	9c8 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     9b8:	2320      	movs	r3, #32
     9ba:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     9bc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     9be:	073a      	lsls	r2, r7, #28
     9c0:	d502      	bpl.n	9c8 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     9c2:	1c28      	adds	r0, r5, #0
     9c4:	69ab      	ldr	r3, [r5, #24]
     9c6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     9c8:	0731      	lsls	r1, r6, #28
     9ca:	d507      	bpl.n	9dc <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     9cc:	2308      	movs	r3, #8
     9ce:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     9d0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     9d2:	06ba      	lsls	r2, r7, #26
     9d4:	d502      	bpl.n	9dc <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     9d6:	6a2b      	ldr	r3, [r5, #32]
     9d8:	1c28      	adds	r0, r5, #0
     9da:	4798      	blx	r3
		}
	}
#endif
}
     9dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     9de:	46c0      	nop			; (mov r8, r8)
     9e0:	20000c04 	.word	0x20000c04

000009e4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9e6:	4647      	mov	r7, r8
     9e8:	b480      	push	{r7}
     9ea:	1c0c      	adds	r4, r1, #0
     9ec:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     9ee:	2800      	cmp	r0, #0
     9f0:	d10c      	bne.n	a0c <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
     9f2:	2a00      	cmp	r2, #0
     9f4:	dd0d      	ble.n	a12 <_read+0x2e>
     9f6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     9f8:	4e09      	ldr	r6, [pc, #36]	; (a20 <_read+0x3c>)
     9fa:	4d0a      	ldr	r5, [pc, #40]	; (a24 <_read+0x40>)
     9fc:	6830      	ldr	r0, [r6, #0]
     9fe:	1c21      	adds	r1, r4, #0
     a00:	682b      	ldr	r3, [r5, #0]
     a02:	4798      	blx	r3
		ptr++;
     a04:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     a06:	42bc      	cmp	r4, r7
     a08:	d1f8      	bne.n	9fc <_read+0x18>
     a0a:	e004      	b.n	a16 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     a0c:	2001      	movs	r0, #1
     a0e:	4240      	negs	r0, r0
     a10:	e002      	b.n	a18 <_read+0x34>
	}

	for (; len > 0; --len) {
     a12:	2000      	movs	r0, #0
     a14:	e000      	b.n	a18 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     a16:	4640      	mov	r0, r8
	}
	return nChars;
}
     a18:	bc04      	pop	{r2}
     a1a:	4690      	mov	r8, r2
     a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a1e:	46c0      	nop			; (mov r8, r8)
     a20:	20000a58 	.word	0x20000a58
     a24:	20000a50 	.word	0x20000a50

00000a28 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     a28:	b5f0      	push	{r4, r5, r6, r7, lr}
     a2a:	4647      	mov	r7, r8
     a2c:	b480      	push	{r7}
     a2e:	1c0e      	adds	r6, r1, #0
     a30:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     a32:	3801      	subs	r0, #1
     a34:	2802      	cmp	r0, #2
     a36:	d810      	bhi.n	a5a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     a38:	2a00      	cmp	r2, #0
     a3a:	d011      	beq.n	a60 <_write+0x38>
     a3c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     a3e:	4b0d      	ldr	r3, [pc, #52]	; (a74 <_write+0x4c>)
     a40:	4698      	mov	r8, r3
     a42:	4f0d      	ldr	r7, [pc, #52]	; (a78 <_write+0x50>)
     a44:	4643      	mov	r3, r8
     a46:	6818      	ldr	r0, [r3, #0]
     a48:	5d31      	ldrb	r1, [r6, r4]
     a4a:	683b      	ldr	r3, [r7, #0]
     a4c:	4798      	blx	r3
     a4e:	2800      	cmp	r0, #0
     a50:	db08      	blt.n	a64 <_write+0x3c>
			return -1;
		}
		++nChars;
     a52:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     a54:	42a5      	cmp	r5, r4
     a56:	d1f5      	bne.n	a44 <_write+0x1c>
     a58:	e007      	b.n	a6a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     a5a:	2001      	movs	r0, #1
     a5c:	4240      	negs	r0, r0
     a5e:	e005      	b.n	a6c <_write+0x44>
	}

	for (; len != 0; --len) {
     a60:	2000      	movs	r0, #0
     a62:	e003      	b.n	a6c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     a64:	2001      	movs	r0, #1
     a66:	4240      	negs	r0, r0
     a68:	e000      	b.n	a6c <_write+0x44>
		}
		++nChars;
     a6a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
     a6c:	bc04      	pop	{r2}
     a6e:	4690      	mov	r8, r2
     a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a72:	46c0      	nop			; (mov r8, r8)
     a74:	20000a58 	.word	0x20000a58
     a78:	20000a54 	.word	0x20000a54
     a7c:	00000000 	.word	0x00000000

00000a80 <gps_utils_coord_to_dec>:
void gps_utils_entry_to_send_buffer(log_entry *entry, data_log *send_buf) {
	
}

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     a80:	b5f0      	push	{r4, r5, r6, r7, lr}
     a82:	b083      	sub	sp, #12
     a84:	af00      	add	r7, sp, #0
     a86:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     a88:	212e      	movs	r1, #46	; 0x2e
     a8a:	4b17      	ldr	r3, [pc, #92]	; (ae8 <gps_utils_coord_to_dec+0x68>)
     a8c:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     a8e:	1b06      	subs	r6, r0, r4
     a90:	1df3      	adds	r3, r6, #7
     a92:	08db      	lsrs	r3, r3, #3
     a94:	00db      	lsls	r3, r3, #3
     a96:	466a      	mov	r2, sp
     a98:	1ad2      	subs	r2, r2, r3
     a9a:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     a9c:	1e81      	subs	r1, r0, #2
     a9e:	1c38      	adds	r0, r7, #0
     aa0:	2207      	movs	r2, #7
     aa2:	4d12      	ldr	r5, [pc, #72]	; (aec <gps_utils_coord_to_dec+0x6c>)
     aa4:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     aa6:	1eb2      	subs	r2, r6, #2
     aa8:	4668      	mov	r0, sp
     aaa:	1c21      	adds	r1, r4, #0
     aac:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     aae:	4668      	mov	r0, sp
     ab0:	4e0f      	ldr	r6, [pc, #60]	; (af0 <gps_utils_coord_to_dec+0x70>)
     ab2:	47b0      	blx	r6
     ab4:	1c04      	adds	r4, r0, #0
     ab6:	1c0d      	adds	r5, r1, #0
     ab8:	1c38      	adds	r0, r7, #0
     aba:	47b0      	blx	r6
     abc:	4b09      	ldr	r3, [pc, #36]	; (ae4 <gps_utils_coord_to_dec+0x64>)
     abe:	4a08      	ldr	r2, [pc, #32]	; (ae0 <gps_utils_coord_to_dec+0x60>)
     ac0:	4e0c      	ldr	r6, [pc, #48]	; (af4 <gps_utils_coord_to_dec+0x74>)
     ac2:	47b0      	blx	r6
     ac4:	1c02      	adds	r2, r0, #0
     ac6:	1c0b      	adds	r3, r1, #0
     ac8:	1c20      	adds	r0, r4, #0
     aca:	1c29      	adds	r1, r5, #0
     acc:	4c0a      	ldr	r4, [pc, #40]	; (af8 <gps_utils_coord_to_dec+0x78>)
     ace:	47a0      	blx	r4
     ad0:	4b0a      	ldr	r3, [pc, #40]	; (afc <gps_utils_coord_to_dec+0x7c>)
     ad2:	4798      	blx	r3
	
	return o;
     ad4:	46bd      	mov	sp, r7
     ad6:	b003      	add	sp, #12
     ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ada:	46c0      	nop			; (mov r8, r8)
     adc:	46c0      	nop			; (mov r8, r8)
     ade:	46c0      	nop			; (mov r8, r8)
     ae0:	00000000 	.word	0x00000000
     ae4:	404e0000 	.word	0x404e0000
     ae8:	000033fd 	.word	0x000033fd
     aec:	00003447 	.word	0x00003447
     af0:	00003221 	.word	0x00003221
     af4:	000079ed 	.word	0x000079ed
     af8:	000073a9 	.word	0x000073a9
     afc:	00008f95 	.word	0x00008f95

00000b00 <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
     b00:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     b02:	4b08      	ldr	r3, [pc, #32]	; (b24 <display_menu+0x24>)
     b04:	7819      	ldrb	r1, [r3, #0]
     b06:	4a08      	ldr	r2, [pc, #32]	; (b28 <display_menu+0x28>)
     b08:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
     b0a:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
     b0c:	3804      	subs	r0, #4
     b0e:	0083      	lsls	r3, r0, #2
     b10:	1818      	adds	r0, r3, r0
     b12:	0080      	lsls	r0, r0, #2
     b14:	4b05      	ldr	r3, [pc, #20]	; (b2c <display_menu+0x2c>)
     b16:	18c0      	adds	r0, r0, r3
     b18:	4b05      	ldr	r3, [pc, #20]	; (b30 <display_menu+0x30>)
     b1a:	4798      	blx	r3
	ssd1306_write_display();
     b1c:	4b05      	ldr	r3, [pc, #20]	; (b34 <display_menu+0x34>)
     b1e:	4798      	blx	r3
}
     b20:	bd08      	pop	{r3, pc}
     b22:	46c0      	nop			; (mov r8, r8)
     b24:	20000aac 	.word	0x20000aac
     b28:	20000aad 	.word	0x20000aad
     b2c:	20000090 	.word	0x20000090
     b30:	00001a1d 	.word	0x00001a1d
     b34:	00000391 	.word	0x00000391

00000b38 <SIM808_response_gprs_get>:
 * Created: 2015-10-15 13:12:52
 *  Author: jiut0001
 */ 
#include "response_actions.h"

void SIM808_response_gprs_get(volatile uint8_t success, volatile char *cmd) {
     b38:	b082      	sub	sp, #8
     b3a:	466b      	mov	r3, sp
     b3c:	71d8      	strb	r0, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
     b3e:	4a02      	ldr	r2, [pc, #8]	; (b48 <SIM808_response_gprs_get+0x10>)
     b40:	4b02      	ldr	r3, [pc, #8]	; (b4c <SIM808_response_gprs_get+0x14>)
     b42:	605a      	str	r2, [r3, #4]
}
     b44:	b002      	add	sp, #8
     b46:	4770      	bx	lr
     b48:	00009118 	.word	0x00009118
     b4c:	20000b14 	.word	0x20000b14

00000b50 <SIM808_response_gps_data>:

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     b50:	b570      	push	{r4, r5, r6, lr}
     b52:	b086      	sub	sp, #24
     b54:	1c0c      	adds	r4, r1, #0
     b56:	466b      	mov	r3, sp
     b58:	71d8      	strb	r0, [r3, #7]
	
	volatile uint8_t testVar = success;
     b5a:	79d9      	ldrb	r1, [r3, #7]
	last_command.expected_response = "+HTTPACTION";
}

//Update GPS data
// TODO: Only update if success = 1
void SIM808_response_gps_data(volatile uint8_t success, volatile char *cmd) {
     b5c:	3307      	adds	r3, #7
	
	volatile uint8_t testVar = success;
     b5e:	b2c9      	uxtb	r1, r1
     b60:	466a      	mov	r2, sp
     b62:	75d1      	strb	r1, [r2, #23]
	testVar = success;
     b64:	781b      	ldrb	r3, [r3, #0]
     b66:	b2db      	uxtb	r3, r3
     b68:	75d3      	strb	r3, [r2, #23]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     b6a:	1c20      	adds	r0, r4, #0
     b6c:	212c      	movs	r1, #44	; 0x2c
     b6e:	4b3a      	ldr	r3, [pc, #232]	; (c58 <SIM808_response_gps_data+0x108>)
     b70:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     b72:	2800      	cmp	r0, #0
     b74:	d06d      	beq.n	c52 <SIM808_response_gps_data+0x102>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     b76:	2500      	movs	r5, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     b78:	4e38      	ldr	r6, [pc, #224]	; (c5c <SIM808_response_gps_data+0x10c>)
     b7a:	e065      	b.n	c48 <SIM808_response_gps_data+0xf8>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     b7c:	7819      	ldrb	r1, [r3, #0]
     b7e:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     b80:	3301      	adds	r3, #1
     b82:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     b84:	4283      	cmp	r3, r0
     b86:	d1f9      	bne.n	b7c <SIM808_response_gps_data+0x2c>
     b88:	1b01      	subs	r1, r0, r4
     b8a:	1c04      	adds	r4, r0, #0
     b8c:	e000      	b.n	b90 <SIM808_response_gps_data+0x40>
     b8e:	2100      	movs	r1, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     b90:	2200      	movs	r2, #0
     b92:	ab02      	add	r3, sp, #8
     b94:	545a      	strb	r2, [r3, r1]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     b96:	2d0b      	cmp	r5, #11
     b98:	d84d      	bhi.n	c36 <SIM808_response_gps_data+0xe6>
     b9a:	00ab      	lsls	r3, r5, #2
     b9c:	58f3      	ldr	r3, [r6, r3]
     b9e:	469f      	mov	pc, r3
			case 1:
			strcpy(gps_data.utc_time, field);
     ba0:	482f      	ldr	r0, [pc, #188]	; (c60 <SIM808_response_gps_data+0x110>)
     ba2:	a902      	add	r1, sp, #8
     ba4:	4b2f      	ldr	r3, [pc, #188]	; (c64 <SIM808_response_gps_data+0x114>)
     ba6:	4798      	blx	r3
			break;
     ba8:	e045      	b.n	c36 <SIM808_response_gps_data+0xe6>
			case 2:
			gps_data.status = field[0];
     baa:	ab02      	add	r3, sp, #8
     bac:	781a      	ldrb	r2, [r3, #0]
     bae:	4b2e      	ldr	r3, [pc, #184]	; (c68 <SIM808_response_gps_data+0x118>)
     bb0:	73da      	strb	r2, [r3, #15]
			break;
     bb2:	e040      	b.n	c36 <SIM808_response_gps_data+0xe6>
			case 3:
			if(gps_data.status != 'V') {
     bb4:	4b2c      	ldr	r3, [pc, #176]	; (c68 <SIM808_response_gps_data+0x118>)
     bb6:	7bdb      	ldrb	r3, [r3, #15]
     bb8:	2b56      	cmp	r3, #86	; 0x56
     bba:	d005      	beq.n	bc8 <SIM808_response_gps_data+0x78>
				gps_data.lat = gps_utils_coord_to_dec(field);
     bbc:	a802      	add	r0, sp, #8
     bbe:	4b2b      	ldr	r3, [pc, #172]	; (c6c <SIM808_response_gps_data+0x11c>)
     bc0:	4798      	blx	r3
     bc2:	4b29      	ldr	r3, [pc, #164]	; (c68 <SIM808_response_gps_data+0x118>)
     bc4:	6118      	str	r0, [r3, #16]
     bc6:	e036      	b.n	c36 <SIM808_response_gps_data+0xe6>
			}
			else {
				gps_data.lat = 0;
     bc8:	2200      	movs	r2, #0
     bca:	4b27      	ldr	r3, [pc, #156]	; (c68 <SIM808_response_gps_data+0x118>)
     bcc:	611a      	str	r2, [r3, #16]
     bce:	e032      	b.n	c36 <SIM808_response_gps_data+0xe6>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     bd0:	ab02      	add	r3, sp, #8
     bd2:	781a      	ldrb	r2, [r3, #0]
     bd4:	4b24      	ldr	r3, [pc, #144]	; (c68 <SIM808_response_gps_data+0x118>)
     bd6:	761a      	strb	r2, [r3, #24]
			break;
     bd8:	e02d      	b.n	c36 <SIM808_response_gps_data+0xe6>
			case 5:
			if(gps_data.status != 'V') {
     bda:	4b23      	ldr	r3, [pc, #140]	; (c68 <SIM808_response_gps_data+0x118>)
     bdc:	7bdb      	ldrb	r3, [r3, #15]
     bde:	2b56      	cmp	r3, #86	; 0x56
     be0:	d005      	beq.n	bee <SIM808_response_gps_data+0x9e>
				gps_data.lng = gps_utils_coord_to_dec(field);
     be2:	a802      	add	r0, sp, #8
     be4:	4b21      	ldr	r3, [pc, #132]	; (c6c <SIM808_response_gps_data+0x11c>)
     be6:	4798      	blx	r3
     be8:	4b1f      	ldr	r3, [pc, #124]	; (c68 <SIM808_response_gps_data+0x118>)
     bea:	6158      	str	r0, [r3, #20]
     bec:	e023      	b.n	c36 <SIM808_response_gps_data+0xe6>
			}
			else {
				gps_data.lng = 0;
     bee:	2200      	movs	r2, #0
     bf0:	4b1d      	ldr	r3, [pc, #116]	; (c68 <SIM808_response_gps_data+0x118>)
     bf2:	615a      	str	r2, [r3, #20]
     bf4:	e01f      	b.n	c36 <SIM808_response_gps_data+0xe6>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
     bf6:	ab02      	add	r3, sp, #8
     bf8:	781a      	ldrb	r2, [r3, #0]
     bfa:	4b1b      	ldr	r3, [pc, #108]	; (c68 <SIM808_response_gps_data+0x118>)
     bfc:	765a      	strb	r2, [r3, #25]
			break;
     bfe:	e01a      	b.n	c36 <SIM808_response_gps_data+0xe6>
			case 7:
			gps_data.ground_speed = atof(field);
     c00:	a802      	add	r0, sp, #8
     c02:	4b1b      	ldr	r3, [pc, #108]	; (c70 <SIM808_response_gps_data+0x120>)
     c04:	4798      	blx	r3
     c06:	4b1b      	ldr	r3, [pc, #108]	; (c74 <SIM808_response_gps_data+0x124>)
     c08:	4798      	blx	r3
     c0a:	4b17      	ldr	r3, [pc, #92]	; (c68 <SIM808_response_gps_data+0x118>)
     c0c:	61d8      	str	r0, [r3, #28]
			break;
     c0e:	e012      	b.n	c36 <SIM808_response_gps_data+0xe6>
			case 8:
			gps_data.ground_course = atof(field);
     c10:	a802      	add	r0, sp, #8
     c12:	4b17      	ldr	r3, [pc, #92]	; (c70 <SIM808_response_gps_data+0x120>)
     c14:	4798      	blx	r3
     c16:	4b17      	ldr	r3, [pc, #92]	; (c74 <SIM808_response_gps_data+0x124>)
     c18:	4798      	blx	r3
     c1a:	4b13      	ldr	r3, [pc, #76]	; (c68 <SIM808_response_gps_data+0x118>)
     c1c:	6218      	str	r0, [r3, #32]
			break;
     c1e:	e00a      	b.n	c36 <SIM808_response_gps_data+0xe6>
			case 9:
			gps_data.date = atoi(field);
     c20:	a802      	add	r0, sp, #8
     c22:	4915      	ldr	r1, [pc, #84]	; (c78 <SIM808_response_gps_data+0x128>)
     c24:	4788      	blx	r1
     c26:	4b10      	ldr	r3, [pc, #64]	; (c68 <SIM808_response_gps_data+0x118>)
     c28:	6258      	str	r0, [r3, #36]	; 0x24
			break;
     c2a:	e004      	b.n	c36 <SIM808_response_gps_data+0xe6>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
     c2c:	ab02      	add	r3, sp, #8
     c2e:	781a      	ldrb	r2, [r3, #0]
     c30:	2328      	movs	r3, #40	; 0x28
     c32:	490d      	ldr	r1, [pc, #52]	; (c68 <SIM808_response_gps_data+0x118>)
     c34:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
     c36:	3401      	adds	r4, #1
		j++;
     c38:	3501      	adds	r5, #1
     c3a:	b2ed      	uxtb	r5, r5
		comma = strchr (position, ',');
     c3c:	1c20      	adds	r0, r4, #0
     c3e:	212c      	movs	r1, #44	; 0x2c
     c40:	4b05      	ldr	r3, [pc, #20]	; (c58 <SIM808_response_gps_data+0x108>)
     c42:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     c44:	2800      	cmp	r0, #0
     c46:	d004      	beq.n	c52 <SIM808_response_gps_data+0x102>
		int i = 0;

		while (position < comma) {
     c48:	4284      	cmp	r4, r0
     c4a:	d2a0      	bcs.n	b8e <SIM808_response_gps_data+0x3e>
     c4c:	aa02      	add	r2, sp, #8
     c4e:	1c23      	adds	r3, r4, #0
     c50:	e794      	b.n	b7c <SIM808_response_gps_data+0x2c>
		// Position is now the comma, skip it past
		position++;
		j++;
		comma = strchr (position, ',');
	}
}
     c52:	b006      	add	sp, #24
     c54:	bd70      	pop	{r4, r5, r6, pc}
     c56:	46c0      	nop			; (mov r8, r8)
     c58:	000033fd 	.word	0x000033fd
     c5c:	000090e8 	.word	0x000090e8
     c60:	20000a7d 	.word	0x20000a7d
     c64:	00003429 	.word	0x00003429
     c68:	20000a78 	.word	0x20000a78
     c6c:	00000a81 	.word	0x00000a81
     c70:	00003221 	.word	0x00003221
     c74:	00008f95 	.word	0x00008f95
     c78:	0000322b 	.word	0x0000322b

00000c7c <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
     c7c:	4770      	bx	lr
     c7e:	46c0      	nop			; (mov r8, r8)

00000c80 <usart_read_callback>:
	
	return result;
}

void usart_read_callback(struct usart_module *const usart_module)
{
     c80:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
     c82:	4b10      	ldr	r3, [pc, #64]	; (cc4 <usart_read_callback+0x44>)
     c84:	781b      	ldrb	r3, [r3, #0]
     c86:	2b0a      	cmp	r3, #10
     c88:	d10a      	bne.n	ca0 <usart_read_callback+0x20>
		if(SIM808_buf.position > 1) {
     c8a:	2380      	movs	r3, #128	; 0x80
     c8c:	4a0e      	ldr	r2, [pc, #56]	; (cc8 <usart_read_callback+0x48>)
     c8e:	5cd3      	ldrb	r3, [r2, r3]
     c90:	2b01      	cmp	r3, #1
     c92:	d911      	bls.n	cb8 <usart_read_callback+0x38>
			SIM808_buf.command[SIM808_buf.position] = '\0';
     c94:	2100      	movs	r1, #0
     c96:	54d1      	strb	r1, [r2, r3]
			SIM808_buf.available = 1;
     c98:	2101      	movs	r1, #1
     c9a:	2381      	movs	r3, #129	; 0x81
     c9c:	54d1      	strb	r1, [r2, r3]
     c9e:	e00b      	b.n	cb8 <usart_read_callback+0x38>
		}
	}
	else if(incoming_byte[0] != '\r'){
     ca0:	4b08      	ldr	r3, [pc, #32]	; (cc4 <usart_read_callback+0x44>)
     ca2:	781b      	ldrb	r3, [r3, #0]
     ca4:	2b0d      	cmp	r3, #13
     ca6:	d007      	beq.n	cb8 <usart_read_callback+0x38>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
     ca8:	4b07      	ldr	r3, [pc, #28]	; (cc8 <usart_read_callback+0x48>)
     caa:	2280      	movs	r2, #128	; 0x80
     cac:	5c99      	ldrb	r1, [r3, r2]
     cae:	4805      	ldr	r0, [pc, #20]	; (cc4 <usart_read_callback+0x44>)
     cb0:	7800      	ldrb	r0, [r0, #0]
     cb2:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
     cb4:	3101      	adds	r1, #1
     cb6:	5499      	strb	r1, [r3, r2]
	}
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
     cb8:	4804      	ldr	r0, [pc, #16]	; (ccc <usart_read_callback+0x4c>)
     cba:	4902      	ldr	r1, [pc, #8]	; (cc4 <usart_read_callback+0x44>)
     cbc:	2201      	movs	r2, #1
     cbe:	4b04      	ldr	r3, [pc, #16]	; (cd0 <usart_read_callback+0x50>)
     cc0:	4798      	blx	r3
}
     cc2:	bd08      	pop	{r3, pc}
     cc4:	20000ae0 	.word	0x20000ae0
     cc8:	20000b34 	.word	0x20000b34
     ccc:	20000bb8 	.word	0x20000bb8
     cd0:	00000821 	.word	0x00000821

00000cd4 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     cd4:	b570      	push	{r4, r5, r6, lr}
     cd6:	b082      	sub	sp, #8
     cd8:	1c05      	adds	r5, r0, #0
     cda:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
     cdc:	2200      	movs	r2, #0
     cde:	466b      	mov	r3, sp
     ce0:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     ce2:	4c06      	ldr	r4, [pc, #24]	; (cfc <usart_serial_getchar+0x28>)
     ce4:	1c28      	adds	r0, r5, #0
     ce6:	4669      	mov	r1, sp
     ce8:	3106      	adds	r1, #6
     cea:	47a0      	blx	r4
     cec:	2800      	cmp	r0, #0
     cee:	d1f9      	bne.n	ce4 <usart_serial_getchar+0x10>

	*c = temp;
     cf0:	466b      	mov	r3, sp
     cf2:	3306      	adds	r3, #6
     cf4:	881b      	ldrh	r3, [r3, #0]
     cf6:	7033      	strb	r3, [r6, #0]
}
     cf8:	b002      	add	sp, #8
     cfa:	bd70      	pop	{r4, r5, r6, pc}
     cfc:	00000769 	.word	0x00000769

00000d00 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     d00:	b570      	push	{r4, r5, r6, lr}
     d02:	1c06      	adds	r6, r0, #0
     d04:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
     d06:	4c03      	ldr	r4, [pc, #12]	; (d14 <usart_serial_putchar+0x14>)
     d08:	1c30      	adds	r0, r6, #0
     d0a:	1c29      	adds	r1, r5, #0
     d0c:	47a0      	blx	r4
     d0e:	2800      	cmp	r0, #0
     d10:	d1fa      	bne.n	d08 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     d12:	bd70      	pop	{r4, r5, r6, pc}
     d14:	0000073d 	.word	0x0000073d

00000d18 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
     d18:	b570      	push	{r4, r5, r6, lr}
     d1a:	b084      	sub	sp, #16
     d1c:	466c      	mov	r4, sp
     d1e:	9000      	str	r0, [sp, #0]
     d20:	9101      	str	r1, [sp, #4]
     d22:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
     d24:	4a05      	ldr	r2, [pc, #20]	; (d3c <sim808_send_command+0x24>)
     d26:	1c11      	adds	r1, r2, #0
     d28:	cc61      	ldmia	r4!, {r0, r5, r6}
     d2a:	c161      	stmia	r1!, {r0, r5, r6}
     d2c:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
     d2e:	4804      	ldr	r0, [pc, #16]	; (d40 <sim808_send_command+0x28>)
     d30:	9900      	ldr	r1, [sp, #0]
     d32:	4b04      	ldr	r3, [pc, #16]	; (d44 <sim808_send_command+0x2c>)
     d34:	4798      	blx	r3
}
     d36:	b004      	add	sp, #16
     d38:	bd70      	pop	{r4, r5, r6, pc}
     d3a:	46c0      	nop			; (mov r8, r8)
     d3c:	20000b14 	.word	0x20000b14
     d40:	00009124 	.word	0x00009124
     d44:	000032a9 	.word	0x000032a9

00000d48 <sim808_parse_response>:
uint8_t sim808_parse_response_wait() {
	while(SIM808_buf.available != 1);	
	return sim808_parse_response();
}

uint8_t sim808_parse_response() {
     d48:	b570      	push	{r4, r5, r6, lr}
     d4a:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
     d4c:	2200      	movs	r2, #0
     d4e:	466b      	mov	r3, sp
     d50:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
     d52:	4e25      	ldr	r6, [pc, #148]	; (de8 <sim808_parse_response+0xa0>)
     d54:	2380      	movs	r3, #128	; 0x80
     d56:	5cf3      	ldrb	r3, [r6, r3]
     d58:	466c      	mov	r4, sp
     d5a:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     d5c:	4b23      	ldr	r3, [pc, #140]	; (dec <sim808_parse_response+0xa4>)
     d5e:	685d      	ldr	r5, [r3, #4]
     d60:	1c28      	adds	r0, r5, #0
     d62:	4b23      	ldr	r3, [pc, #140]	; (df0 <sim808_parse_response+0xa8>)
     d64:	4798      	blx	r3
     d66:	b2c0      	uxtb	r0, r0
     d68:	466b      	mov	r3, sp
     d6a:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     d6c:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
     d6e:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
     d70:	b2d2      	uxtb	r2, r2
     d72:	5cb1      	ldrb	r1, [r6, r2]
     d74:	aa01      	add	r2, sp, #4
     d76:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
     d78:	79a2      	ldrb	r2, [r4, #6]
     d7a:	781b      	ldrb	r3, [r3, #0]
     d7c:	b2d2      	uxtb	r2, r2
     d7e:	429a      	cmp	r2, r3
     d80:	d905      	bls.n	d8e <sim808_parse_response+0x46>
		SIM808_buf.command[resp_len] = '\0';
     d82:	466b      	mov	r3, sp
     d84:	3305      	adds	r3, #5
     d86:	781b      	ldrb	r3, [r3, #0]
     d88:	b2db      	uxtb	r3, r3
     d8a:	2100      	movs	r1, #0
     d8c:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
     d8e:	4816      	ldr	r0, [pc, #88]	; (de8 <sim808_parse_response+0xa0>)
     d90:	1c29      	adds	r1, r5, #0
     d92:	4b18      	ldr	r3, [pc, #96]	; (df4 <sim808_parse_response+0xac>)
     d94:	4798      	blx	r3
     d96:	2800      	cmp	r0, #0
     d98:	d102      	bne.n	da0 <sim808_parse_response+0x58>
		result = 1;
     d9a:	2201      	movs	r2, #1
     d9c:	466b      	mov	r3, sp
     d9e:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
     da0:	466b      	mov	r3, sp
     da2:	3305      	adds	r3, #5
     da4:	781b      	ldrb	r3, [r3, #0]
     da6:	b2db      	uxtb	r3, r3
     da8:	aa01      	add	r2, sp, #4
     daa:	7811      	ldrb	r1, [r2, #0]
     dac:	4a0e      	ldr	r2, [pc, #56]	; (de8 <sim808_parse_response+0xa0>)
     dae:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
     db0:	4b0e      	ldr	r3, [pc, #56]	; (dec <sim808_parse_response+0xa4>)
     db2:	7a1b      	ldrb	r3, [r3, #8]
     db4:	2b00      	cmp	r3, #0
     db6:	d006      	beq.n	dc6 <sim808_parse_response+0x7e>
		(*last_command.response_cb)(result, SIM808_buf.command);	
     db8:	466b      	mov	r3, sp
     dba:	79d8      	ldrb	r0, [r3, #7]
     dbc:	b2c0      	uxtb	r0, r0
     dbe:	4b0b      	ldr	r3, [pc, #44]	; (dec <sim808_parse_response+0xa4>)
     dc0:	68db      	ldr	r3, [r3, #12]
     dc2:	1c11      	adds	r1, r2, #0
     dc4:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
     dc6:	4808      	ldr	r0, [pc, #32]	; (de8 <sim808_parse_response+0xa0>)
     dc8:	2200      	movs	r2, #0
     dca:	2381      	movs	r3, #129	; 0x81
     dcc:	54c2      	strb	r2, [r0, r3]
	volatile testVar = SIM808_buf.position;
     dce:	2380      	movs	r3, #128	; 0x80
     dd0:	5cc1      	ldrb	r1, [r0, r3]
     dd2:	9100      	str	r1, [sp, #0]
	SIM808_buf.position = 0;
     dd4:	54c2      	strb	r2, [r0, r3]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
     dd6:	2100      	movs	r1, #0
     dd8:	2280      	movs	r2, #128	; 0x80
     dda:	4b07      	ldr	r3, [pc, #28]	; (df8 <sim808_parse_response+0xb0>)
     ddc:	4798      	blx	r3
	
	return result;
     dde:	466b      	mov	r3, sp
     de0:	79d8      	ldrb	r0, [r3, #7]
     de2:	b2c0      	uxtb	r0, r0
}
     de4:	b002      	add	sp, #8
     de6:	bd70      	pop	{r4, r5, r6, pc}
     de8:	20000b34 	.word	0x20000b34
     dec:	20000b14 	.word	0x20000b14
     df0:	00003439 	.word	0x00003439
     df4:	00003415 	.word	0x00003415
     df8:	00003297 	.word	0x00003297

00000dfc <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait() {
     dfc:	b508      	push	{r3, lr}
	while(SIM808_buf.available != 1);	
     dfe:	4904      	ldr	r1, [pc, #16]	; (e10 <sim808_parse_response_wait+0x14>)
     e00:	2281      	movs	r2, #129	; 0x81
     e02:	5c8b      	ldrb	r3, [r1, r2]
     e04:	2b01      	cmp	r3, #1
     e06:	d1fc      	bne.n	e02 <sim808_parse_response_wait+0x6>
	return sim808_parse_response();
     e08:	4b02      	ldr	r3, [pc, #8]	; (e14 <sim808_parse_response_wait+0x18>)
     e0a:	4798      	blx	r3
}
     e0c:	bd08      	pop	{r3, pc}
     e0e:	46c0      	nop			; (mov r8, r8)
     e10:	20000b34 	.word	0x20000b34
     e14:	00000d49 	.word	0x00000d49

00000e18 <sim808_reset>:
	} while(connection == 0);


}

void sim808_reset() {
     e18:	b570      	push	{r4, r5, r6, lr}
     e1a:	4d0b      	ldr	r5, [pc, #44]	; (e48 <sim808_reset+0x30>)
     e1c:	2640      	movs	r6, #64	; 0x40
     e1e:	61ae      	str	r6, [r5, #24]
	port_pin_set_output_level(SIM808_RESET_PIN, true);
	delay_ms(500);
     e20:	20fa      	movs	r0, #250	; 0xfa
     e22:	0040      	lsls	r0, r0, #1
     e24:	4c09      	ldr	r4, [pc, #36]	; (e4c <sim808_reset+0x34>)
     e26:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
     e28:	616e      	str	r6, [r5, #20]
	port_pin_set_output_level(SIM808_RESET_PIN, false);
	delay_ms(6000);
     e2a:	4809      	ldr	r0, [pc, #36]	; (e50 <sim808_reset+0x38>)
     e2c:	47a0      	blx	r4
	
	sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
     e2e:	4b09      	ldr	r3, [pc, #36]	; (e54 <sim808_reset+0x3c>)
     e30:	6818      	ldr	r0, [r3, #0]
     e32:	6859      	ldr	r1, [r3, #4]
     e34:	689a      	ldr	r2, [r3, #8]
     e36:	68db      	ldr	r3, [r3, #12]
     e38:	4d07      	ldr	r5, [pc, #28]	; (e58 <sim808_reset+0x40>)
     e3a:	47a8      	blx	r5
	sim808_parse_response_wait();
     e3c:	4b07      	ldr	r3, [pc, #28]	; (e5c <sim808_reset+0x44>)
     e3e:	4798      	blx	r3
	delay_ms(200);
     e40:	20c8      	movs	r0, #200	; 0xc8
     e42:	47a0      	blx	r4
}
     e44:	bd70      	pop	{r4, r5, r6, pc}
     e46:	46c0      	nop			; (mov r8, r8)
     e48:	41004400 	.word	0x41004400
     e4c:	00002731 	.word	0x00002731
     e50:	00001770 	.word	0x00001770
     e54:	20000af4 	.word	0x20000af4
     e58:	00000d19 	.word	0x00000d19
     e5c:	00000dfd 	.word	0x00000dfd

00000e60 <sim808_init_http>:

uint8_t sim808_init_http() {
     e60:	b5f0      	push	{r4, r5, r6, r7, lr}
     e62:	b087      	sub	sp, #28
	volatile uint8_t result = 0;
     e64:	466b      	mov	r3, sp
     e66:	2200      	movs	r2, #0
     e68:	75da      	strb	r2, [r3, #23]
	result = 1;
     e6a:	2101      	movs	r1, #1
     e6c:	75d9      	strb	r1, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
     e6e:	ab01      	add	r3, sp, #4
     e70:	4927      	ldr	r1, [pc, #156]	; (f10 <sim808_init_http+0xb0>)
     e72:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
     e74:	721a      	strb	r2, [r3, #8]
	
	do {
			
		cmd.cmd = "AT+HTTPINIT";
     e76:	4f27      	ldr	r7, [pc, #156]	; (f14 <sim808_init_http+0xb4>)
		sim808_send_command(cmd);
     e78:	4d27      	ldr	r5, [pc, #156]	; (f18 <sim808_init_http+0xb8>)
		sim808_parse_response_wait();
     e7a:	4c28      	ldr	r4, [pc, #160]	; (f1c <sim808_init_http+0xbc>)
	cmd.callback_enabled = 0;
	
	do {
			
		cmd.cmd = "AT+HTTPINIT";
		sim808_send_command(cmd);
     e7c:	1c38      	adds	r0, r7, #0
     e7e:	9902      	ldr	r1, [sp, #8]
     e80:	9a03      	ldr	r2, [sp, #12]
     e82:	9b04      	ldr	r3, [sp, #16]
     e84:	47a8      	blx	r5
		sim808_parse_response_wait();
     e86:	47a0      	blx	r4

		cmd.cmd = "AT+HTTPPARA=\"CID\",1"; 							//Bearer profile identifier
		sim808_send_command(cmd);
     e88:	4825      	ldr	r0, [pc, #148]	; (f20 <sim808_init_http+0xc0>)
     e8a:	9902      	ldr	r1, [sp, #8]
     e8c:	9a03      	ldr	r2, [sp, #12]
     e8e:	9b04      	ldr	r3, [sp, #16]
     e90:	47a8      	blx	r5
		if(!sim808_parse_response_wait()) result = 0;
     e92:	47a0      	blx	r4
     e94:	2800      	cmp	r0, #0
     e96:	d102      	bne.n	e9e <sim808_init_http+0x3e>
     e98:	2200      	movs	r2, #0
     e9a:	466b      	mov	r3, sp
     e9c:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"UA\",\"FONA\"";					//User agent
		sim808_send_command(cmd);
     e9e:	4821      	ldr	r0, [pc, #132]	; (f24 <sim808_init_http+0xc4>)
     ea0:	9902      	ldr	r1, [sp, #8]
     ea2:	9a03      	ldr	r2, [sp, #12]
     ea4:	9b04      	ldr	r3, [sp, #16]
     ea6:	4e1c      	ldr	r6, [pc, #112]	; (f18 <sim808_init_http+0xb8>)
     ea8:	47b0      	blx	r6
		if(!sim808_parse_response_wait()) result = 0;
     eaa:	4b1c      	ldr	r3, [pc, #112]	; (f1c <sim808_init_http+0xbc>)
     eac:	4798      	blx	r3
     eae:	2800      	cmp	r0, #0
     eb0:	d102      	bne.n	eb8 <sim808_init_http+0x58>
     eb2:	2200      	movs	r2, #0
     eb4:	466b      	mov	r3, sp
     eb6:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"URL\",\"http://tripcomputer.azurewebsites.net/api/test/1\"";
		sim808_send_command(cmd);
     eb8:	481b      	ldr	r0, [pc, #108]	; (f28 <sim808_init_http+0xc8>)
     eba:	9902      	ldr	r1, [sp, #8]
     ebc:	9a03      	ldr	r2, [sp, #12]
     ebe:	9b04      	ldr	r3, [sp, #16]
     ec0:	4e15      	ldr	r6, [pc, #84]	; (f18 <sim808_init_http+0xb8>)
     ec2:	47b0      	blx	r6
		if(!sim808_parse_response_wait()) result = 0;
     ec4:	4b15      	ldr	r3, [pc, #84]	; (f1c <sim808_init_http+0xbc>)
     ec6:	4798      	blx	r3
     ec8:	2800      	cmp	r0, #0
     eca:	d102      	bne.n	ed2 <sim808_init_http+0x72>
     ecc:	2200      	movs	r2, #0
     ece:	466b      	mov	r3, sp
     ed0:	75da      	strb	r2, [r3, #23]
	
		cmd.cmd = "AT+HTTPPARA=\"TIMEOUT\",30";
     ed2:	4816      	ldr	r0, [pc, #88]	; (f2c <sim808_init_http+0xcc>)
     ed4:	9001      	str	r0, [sp, #4]
		sim808_send_command(cmd);
     ed6:	9902      	ldr	r1, [sp, #8]
     ed8:	9a03      	ldr	r2, [sp, #12]
     eda:	9b04      	ldr	r3, [sp, #16]
     edc:	4e0e      	ldr	r6, [pc, #56]	; (f18 <sim808_init_http+0xb8>)
     ede:	47b0      	blx	r6
		if(!sim808_parse_response_wait()) result = 0;
     ee0:	4b0e      	ldr	r3, [pc, #56]	; (f1c <sim808_init_http+0xbc>)
     ee2:	4798      	blx	r3
     ee4:	2800      	cmp	r0, #0
     ee6:	d102      	bne.n	eee <sim808_init_http+0x8e>
     ee8:	2200      	movs	r2, #0
     eea:	466b      	mov	r3, sp
     eec:	75da      	strb	r2, [r3, #23]
		
		if(result == 0) {
     eee:	466b      	mov	r3, sp
     ef0:	3317      	adds	r3, #23
     ef2:	781b      	ldrb	r3, [r3, #0]
     ef4:	2b00      	cmp	r3, #0
     ef6:	d104      	bne.n	f02 <sim808_init_http+0xa2>
			result = 1;
     ef8:	2201      	movs	r2, #1
     efa:	466b      	mov	r3, sp
     efc:	75da      	strb	r2, [r3, #23]
			sim808_reset();			
     efe:	4b0c      	ldr	r3, [pc, #48]	; (f30 <sim808_init_http+0xd0>)
     f00:	4798      	blx	r3
		}
	} while(result == 0);
     f02:	466b      	mov	r3, sp
     f04:	3317      	adds	r3, #23
     f06:	781b      	ldrb	r3, [r3, #0]
     f08:	2b00      	cmp	r3, #0
     f0a:	d0b7      	beq.n	e7c <sim808_init_http+0x1c>
}
     f0c:	b007      	add	sp, #28
     f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f10:	0000912c 	.word	0x0000912c
     f14:	00009130 	.word	0x00009130
     f18:	00000d19 	.word	0x00000d19
     f1c:	00000dfd 	.word	0x00000dfd
     f20:	0000913c 	.word	0x0000913c
     f24:	00009150 	.word	0x00009150
     f28:	00009168 	.word	0x00009168
     f2c:	000091b0 	.word	0x000091b0
     f30:	00000e19 	.word	0x00000e19

00000f34 <sim808_init_gprs>:

void sim808_init_gprs() {
     f34:	b5f0      	push	{r4, r5, r6, r7, lr}
     f36:	b085      	sub	sp, #20
	command cmd;
	cmd.expected_response = "OK";
     f38:	490d      	ldr	r1, [pc, #52]	; (f70 <sim808_init_gprs+0x3c>)
     f3a:	9101      	str	r1, [sp, #4]
	cmd.callback_enabled = 0;
     f3c:	2300      	movs	r3, #0
     f3e:	466a      	mov	r2, sp
     f40:	7213      	strb	r3, [r2, #8]

	cmd.cmd = "AT+SAPBR=3,1,\"CONTYPE\",\"GPRS\"";
	sim808_send_command(cmd);
     f42:	480c      	ldr	r0, [pc, #48]	; (f74 <sim808_init_gprs+0x40>)
     f44:	9a02      	ldr	r2, [sp, #8]
     f46:	9b03      	ldr	r3, [sp, #12]
     f48:	4f0b      	ldr	r7, [pc, #44]	; (f78 <sim808_init_gprs+0x44>)
     f4a:	47b8      	blx	r7
	sim808_parse_response_wait();
     f4c:	4e0b      	ldr	r6, [pc, #44]	; (f7c <sim808_init_gprs+0x48>)
     f4e:	47b0      	blx	r6
	delay_ms(400);
     f50:	25c8      	movs	r5, #200	; 0xc8
     f52:	006d      	lsls	r5, r5, #1
     f54:	1c28      	adds	r0, r5, #0
     f56:	4c0a      	ldr	r4, [pc, #40]	; (f80 <sim808_init_gprs+0x4c>)
     f58:	47a0      	blx	r4
				
	cmd.cmd = "AT+SAPBR=3,1,\"APN\",\"online.telia.se\"";
	sim808_send_command(cmd);
     f5a:	480a      	ldr	r0, [pc, #40]	; (f84 <sim808_init_gprs+0x50>)
     f5c:	9901      	ldr	r1, [sp, #4]
     f5e:	9a02      	ldr	r2, [sp, #8]
     f60:	9b03      	ldr	r3, [sp, #12]
     f62:	47b8      	blx	r7
	sim808_parse_response_wait();
     f64:	47b0      	blx	r6
	delay_ms(400);			
     f66:	1c28      	adds	r0, r5, #0
     f68:	47a0      	blx	r4
}
     f6a:	b005      	add	sp, #20
     f6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f6e:	46c0      	nop			; (mov r8, r8)
     f70:	0000912c 	.word	0x0000912c
     f74:	000091cc 	.word	0x000091cc
     f78:	00000d19 	.word	0x00000d19
     f7c:	00000dfd 	.word	0x00000dfd
     f80:	00002731 	.word	0x00002731
     f84:	000091ec 	.word	0x000091ec

00000f88 <sim808_connect>:

uint8_t sim808_connect() {
     f88:	b570      	push	{r4, r5, r6, lr}
     f8a:	b086      	sub	sp, #24
	volatile uint8_t res = 1;
     f8c:	2201      	movs	r2, #1
     f8e:	466b      	mov	r3, sp
     f90:	75da      	strb	r2, [r3, #23]
	command cmd;
	cmd.expected_response = "OK";
     f92:	ac01      	add	r4, sp, #4
     f94:	4911      	ldr	r1, [pc, #68]	; (fdc <sim808_connect+0x54>)
     f96:	9102      	str	r1, [sp, #8]
	cmd.callback_enabled = 0;
     f98:	2300      	movs	r3, #0
     f9a:	7223      	strb	r3, [r4, #8]
		
	cmd.cmd = "AT+SAPBR=0,1";									//Disconnect if connected
	sim808_send_command(cmd);
     f9c:	4810      	ldr	r0, [pc, #64]	; (fe0 <sim808_connect+0x58>)
     f9e:	9a03      	ldr	r2, [sp, #12]
     fa0:	9b04      	ldr	r3, [sp, #16]
     fa2:	4e10      	ldr	r6, [pc, #64]	; (fe4 <sim808_connect+0x5c>)
     fa4:	47b0      	blx	r6
	sim808_parse_response_wait();
     fa6:	4d10      	ldr	r5, [pc, #64]	; (fe8 <sim808_connect+0x60>)
     fa8:	47a8      	blx	r5
	delay_ms(2000);
     faa:	20fa      	movs	r0, #250	; 0xfa
     fac:	00c0      	lsls	r0, r0, #3
     fae:	4b0f      	ldr	r3, [pc, #60]	; (fec <sim808_connect+0x64>)
     fb0:	4798      	blx	r3
	
	cmd.cmd = "AT+SAPBR=1,1";									//Connect to network
     fb2:	480f      	ldr	r0, [pc, #60]	; (ff0 <sim808_connect+0x68>)
     fb4:	9001      	str	r0, [sp, #4]
	sim808_send_command(cmd);
     fb6:	6861      	ldr	r1, [r4, #4]
     fb8:	68a2      	ldr	r2, [r4, #8]
     fba:	68e3      	ldr	r3, [r4, #12]
     fbc:	47b0      	blx	r6
	if(!sim808_parse_response_wait()) res = 0;
     fbe:	47a8      	blx	r5
     fc0:	2800      	cmp	r0, #0
     fc2:	d102      	bne.n	fca <sim808_connect+0x42>
     fc4:	2200      	movs	r2, #0
     fc6:	466b      	mov	r3, sp
     fc8:	75da      	strb	r2, [r3, #23]
	delay_ms(500);		
     fca:	20fa      	movs	r0, #250	; 0xfa
     fcc:	0040      	lsls	r0, r0, #1
     fce:	4b07      	ldr	r3, [pc, #28]	; (fec <sim808_connect+0x64>)
     fd0:	4798      	blx	r3

	return res;
     fd2:	466b      	mov	r3, sp
     fd4:	7dd8      	ldrb	r0, [r3, #23]
     fd6:	b2c0      	uxtb	r0, r0
}
     fd8:	b006      	add	sp, #24
     fda:	bd70      	pop	{r4, r5, r6, pc}
     fdc:	0000912c 	.word	0x0000912c
     fe0:	00009214 	.word	0x00009214
     fe4:	00000d19 	.word	0x00000d19
     fe8:	00000dfd 	.word	0x00000dfd
     fec:	00002731 	.word	0x00002731
     ff0:	00009224 	.word	0x00009224

00000ff4 <sim808_init>:
 *  Author: jiut0001
 */ 

#include "sim808_uart.h"

void sim808_init() {
     ff4:	b570      	push	{r4, r5, r6, lr}
	uint8_t success;
	
	do {
		success = 1;
		sim808_send_command(CMD_RESET);
     ff6:	4b17      	ldr	r3, [pc, #92]	; (1054 <sim808_init+0x60>)
     ff8:	6818      	ldr	r0, [r3, #0]
     ffa:	6859      	ldr	r1, [r3, #4]
     ffc:	689a      	ldr	r2, [r3, #8]
     ffe:	68db      	ldr	r3, [r3, #12]
    1000:	4c15      	ldr	r4, [pc, #84]	; (1058 <sim808_init+0x64>)
    1002:	47a0      	blx	r4
		delay_ms(200);
    1004:	20c8      	movs	r0, #200	; 0xc8
    1006:	4e15      	ldr	r6, [pc, #84]	; (105c <sim808_init+0x68>)
    1008:	47b0      	blx	r6
		sim808_send_command(CMD_NO_ECHO);	//Disable echo
    100a:	4b15      	ldr	r3, [pc, #84]	; (1060 <sim808_init+0x6c>)
    100c:	6818      	ldr	r0, [r3, #0]
    100e:	6859      	ldr	r1, [r3, #4]
    1010:	689a      	ldr	r2, [r3, #8]
    1012:	68db      	ldr	r3, [r3, #12]
    1014:	47a0      	blx	r4
		usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    1016:	4d13      	ldr	r5, [pc, #76]	; (1064 <sim808_init+0x70>)
    1018:	1c28      	adds	r0, r5, #0
    101a:	4913      	ldr	r1, [pc, #76]	; (1068 <sim808_init+0x74>)
    101c:	2201      	movs	r2, #1
    101e:	4b13      	ldr	r3, [pc, #76]	; (106c <sim808_init+0x78>)
    1020:	4798      	blx	r3
		usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    1022:	1c28      	adds	r0, r5, #0
    1024:	4912      	ldr	r1, [pc, #72]	; (1070 <sim808_init+0x7c>)
    1026:	2201      	movs	r2, #1
    1028:	4b12      	ldr	r3, [pc, #72]	; (1074 <sim808_init+0x80>)
    102a:	4798      	blx	r3
		sim808_parse_response_wait();
    102c:	4d12      	ldr	r5, [pc, #72]	; (1078 <sim808_init+0x84>)
    102e:	47a8      	blx	r5
		delay_ms(200);
    1030:	20c8      	movs	r0, #200	; 0xc8
    1032:	47b0      	blx	r6
		sim808_send_command(CMD_GPS_PWR_ON);	//Enable GPS
    1034:	4b11      	ldr	r3, [pc, #68]	; (107c <sim808_init+0x88>)
    1036:	6818      	ldr	r0, [r3, #0]
    1038:	6859      	ldr	r1, [r3, #4]
    103a:	689a      	ldr	r2, [r3, #8]
    103c:	68db      	ldr	r3, [r3, #12]
    103e:	47a0      	blx	r4
		sim808_parse_response_wait();
    1040:	47a8      	blx	r5
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_gprs();
    1042:	4e0f      	ldr	r6, [pc, #60]	; (1080 <sim808_init+0x8c>)
		sim808_init_http();
    1044:	4d0f      	ldr	r5, [pc, #60]	; (1084 <sim808_init+0x90>)
		connection = sim808_connect();	
    1046:	4c10      	ldr	r4, [pc, #64]	; (1088 <sim808_init+0x94>)
		sim808_parse_response_wait();
	} while(success == 0);
	
	uint8_t connection = 1;
	do {
		sim808_init_gprs();
    1048:	47b0      	blx	r6
		sim808_init_http();
    104a:	47a8      	blx	r5
		connection = sim808_connect();	
    104c:	47a0      	blx	r4
	} while(connection == 0);
    104e:	2800      	cmp	r0, #0
    1050:	d0fa      	beq.n	1048 <sim808_init+0x54>


}
    1052:	bd70      	pop	{r4, r5, r6, pc}
    1054:	20000b04 	.word	0x20000b04
    1058:	00000d19 	.word	0x00000d19
    105c:	00002731 	.word	0x00002731
    1060:	20000ab0 	.word	0x20000ab0
    1064:	20000bb8 	.word	0x20000bb8
    1068:	00000c81 	.word	0x00000c81
    106c:	00000809 	.word	0x00000809
    1070:	20000ae0 	.word	0x20000ae0
    1074:	00000821 	.word	0x00000821
    1078:	00000dfd 	.word	0x00000dfd
    107c:	20000af4 	.word	0x20000af4
    1080:	00000f35 	.word	0x00000f35
    1084:	00000e61 	.word	0x00000e61
    1088:	00000f89 	.word	0x00000f89

0000108c <init_SIM808_uart>:
void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}

void init_SIM808_uart(void) {
    108c:	b570      	push	{r4, r5, r6, lr}
    108e:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1090:	2380      	movs	r3, #128	; 0x80
    1092:	05db      	lsls	r3, r3, #23
    1094:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1096:	2300      	movs	r3, #0
    1098:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    109a:	22ff      	movs	r2, #255	; 0xff
    109c:	4668      	mov	r0, sp
    109e:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    10a0:	2200      	movs	r2, #0
    10a2:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    10a4:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    10a6:	2196      	movs	r1, #150	; 0x96
    10a8:	0189      	lsls	r1, r1, #6
    10aa:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    10ac:	2101      	movs	r1, #1
    10ae:	2024      	movs	r0, #36	; 0x24
    10b0:	466c      	mov	r4, sp
    10b2:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    10b4:	2025      	movs	r0, #37	; 0x25
    10b6:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    10b8:	2126      	movs	r1, #38	; 0x26
    10ba:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    10bc:	2127      	movs	r1, #39	; 0x27
    10be:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    10c0:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    10c2:	2188      	movs	r1, #136	; 0x88
    10c4:	0349      	lsls	r1, r1, #13
    10c6:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    10c8:	212c      	movs	r1, #44	; 0x2c
    10ca:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    10cc:	212d      	movs	r1, #45	; 0x2d
    10ce:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    10d0:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    10d2:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    10d4:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    10d6:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    10d8:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    10da:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    10dc:	2313      	movs	r3, #19
    10de:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    10e0:	7762      	strb	r2, [r4, #29]
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    10e2:	4b1f      	ldr	r3, [pc, #124]	; (1160 <init_SIM808_uart+0xd4>)
    10e4:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    10e6:	4b1f      	ldr	r3, [pc, #124]	; (1164 <init_SIM808_uart+0xd8>)
    10e8:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    10ea:	2301      	movs	r3, #1
    10ec:	425b      	negs	r3, r3
    10ee:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    10f0:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    10f2:	4e1d      	ldr	r6, [pc, #116]	; (1168 <init_SIM808_uart+0xdc>)
    10f4:	4d1d      	ldr	r5, [pc, #116]	; (116c <init_SIM808_uart+0xe0>)
    10f6:	4c1e      	ldr	r4, [pc, #120]	; (1170 <init_SIM808_uart+0xe4>)
    10f8:	1c30      	adds	r0, r6, #0
    10fa:	1c29      	adds	r1, r5, #0
    10fc:	466a      	mov	r2, sp
    10fe:	47a0      	blx	r4
    1100:	2800      	cmp	r0, #0
    1102:	d1f9      	bne.n	10f8 <init_SIM808_uart+0x6c>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    1104:	4c18      	ldr	r4, [pc, #96]	; (1168 <init_SIM808_uart+0xdc>)
    1106:	4b1b      	ldr	r3, [pc, #108]	; (1174 <init_SIM808_uart+0xe8>)
    1108:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    110a:	4a1b      	ldr	r2, [pc, #108]	; (1178 <init_SIM808_uart+0xec>)
    110c:	4b1b      	ldr	r3, [pc, #108]	; (117c <init_SIM808_uart+0xf0>)
    110e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1110:	4a1b      	ldr	r2, [pc, #108]	; (1180 <init_SIM808_uart+0xf4>)
    1112:	4b1c      	ldr	r3, [pc, #112]	; (1184 <init_SIM808_uart+0xf8>)
    1114:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    1116:	1c20      	adds	r0, r4, #0
    1118:	4914      	ldr	r1, [pc, #80]	; (116c <init_SIM808_uart+0xe0>)
    111a:	466a      	mov	r2, sp
    111c:	4b14      	ldr	r3, [pc, #80]	; (1170 <init_SIM808_uart+0xe4>)
    111e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    1120:	4e19      	ldr	r6, [pc, #100]	; (1188 <init_SIM808_uart+0xfc>)
    1122:	6833      	ldr	r3, [r6, #0]
    1124:	6898      	ldr	r0, [r3, #8]
    1126:	2100      	movs	r1, #0
    1128:	4d18      	ldr	r5, [pc, #96]	; (118c <init_SIM808_uart+0x100>)
    112a:	47a8      	blx	r5
	setbuf(stdin, NULL);
    112c:	6833      	ldr	r3, [r6, #0]
    112e:	6858      	ldr	r0, [r3, #4]
    1130:	2100      	movs	r1, #0
    1132:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1134:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1136:	1c28      	adds	r0, r5, #0
    1138:	4b15      	ldr	r3, [pc, #84]	; (1190 <init_SIM808_uart+0x104>)
    113a:	4798      	blx	r3
    113c:	231f      	movs	r3, #31
    113e:	4018      	ands	r0, r3
    1140:	2301      	movs	r3, #1
    1142:	4083      	lsls	r3, r0
    1144:	1c18      	adds	r0, r3, #0
    1146:	4b13      	ldr	r3, [pc, #76]	; (1194 <init_SIM808_uart+0x108>)
    1148:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    114a:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    114c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    114e:	2b00      	cmp	r3, #0
    1150:	d1fc      	bne.n	114c <init_SIM808_uart+0xc0>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1152:	682a      	ldr	r2, [r5, #0]
    1154:	2302      	movs	r3, #2
    1156:	4313      	orrs	r3, r2
    1158:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}
    115a:	b010      	add	sp, #64	; 0x40
    115c:	bd70      	pop	{r4, r5, r6, pc}
    115e:	46c0      	nop			; (mov r8, r8)
    1160:	000a0002 	.word	0x000a0002
    1164:	00090002 	.word	0x00090002
    1168:	20000bb8 	.word	0x20000bb8
    116c:	42000800 	.word	0x42000800
    1170:	00000435 	.word	0x00000435
    1174:	20000a58 	.word	0x20000a58
    1178:	00000d01 	.word	0x00000d01
    117c:	20000a54 	.word	0x20000a54
    1180:	00000cd5 	.word	0x00000cd5
    1184:	20000a50 	.word	0x20000a50
    1188:	20000168 	.word	0x20000168
    118c:	000032dd 	.word	0x000032dd
    1190:	00002689 	.word	0x00002689
    1194:	e000e100 	.word	0xe000e100

00001198 <init_sim808_usart_callbacks>:

void init_sim808_usart_callbacks(void)
{
    1198:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    119a:	4c06      	ldr	r4, [pc, #24]	; (11b4 <init_sim808_usart_callbacks+0x1c>)
    119c:	1c20      	adds	r0, r4, #0
    119e:	4906      	ldr	r1, [pc, #24]	; (11b8 <init_sim808_usart_callbacks+0x20>)
    11a0:	2200      	movs	r2, #0
    11a2:	4b06      	ldr	r3, [pc, #24]	; (11bc <init_sim808_usart_callbacks+0x24>)
    11a4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    11a6:	2331      	movs	r3, #49	; 0x31
    11a8:	5ce1      	ldrb	r1, [r4, r3]
    11aa:	2203      	movs	r2, #3
    11ac:	430a      	orrs	r2, r1
    11ae:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
    11b0:	bd10      	pop	{r4, pc}
    11b2:	46c0      	nop			; (mov r8, r8)
    11b4:	20000bb8 	.word	0x20000bb8
    11b8:	00000c7d 	.word	0x00000c7d
    11bc:	00000809 	.word	0x00000809

000011c0 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    11c0:	1c93      	adds	r3, r2, #2
    11c2:	009b      	lsls	r3, r3, #2
    11c4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    11c6:	2a02      	cmp	r2, #2
    11c8:	d104      	bne.n	11d4 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    11ca:	7e02      	ldrb	r2, [r0, #24]
    11cc:	2310      	movs	r3, #16
    11ce:	4313      	orrs	r3, r2
    11d0:	7603      	strb	r3, [r0, #24]
    11d2:	e00c      	b.n	11ee <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    11d4:	2a03      	cmp	r2, #3
    11d6:	d104      	bne.n	11e2 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    11d8:	7e02      	ldrb	r2, [r0, #24]
    11da:	2320      	movs	r3, #32
    11dc:	4313      	orrs	r3, r2
    11de:	7603      	strb	r3, [r0, #24]
    11e0:	e005      	b.n	11ee <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    11e2:	2301      	movs	r3, #1
    11e4:	4093      	lsls	r3, r2
    11e6:	1c1a      	adds	r2, r3, #0
    11e8:	7e03      	ldrb	r3, [r0, #24]
    11ea:	431a      	orrs	r2, r3
    11ec:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    11ee:	2000      	movs	r0, #0
    11f0:	4770      	bx	lr
    11f2:	46c0      	nop			; (mov r8, r8)

000011f4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    11f4:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    11f6:	0080      	lsls	r0, r0, #2
    11f8:	4b14      	ldr	r3, [pc, #80]	; (124c <_tc_interrupt_handler+0x58>)
    11fa:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    11fc:	6822      	ldr	r2, [r4, #0]
    11fe:	7b95      	ldrb	r5, [r2, #14]
    1200:	7e23      	ldrb	r3, [r4, #24]
    1202:	401d      	ands	r5, r3
    1204:	7e63      	ldrb	r3, [r4, #25]
    1206:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1208:	07eb      	lsls	r3, r5, #31
    120a:	d505      	bpl.n	1218 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    120c:	1c20      	adds	r0, r4, #0
    120e:	68a2      	ldr	r2, [r4, #8]
    1210:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1212:	2301      	movs	r3, #1
    1214:	6822      	ldr	r2, [r4, #0]
    1216:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1218:	07ab      	lsls	r3, r5, #30
    121a:	d505      	bpl.n	1228 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    121c:	1c20      	adds	r0, r4, #0
    121e:	68e2      	ldr	r2, [r4, #12]
    1220:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1222:	2302      	movs	r3, #2
    1224:	6822      	ldr	r2, [r4, #0]
    1226:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1228:	06eb      	lsls	r3, r5, #27
    122a:	d505      	bpl.n	1238 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    122c:	1c20      	adds	r0, r4, #0
    122e:	6922      	ldr	r2, [r4, #16]
    1230:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1232:	2310      	movs	r3, #16
    1234:	6822      	ldr	r2, [r4, #0]
    1236:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1238:	06ab      	lsls	r3, r5, #26
    123a:	d505      	bpl.n	1248 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    123c:	1c20      	adds	r0, r4, #0
    123e:	6962      	ldr	r2, [r4, #20]
    1240:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1242:	6823      	ldr	r3, [r4, #0]
    1244:	2220      	movs	r2, #32
    1246:	739a      	strb	r2, [r3, #14]
	}
}
    1248:	bd38      	pop	{r3, r4, r5, pc}
    124a:	46c0      	nop			; (mov r8, r8)
    124c:	20000bec 	.word	0x20000bec

00001250 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1250:	b508      	push	{r3, lr}
    1252:	2000      	movs	r0, #0
    1254:	4b01      	ldr	r3, [pc, #4]	; (125c <TC3_Handler+0xc>)
    1256:	4798      	blx	r3
    1258:	bd08      	pop	{r3, pc}
    125a:	46c0      	nop			; (mov r8, r8)
    125c:	000011f5 	.word	0x000011f5

00001260 <TC4_Handler>:
    1260:	b508      	push	{r3, lr}
    1262:	2001      	movs	r0, #1
    1264:	4b01      	ldr	r3, [pc, #4]	; (126c <TC4_Handler+0xc>)
    1266:	4798      	blx	r3
    1268:	bd08      	pop	{r3, pc}
    126a:	46c0      	nop			; (mov r8, r8)
    126c:	000011f5 	.word	0x000011f5

00001270 <TC5_Handler>:
    1270:	b508      	push	{r3, lr}
    1272:	2002      	movs	r0, #2
    1274:	4b01      	ldr	r3, [pc, #4]	; (127c <TC5_Handler+0xc>)
    1276:	4798      	blx	r3
    1278:	bd08      	pop	{r3, pc}
    127a:	46c0      	nop			; (mov r8, r8)
    127c:	000011f5 	.word	0x000011f5

00001280 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1280:	b570      	push	{r4, r5, r6, lr}
    1282:	b084      	sub	sp, #16
    1284:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1286:	ab01      	add	r3, sp, #4
    1288:	4a0a      	ldr	r2, [pc, #40]	; (12b4 <_tc_get_inst_index+0x34>)
    128a:	ca70      	ldmia	r2!, {r4, r5, r6}
    128c:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    128e:	9b01      	ldr	r3, [sp, #4]
    1290:	4283      	cmp	r3, r0
    1292:	d00a      	beq.n	12aa <_tc_get_inst_index+0x2a>
    1294:	9c02      	ldr	r4, [sp, #8]
    1296:	4284      	cmp	r4, r0
    1298:	d005      	beq.n	12a6 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    129a:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    129c:	9d03      	ldr	r5, [sp, #12]
    129e:	428d      	cmp	r5, r1
    12a0:	d105      	bne.n	12ae <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    12a2:	2002      	movs	r0, #2
    12a4:	e002      	b.n	12ac <_tc_get_inst_index+0x2c>
    12a6:	2001      	movs	r0, #1
    12a8:	e000      	b.n	12ac <_tc_get_inst_index+0x2c>
    12aa:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    12ac:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    12ae:	b004      	add	sp, #16
    12b0:	bd70      	pop	{r4, r5, r6, pc}
    12b2:	46c0      	nop			; (mov r8, r8)
    12b4:	00009234 	.word	0x00009234

000012b8 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    12b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ba:	464f      	mov	r7, r9
    12bc:	4646      	mov	r6, r8
    12be:	b4c0      	push	{r6, r7}
    12c0:	b087      	sub	sp, #28
    12c2:	1c04      	adds	r4, r0, #0
    12c4:	1c0d      	adds	r5, r1, #0
    12c6:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    12c8:	1c08      	adds	r0, r1, #0
    12ca:	4b90      	ldr	r3, [pc, #576]	; (150c <tc_init+0x254>)
    12cc:	4798      	blx	r3
    12ce:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    12d0:	4f8f      	ldr	r7, [pc, #572]	; (1510 <tc_init+0x258>)
    12d2:	1c39      	adds	r1, r7, #0
    12d4:	310c      	adds	r1, #12
    12d6:	a805      	add	r0, sp, #20
    12d8:	2203      	movs	r2, #3
    12da:	4e8e      	ldr	r6, [pc, #568]	; (1514 <tc_init+0x25c>)
    12dc:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    12de:	1c39      	adds	r1, r7, #0
    12e0:	3110      	adds	r1, #16
    12e2:	a803      	add	r0, sp, #12
    12e4:	2206      	movs	r2, #6
    12e6:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    12e8:	2300      	movs	r3, #0
    12ea:	60a3      	str	r3, [r4, #8]
    12ec:	60e3      	str	r3, [r4, #12]
    12ee:	6123      	str	r3, [r4, #16]
    12f0:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    12f2:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    12f4:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    12f6:	4648      	mov	r0, r9
    12f8:	0082      	lsls	r2, r0, #2
    12fa:	4b87      	ldr	r3, [pc, #540]	; (1518 <tc_init+0x260>)
    12fc:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    12fe:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1300:	4641      	mov	r1, r8
    1302:	788b      	ldrb	r3, [r1, #2]
    1304:	2b08      	cmp	r3, #8
    1306:	d104      	bne.n	1312 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1308:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    130a:	464a      	mov	r2, r9
    130c:	07d2      	lsls	r2, r2, #31
    130e:	d400      	bmi.n	1312 <tc_init+0x5a>
    1310:	e0f6      	b.n	1500 <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1312:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1314:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1316:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1318:	07d9      	lsls	r1, r3, #31
    131a:	d500      	bpl.n	131e <tc_init+0x66>
    131c:	e0f0      	b.n	1500 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    131e:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1320:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1322:	06da      	lsls	r2, r3, #27
    1324:	d500      	bpl.n	1328 <tc_init+0x70>
    1326:	e0eb      	b.n	1500 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1328:	882b      	ldrh	r3, [r5, #0]
    132a:	0799      	lsls	r1, r3, #30
    132c:	d500      	bpl.n	1330 <tc_init+0x78>
    132e:	e0e7      	b.n	1500 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1330:	4642      	mov	r2, r8
    1332:	7c13      	ldrb	r3, [r2, #16]
    1334:	2b00      	cmp	r3, #0
    1336:	d00c      	beq.n	1352 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1338:	a902      	add	r1, sp, #8
    133a:	2301      	movs	r3, #1
    133c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    133e:	2200      	movs	r2, #0
    1340:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1342:	4640      	mov	r0, r8
    1344:	6980      	ldr	r0, [r0, #24]
    1346:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1348:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    134a:	4642      	mov	r2, r8
    134c:	7d10      	ldrb	r0, [r2, #20]
    134e:	4b73      	ldr	r3, [pc, #460]	; (151c <tc_init+0x264>)
    1350:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1352:	4640      	mov	r0, r8
    1354:	7f03      	ldrb	r3, [r0, #28]
    1356:	2b00      	cmp	r3, #0
    1358:	d00b      	beq.n	1372 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    135a:	a902      	add	r1, sp, #8
    135c:	2301      	movs	r3, #1
    135e:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1360:	2200      	movs	r2, #0
    1362:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1364:	6a42      	ldr	r2, [r0, #36]	; 0x24
    1366:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1368:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    136a:	6a03      	ldr	r3, [r0, #32]
    136c:	b2d8      	uxtb	r0, r3
    136e:	4b6b      	ldr	r3, [pc, #428]	; (151c <tc_init+0x264>)
    1370:	4798      	blx	r3
    1372:	4b6b      	ldr	r3, [pc, #428]	; (1520 <tc_init+0x268>)
    1374:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1376:	4648      	mov	r0, r9
    1378:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    137a:	a803      	add	r0, sp, #12
    137c:	5a12      	ldrh	r2, [r2, r0]
    137e:	430a      	orrs	r2, r1
    1380:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1382:	4641      	mov	r1, r8
    1384:	788b      	ldrb	r3, [r1, #2]
    1386:	2b08      	cmp	r3, #8
    1388:	d108      	bne.n	139c <tc_init+0xe4>
    138a:	4b65      	ldr	r3, [pc, #404]	; (1520 <tc_init+0x268>)
    138c:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    138e:	4648      	mov	r0, r9
    1390:	3001      	adds	r0, #1
    1392:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1394:	a903      	add	r1, sp, #12
    1396:	5a41      	ldrh	r1, [r0, r1]
    1398:	430a      	orrs	r2, r1
    139a:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    139c:	a901      	add	r1, sp, #4
    139e:	4642      	mov	r2, r8
    13a0:	7813      	ldrb	r3, [r2, #0]
    13a2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    13a4:	ab05      	add	r3, sp, #20
    13a6:	4648      	mov	r0, r9
    13a8:	5c1e      	ldrb	r6, [r3, r0]
    13aa:	1c30      	adds	r0, r6, #0
    13ac:	4b5d      	ldr	r3, [pc, #372]	; (1524 <tc_init+0x26c>)
    13ae:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    13b0:	1c30      	adds	r0, r6, #0
    13b2:	4b5d      	ldr	r3, [pc, #372]	; (1528 <tc_init+0x270>)
    13b4:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    13b6:	4641      	mov	r1, r8
    13b8:	8888      	ldrh	r0, [r1, #4]
    13ba:	890b      	ldrh	r3, [r1, #8]
    13bc:	4303      	orrs	r3, r0
    13be:	7988      	ldrb	r0, [r1, #6]
    13c0:	788a      	ldrb	r2, [r1, #2]
    13c2:	4310      	orrs	r0, r2
    13c4:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    13c6:	784b      	ldrb	r3, [r1, #1]
    13c8:	2b00      	cmp	r3, #0
    13ca:	d002      	beq.n	13d2 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    13cc:	2380      	movs	r3, #128	; 0x80
    13ce:	011b      	lsls	r3, r3, #4
    13d0:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    13d2:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    13d4:	227f      	movs	r2, #127	; 0x7f
    13d6:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    13d8:	4393      	bics	r3, r2
    13da:	d1fc      	bne.n	13d6 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    13dc:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    13de:	4642      	mov	r2, r8
    13e0:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    13e2:	1e43      	subs	r3, r0, #1
    13e4:	4198      	sbcs	r0, r3
    13e6:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    13e8:	7b93      	ldrb	r3, [r2, #14]
    13ea:	2b00      	cmp	r3, #0
    13ec:	d001      	beq.n	13f2 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    13ee:	2301      	movs	r3, #1
    13f0:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    13f2:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    13f4:	227f      	movs	r2, #127	; 0x7f
    13f6:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    13f8:	4393      	bics	r3, r2
    13fa:	d1fc      	bne.n	13f6 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    13fc:	23ff      	movs	r3, #255	; 0xff
    13fe:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1400:	2800      	cmp	r0, #0
    1402:	d005      	beq.n	1410 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1404:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1406:	227f      	movs	r2, #127	; 0x7f
    1408:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    140a:	4393      	bics	r3, r2
    140c:	d1fc      	bne.n	1408 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    140e:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1410:	4643      	mov	r3, r8
    1412:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1414:	7adb      	ldrb	r3, [r3, #11]
    1416:	2b00      	cmp	r3, #0
    1418:	d001      	beq.n	141e <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    141a:	2310      	movs	r3, #16
    141c:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    141e:	4641      	mov	r1, r8
    1420:	7b0b      	ldrb	r3, [r1, #12]
    1422:	2b00      	cmp	r3, #0
    1424:	d001      	beq.n	142a <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1426:	2320      	movs	r3, #32
    1428:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    142a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    142c:	227f      	movs	r2, #127	; 0x7f
    142e:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1430:	4393      	bics	r3, r2
    1432:	d1fc      	bne.n	142e <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1434:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1436:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1438:	217f      	movs	r1, #127	; 0x7f
    143a:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    143c:	438b      	bics	r3, r1
    143e:	d1fc      	bne.n	143a <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1440:	7923      	ldrb	r3, [r4, #4]
    1442:	2b04      	cmp	r3, #4
    1444:	d005      	beq.n	1452 <tc_init+0x19a>
    1446:	2b08      	cmp	r3, #8
    1448:	d041      	beq.n	14ce <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    144a:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    144c:	2b00      	cmp	r3, #0
    144e:	d157      	bne.n	1500 <tc_init+0x248>
    1450:	e024      	b.n	149c <tc_init+0x1e4>
    1452:	217f      	movs	r1, #127	; 0x7f
    1454:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1456:	438b      	bics	r3, r1
    1458:	d1fc      	bne.n	1454 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    145a:	2328      	movs	r3, #40	; 0x28
    145c:	4642      	mov	r2, r8
    145e:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1460:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1462:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1464:	227f      	movs	r2, #127	; 0x7f
    1466:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1468:	4393      	bics	r3, r2
    146a:	d1fc      	bne.n	1466 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    146c:	2329      	movs	r3, #41	; 0x29
    146e:	4640      	mov	r0, r8
    1470:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1472:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1474:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1476:	227f      	movs	r2, #127	; 0x7f
    1478:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    147a:	4393      	bics	r3, r2
    147c:	d1fc      	bne.n	1478 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    147e:	232a      	movs	r3, #42	; 0x2a
    1480:	4641      	mov	r1, r8
    1482:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1484:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1486:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1488:	227f      	movs	r2, #127	; 0x7f
    148a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    148c:	4393      	bics	r3, r2
    148e:	d1fc      	bne.n	148a <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    1490:	232b      	movs	r3, #43	; 0x2b
    1492:	4642      	mov	r2, r8
    1494:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1496:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1498:	2000      	movs	r0, #0
    149a:	e031      	b.n	1500 <tc_init+0x248>
    149c:	217f      	movs	r1, #127	; 0x7f
    149e:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    14a0:	438b      	bics	r3, r1
    14a2:	d1fc      	bne.n	149e <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    14a4:	4640      	mov	r0, r8
    14a6:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    14a8:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    14aa:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    14ac:	227f      	movs	r2, #127	; 0x7f
    14ae:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    14b0:	4393      	bics	r3, r2
    14b2:	d1fc      	bne.n	14ae <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    14b4:	4641      	mov	r1, r8
    14b6:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    14b8:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    14ba:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    14bc:	227f      	movs	r2, #127	; 0x7f
    14be:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    14c0:	4393      	bics	r3, r2
    14c2:	d1fc      	bne.n	14be <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    14c4:	4642      	mov	r2, r8
    14c6:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    14c8:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    14ca:	2000      	movs	r0, #0
    14cc:	e018      	b.n	1500 <tc_init+0x248>
    14ce:	217f      	movs	r1, #127	; 0x7f
    14d0:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    14d2:	438b      	bics	r3, r1
    14d4:	d1fc      	bne.n	14d0 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    14d6:	4643      	mov	r3, r8
    14d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14da:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    14dc:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    14de:	227f      	movs	r2, #127	; 0x7f
    14e0:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    14e2:	4393      	bics	r3, r2
    14e4:	d1fc      	bne.n	14e0 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    14e6:	4640      	mov	r0, r8
    14e8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    14ea:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    14ec:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    14ee:	227f      	movs	r2, #127	; 0x7f
    14f0:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    14f2:	4393      	bics	r3, r2
    14f4:	d1fc      	bne.n	14f0 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    14f6:	4641      	mov	r1, r8
    14f8:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    14fa:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    14fc:	2000      	movs	r0, #0
    14fe:	e7ff      	b.n	1500 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1500:	b007      	add	sp, #28
    1502:	bc0c      	pop	{r2, r3}
    1504:	4690      	mov	r8, r2
    1506:	4699      	mov	r9, r3
    1508:	bdf0      	pop	{r4, r5, r6, r7, pc}
    150a:	46c0      	nop			; (mov r8, r8)
    150c:	00001281 	.word	0x00001281
    1510:	00009234 	.word	0x00009234
    1514:	00003285 	.word	0x00003285
    1518:	20000bec 	.word	0x20000bec
    151c:	00002ebd 	.word	0x00002ebd
    1520:	40000400 	.word	0x40000400
    1524:	00002de1 	.word	0x00002de1
    1528:	00002d55 	.word	0x00002d55

0000152c <btn_timer_read_callback>:
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
}

void btn_timer_read_callback(struct tc_module *const module_inst) {
    152c:	b082      	sub	sp, #8
	volatile bool nav_down_state = port_pin_get_input_level(btn_nav_down.pin);
    152e:	4b27      	ldr	r3, [pc, #156]	; (15cc <btn_timer_read_callback+0xa0>)
    1530:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1532:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1534:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1536:	2900      	cmp	r1, #0
    1538:	d103      	bne.n	1542 <btn_timer_read_callback+0x16>
		return &(ports[port_index]->Group[group_index]);
    153a:	095a      	lsrs	r2, r3, #5
    153c:	01d2      	lsls	r2, r2, #7
    153e:	4924      	ldr	r1, [pc, #144]	; (15d0 <btn_timer_read_callback+0xa4>)
    1540:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    1542:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1544:	211f      	movs	r1, #31
    1546:	400b      	ands	r3, r1
    1548:	2101      	movs	r1, #1
    154a:	4099      	lsls	r1, r3
    154c:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    154e:	4013      	ands	r3, r2
    1550:	1e5a      	subs	r2, r3, #1
    1552:	4193      	sbcs	r3, r2
    1554:	b2db      	uxtb	r3, r3
    1556:	466a      	mov	r2, sp
    1558:	71d3      	strb	r3, [r2, #7]
	volatile bool nav_select_state = port_pin_get_input_level(btn_nav_select.pin);
    155a:	4b1e      	ldr	r3, [pc, #120]	; (15d4 <btn_timer_read_callback+0xa8>)
    155c:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    155e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1560:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1562:	2900      	cmp	r1, #0
    1564:	d103      	bne.n	156e <btn_timer_read_callback+0x42>
		return &(ports[port_index]->Group[group_index]);
    1566:	095a      	lsrs	r2, r3, #5
    1568:	01d2      	lsls	r2, r2, #7
    156a:	4919      	ldr	r1, [pc, #100]	; (15d0 <btn_timer_read_callback+0xa4>)
    156c:	1852      	adds	r2, r2, r1
    156e:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1570:	211f      	movs	r1, #31
    1572:	400b      	ands	r3, r1
    1574:	2101      	movs	r1, #1
    1576:	4099      	lsls	r1, r3
    1578:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    157a:	4013      	ands	r3, r2
    157c:	1e5a      	subs	r2, r3, #1
    157e:	4193      	sbcs	r3, r2
    1580:	b2db      	uxtb	r3, r3
    1582:	466a      	mov	r2, sp
    1584:	7193      	strb	r3, [r2, #6]
	
	if(!nav_down_state && btn_nav_down.lastState == true) {
    1586:	466b      	mov	r3, sp
    1588:	3307      	adds	r3, #7
    158a:	781b      	ldrb	r3, [r3, #0]
    158c:	2b00      	cmp	r3, #0
    158e:	d106      	bne.n	159e <btn_timer_read_callback+0x72>
    1590:	4b0e      	ldr	r3, [pc, #56]	; (15cc <btn_timer_read_callback+0xa0>)
    1592:	789b      	ldrb	r3, [r3, #2]
    1594:	2b01      	cmp	r3, #1
    1596:	d102      	bne.n	159e <btn_timer_read_callback+0x72>
		btn_nav_down.active = 1;
    1598:	2201      	movs	r2, #1
    159a:	4b0c      	ldr	r3, [pc, #48]	; (15cc <btn_timer_read_callback+0xa0>)
    159c:	701a      	strb	r2, [r3, #0]
	}
	if(!nav_select_state &&  btn_nav_select.lastState == true) {
    159e:	466b      	mov	r3, sp
    15a0:	3306      	adds	r3, #6
    15a2:	781b      	ldrb	r3, [r3, #0]
    15a4:	2b00      	cmp	r3, #0
    15a6:	d106      	bne.n	15b6 <btn_timer_read_callback+0x8a>
    15a8:	4b0a      	ldr	r3, [pc, #40]	; (15d4 <btn_timer_read_callback+0xa8>)
    15aa:	789b      	ldrb	r3, [r3, #2]
    15ac:	2b01      	cmp	r3, #1
    15ae:	d102      	bne.n	15b6 <btn_timer_read_callback+0x8a>
		btn_nav_select.active = 1;
    15b0:	2201      	movs	r2, #1
    15b2:	4b08      	ldr	r3, [pc, #32]	; (15d4 <btn_timer_read_callback+0xa8>)
    15b4:	701a      	strb	r2, [r3, #0]
	}
	
	btn_nav_down.lastState = nav_down_state;
    15b6:	466b      	mov	r3, sp
    15b8:	79da      	ldrb	r2, [r3, #7]
    15ba:	4b04      	ldr	r3, [pc, #16]	; (15cc <btn_timer_read_callback+0xa0>)
    15bc:	709a      	strb	r2, [r3, #2]
	btn_nav_select.lastState = nav_select_state;
    15be:	466b      	mov	r3, sp
    15c0:	799a      	ldrb	r2, [r3, #6]
    15c2:	4b04      	ldr	r3, [pc, #16]	; (15d4 <btn_timer_read_callback+0xa8>)
    15c4:	709a      	strb	r2, [r3, #2]
}
    15c6:	b002      	add	sp, #8
    15c8:	4770      	bx	lr
    15ca:	46c0      	nop			; (mov r8, r8)
    15cc:	20000bfc 	.word	0x20000bfc
    15d0:	41004400 	.word	0x41004400
    15d4:	20000bf8 	.word	0x20000bf8

000015d8 <menu_buttons_init>:
 */ 

#include "menu_buttons.h"
#include "menus.h"

void menu_buttons_init(void) {
    15d8:	b538      	push	{r3, r4, r5, lr}
	btn_nav_down.pin = BTN_MENU_NAV_DOWN;
    15da:	490c      	ldr	r1, [pc, #48]	; (160c <menu_buttons_init+0x34>)
    15dc:	230f      	movs	r3, #15
    15de:	704b      	strb	r3, [r1, #1]
	btn_nav_down.lastState = 1;
    15e0:	2201      	movs	r2, #1
    15e2:	708a      	strb	r2, [r1, #2]
	btn_nav_down.active = 0;
    15e4:	2300      	movs	r3, #0
    15e6:	700b      	strb	r3, [r1, #0]
	
	btn_nav_select.pin = BTN_MENU_SELECT;
    15e8:	4909      	ldr	r1, [pc, #36]	; (1610 <menu_buttons_init+0x38>)
    15ea:	200e      	movs	r0, #14
    15ec:	7048      	strb	r0, [r1, #1]
	btn_nav_select.lastState = 1;
    15ee:	708a      	strb	r2, [r1, #2]
	btn_nav_select.active = 0;
    15f0:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    15f2:	4c08      	ldr	r4, [pc, #32]	; (1614 <menu_buttons_init+0x3c>)
    15f4:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    15f6:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
    15f8:	70a3      	strb	r3, [r4, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_INPUT;
	pin_cfg.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
    15fa:	200f      	movs	r0, #15
    15fc:	1c21      	adds	r1, r4, #0
    15fe:	4d06      	ldr	r5, [pc, #24]	; (1618 <menu_buttons_init+0x40>)
    1600:	47a8      	blx	r5
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
    1602:	200e      	movs	r0, #14
    1604:	1c21      	adds	r1, r4, #0
    1606:	47a8      	blx	r5
}
    1608:	bd38      	pop	{r3, r4, r5, pc}
    160a:	46c0      	nop			; (mov r8, r8)
    160c:	20000bfc 	.word	0x20000bfc
    1610:	20000bf8 	.word	0x20000bf8
    1614:	20000aa4 	.word	0x20000aa4
    1618:	0000275d 	.word	0x0000275d

0000161c <btn_timer_config>:
	
	btn_nav_down.lastState = nav_down_state;
	btn_nav_select.lastState = nav_select_state;
}

void btn_timer_config(void) {
    161c:	b510      	push	{r4, lr}
    161e:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1620:	aa01      	add	r2, sp, #4
    1622:	2300      	movs	r3, #0
    1624:	2100      	movs	r1, #0
    1626:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    1628:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    162a:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    162c:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    162e:	2000      	movs	r0, #0
    1630:	7050      	strb	r0, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1632:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1634:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1636:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1638:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    163a:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    163c:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    163e:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1640:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1642:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1644:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1646:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    1648:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    164a:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    164c:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_source = GCLK_GENERATOR_0;					// 8 MHZ
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
    164e:	23c0      	movs	r3, #192	; 0xc0
    1650:	009b      	lsls	r3, r3, #2
    1652:	8093      	strh	r3, [r2, #4]
	
	tc_init(&btn_timer, BTN_TIMER_MODULE, &config_tc);
    1654:	4c07      	ldr	r4, [pc, #28]	; (1674 <btn_timer_config+0x58>)
    1656:	1c20      	adds	r0, r4, #0
    1658:	4907      	ldr	r1, [pc, #28]	; (1678 <btn_timer_config+0x5c>)
    165a:	4b08      	ldr	r3, [pc, #32]	; (167c <btn_timer_config+0x60>)
    165c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    165e:	6822      	ldr	r2, [r4, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1660:	217f      	movs	r1, #127	; 0x7f
    1662:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1664:	438b      	bics	r3, r1
    1666:	d1fc      	bne.n	1662 <btn_timer_config+0x46>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1668:	8811      	ldrh	r1, [r2, #0]
    166a:	2302      	movs	r3, #2
    166c:	430b      	orrs	r3, r1
    166e:	8013      	strh	r3, [r2, #0]
	tc_enable(&btn_timer);
}
    1670:	b00e      	add	sp, #56	; 0x38
    1672:	bd10      	pop	{r4, pc}
    1674:	20000a5c 	.word	0x20000a5c
    1678:	42002c00 	.word	0x42002c00
    167c:	000012b9 	.word	0x000012b9

00001680 <btn_timer_config_callbacks>:

void btn_timer_config_callbacks() {
    1680:	b510      	push	{r4, lr}
	tc_register_callback(&btn_timer, btn_timer_read_callback, TC_CALLBACK_OVERFLOW);
    1682:	4c0d      	ldr	r4, [pc, #52]	; (16b8 <btn_timer_config_callbacks+0x38>)
    1684:	1c20      	adds	r0, r4, #0
    1686:	490d      	ldr	r1, [pc, #52]	; (16bc <btn_timer_config_callbacks+0x3c>)
    1688:	2200      	movs	r2, #0
    168a:	4b0d      	ldr	r3, [pc, #52]	; (16c0 <btn_timer_config_callbacks+0x40>)
    168c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    168e:	6820      	ldr	r0, [r4, #0]
    1690:	4b0c      	ldr	r3, [pc, #48]	; (16c4 <btn_timer_config_callbacks+0x44>)
    1692:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1694:	4b0c      	ldr	r3, [pc, #48]	; (16c8 <btn_timer_config_callbacks+0x48>)
    1696:	5c1b      	ldrb	r3, [r3, r0]
    1698:	211f      	movs	r1, #31
    169a:	4019      	ands	r1, r3
    169c:	2301      	movs	r3, #1
    169e:	1c1a      	adds	r2, r3, #0
    16a0:	408a      	lsls	r2, r1
    16a2:	1c11      	adds	r1, r2, #0
    16a4:	4a09      	ldr	r2, [pc, #36]	; (16cc <btn_timer_config_callbacks+0x4c>)
    16a6:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    16a8:	7e61      	ldrb	r1, [r4, #25]
    16aa:	2201      	movs	r2, #1
    16ac:	430a      	orrs	r2, r1
    16ae:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    16b0:	6822      	ldr	r2, [r4, #0]
    16b2:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&btn_timer, TC_CALLBACK_OVERFLOW);
    16b4:	bd10      	pop	{r4, pc}
    16b6:	46c0      	nop			; (mov r8, r8)
    16b8:	20000a5c 	.word	0x20000a5c
    16bc:	0000152d 	.word	0x0000152d
    16c0:	000011c1 	.word	0x000011c1
    16c4:	00001281 	.word	0x00001281
    16c8:	0000924c 	.word	0x0000924c
    16cc:	e000e100 	.word	0xe000e100

000016d0 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
    16d0:	4b01      	ldr	r3, [pc, #4]	; (16d8 <gfx_mono_set_framebuffer+0x8>)
    16d2:	6018      	str	r0, [r3, #0]
}
    16d4:	4770      	bx	lr
    16d6:	46c0      	nop			; (mov r8, r8)
    16d8:	200001c4 	.word	0x200001c4

000016dc <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
    16dc:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
    16de:	01c9      	lsls	r1, r1, #7
    16e0:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
    16e2:	4906      	ldr	r1, [pc, #24]	; (16fc <gfx_mono_framebuffer_put_page+0x20>)
    16e4:	6809      	ldr	r1, [r1, #0]
    16e6:	188a      	adds	r2, r1, r2
    16e8:	1e5c      	subs	r4, r3, #1
    16ea:	b2e4      	uxtb	r4, r4
    16ec:	3401      	adds	r4, #1
    16ee:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
    16f0:	5cc1      	ldrb	r1, [r0, r3]
    16f2:	54d1      	strb	r1, [r2, r3]
    16f4:	3301      	adds	r3, #1
	} while (--width > 0);
    16f6:	42a3      	cmp	r3, r4
    16f8:	d1fa      	bne.n	16f0 <gfx_mono_framebuffer_put_page+0x14>
}
    16fa:	bd10      	pop	{r4, pc}
    16fc:	200001c4 	.word	0x200001c4

00001700 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1700:	4b02      	ldr	r3, [pc, #8]	; (170c <gfx_mono_framebuffer_put_byte+0xc>)
    1702:	681b      	ldr	r3, [r3, #0]
    1704:	01c0      	lsls	r0, r0, #7
    1706:	1841      	adds	r1, r0, r1
    1708:	54ca      	strb	r2, [r1, r3]
}
    170a:	4770      	bx	lr
    170c:	200001c4 	.word	0x200001c4

00001710 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    1710:	4b02      	ldr	r3, [pc, #8]	; (171c <gfx_mono_framebuffer_get_byte+0xc>)
    1712:	681b      	ldr	r3, [r3, #0]
    1714:	01c0      	lsls	r0, r0, #7
    1716:	1840      	adds	r0, r0, r1
    1718:	5c18      	ldrb	r0, [r3, r0]
}
    171a:	4770      	bx	lr
    171c:	200001c4 	.word	0x200001c4

00001720 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
    1720:	b5f0      	push	{r4, r5, r6, r7, lr}
    1722:	4647      	mov	r7, r8
    1724:	b480      	push	{r7}
    1726:	1c04      	adds	r4, r0, #0
    1728:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
    172a:	b243      	sxtb	r3, r0
    172c:	2b00      	cmp	r3, #0
    172e:	db22      	blt.n	1776 <gfx_mono_framebuffer_draw_pixel+0x56>
    1730:	293f      	cmp	r1, #63	; 0x3f
    1732:	d820      	bhi.n	1776 <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
    1734:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
    1736:	00f7      	lsls	r7, r6, #3
    1738:	1bc9      	subs	r1, r1, r7
    173a:	2701      	movs	r7, #1
    173c:	408f      	lsls	r7, r1
    173e:	b2fb      	uxtb	r3, r7
    1740:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
    1742:	1c30      	adds	r0, r6, #0
    1744:	1c21      	adds	r1, r4, #0
    1746:	4b0d      	ldr	r3, [pc, #52]	; (177c <gfx_mono_framebuffer_draw_pixel+0x5c>)
    1748:	4798      	blx	r3
    174a:	1c02      	adds	r2, r0, #0

	switch (color) {
    174c:	2d01      	cmp	r5, #1
    174e:	d004      	beq.n	175a <gfx_mono_framebuffer_draw_pixel+0x3a>
    1750:	2d00      	cmp	r5, #0
    1752:	d006      	beq.n	1762 <gfx_mono_framebuffer_draw_pixel+0x42>
    1754:	2d02      	cmp	r5, #2
    1756:	d007      	beq.n	1768 <gfx_mono_framebuffer_draw_pixel+0x48>
    1758:	e009      	b.n	176e <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
    175a:	4643      	mov	r3, r8
    175c:	4318      	orrs	r0, r3
    175e:	b2c2      	uxtb	r2, r0
		break;
    1760:	e005      	b.n	176e <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
    1762:	43b8      	bics	r0, r7
    1764:	b2c2      	uxtb	r2, r0
		break;
    1766:	e002      	b.n	176e <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
    1768:	4643      	mov	r3, r8
    176a:	4058      	eors	r0, r3
    176c:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
    176e:	1c30      	adds	r0, r6, #0
    1770:	1c21      	adds	r1, r4, #0
    1772:	4b03      	ldr	r3, [pc, #12]	; (1780 <gfx_mono_framebuffer_draw_pixel+0x60>)
    1774:	4798      	blx	r3
}
    1776:	bc04      	pop	{r2}
    1778:	4690      	mov	r8, r2
    177a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    177c:	00001711 	.word	0x00001711
    1780:	00001701 	.word	0x00001701

00001784 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
    1784:	b5f0      	push	{r4, r5, r6, r7, lr}
    1786:	4657      	mov	r7, sl
    1788:	464e      	mov	r6, r9
    178a:	4645      	mov	r5, r8
    178c:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
    178e:	1884      	adds	r4, r0, r2
    1790:	2c80      	cmp	r4, #128	; 0x80
    1792:	dd03      	ble.n	179c <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
    1794:	2280      	movs	r2, #128	; 0x80
    1796:	4252      	negs	r2, r2
    1798:	1a12      	subs	r2, r2, r0
    179a:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
    179c:	2a00      	cmp	r2, #0
    179e:	d053      	beq.n	1848 <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
    17a0:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
    17a2:	00e5      	lsls	r5, r4, #3
    17a4:	1b49      	subs	r1, r1, r5
    17a6:	2501      	movs	r5, #1
    17a8:	408d      	lsls	r5, r1
    17aa:	46a8      	mov	r8, r5
    17ac:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    17ae:	2b01      	cmp	r3, #1
    17b0:	d00b      	beq.n	17ca <gfx_mono_generic_draw_horizontal_line+0x46>
    17b2:	2b00      	cmp	r3, #0
    17b4:	d011      	beq.n	17da <gfx_mono_generic_draw_horizontal_line+0x56>
    17b6:	2b02      	cmp	r3, #2
    17b8:	d146      	bne.n	1848 <gfx_mono_generic_draw_horizontal_line+0xc4>
    17ba:	1c15      	adds	r5, r2, #0
    17bc:	3801      	subs	r0, #1
    17be:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    17c0:	4b24      	ldr	r3, [pc, #144]	; (1854 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    17c2:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    17c4:	4924      	ldr	r1, [pc, #144]	; (1858 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    17c6:	4688      	mov	r8, r1
    17c8:	e02f      	b.n	182a <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    17ca:	1c15      	adds	r5, r2, #0
    17cc:	3801      	subs	r0, #1
    17ce:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    17d0:	4b20      	ldr	r3, [pc, #128]	; (1854 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    17d2:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    17d4:	4920      	ldr	r1, [pc, #128]	; (1858 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    17d6:	4688      	mov	r8, r1
    17d8:	e006      	b.n	17e8 <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    17da:	1c15      	adds	r5, r2, #0
    17dc:	3801      	subs	r0, #1
    17de:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    17e0:	4b1c      	ldr	r3, [pc, #112]	; (1854 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    17e2:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    17e4:	4f1c      	ldr	r7, [pc, #112]	; (1858 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    17e6:	e00f      	b.n	1808 <gfx_mono_generic_draw_horizontal_line+0x84>
    17e8:	4651      	mov	r1, sl
    17ea:	186e      	adds	r6, r5, r1
    17ec:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    17ee:	1c20      	adds	r0, r4, #0
    17f0:	1c31      	adds	r1, r6, #0
    17f2:	47c8      	blx	r9
			temp |= pixelmask;
    17f4:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    17f6:	b2c2      	uxtb	r2, r0
    17f8:	1c20      	adds	r0, r4, #0
    17fa:	1c31      	adds	r1, r6, #0
    17fc:	47c0      	blx	r8
    17fe:	3d01      	subs	r5, #1
    1800:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
    1802:	2d00      	cmp	r5, #0
    1804:	d1f0      	bne.n	17e8 <gfx_mono_generic_draw_horizontal_line+0x64>
    1806:	e01f      	b.n	1848 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1808:	4653      	mov	r3, sl
    180a:	18ee      	adds	r6, r5, r3
    180c:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    180e:	1c20      	adds	r0, r4, #0
    1810:	1c31      	adds	r1, r6, #0
    1812:	47c8      	blx	r9
			temp &= ~pixelmask;
    1814:	4641      	mov	r1, r8
    1816:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
    1818:	b2c2      	uxtb	r2, r0
    181a:	1c20      	adds	r0, r4, #0
    181c:	1c31      	adds	r1, r6, #0
    181e:	47b8      	blx	r7
    1820:	3d01      	subs	r5, #1
    1822:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
    1824:	2d00      	cmp	r5, #0
    1826:	d1ef      	bne.n	1808 <gfx_mono_generic_draw_horizontal_line+0x84>
    1828:	e00e      	b.n	1848 <gfx_mono_generic_draw_horizontal_line+0xc4>
    182a:	4653      	mov	r3, sl
    182c:	18ee      	adds	r6, r5, r3
    182e:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1830:	1c20      	adds	r0, r4, #0
    1832:	1c31      	adds	r1, r6, #0
    1834:	47c8      	blx	r9
			temp ^= pixelmask;
    1836:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1838:	b2c2      	uxtb	r2, r0
    183a:	1c20      	adds	r0, r4, #0
    183c:	1c31      	adds	r1, r6, #0
    183e:	47c0      	blx	r8
    1840:	3d01      	subs	r5, #1
    1842:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
    1844:	2d00      	cmp	r5, #0
    1846:	d1f0      	bne.n	182a <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
    1848:	bc1c      	pop	{r2, r3, r4}
    184a:	4690      	mov	r8, r2
    184c:	4699      	mov	r9, r3
    184e:	46a2      	mov	sl, r4
    1850:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1852:	46c0      	nop			; (mov r8, r8)
    1854:	00001711 	.word	0x00001711
    1858:	00001701 	.word	0x00001701

0000185c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    185c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    185e:	464f      	mov	r7, r9
    1860:	4646      	mov	r6, r8
    1862:	b4c0      	push	{r6, r7}
    1864:	1c05      	adds	r5, r0, #0
    1866:	1c16      	adds	r6, r2, #0
    1868:	aa08      	add	r2, sp, #32
    186a:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    186c:	2b00      	cmp	r3, #0
    186e:	d00f      	beq.n	1890 <gfx_mono_generic_draw_filled_rect+0x34>
    1870:	1c1c      	adds	r4, r3, #0
    1872:	3901      	subs	r1, #1
    1874:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    1876:	4b08      	ldr	r3, [pc, #32]	; (1898 <gfx_mono_generic_draw_filled_rect+0x3c>)
    1878:	4698      	mov	r8, r3
    187a:	464b      	mov	r3, r9
    187c:	18e1      	adds	r1, r4, r3
    187e:	b2c9      	uxtb	r1, r1
    1880:	1c28      	adds	r0, r5, #0
    1882:	1c32      	adds	r2, r6, #0
    1884:	1c3b      	adds	r3, r7, #0
    1886:	47c0      	blx	r8
    1888:	3c01      	subs	r4, #1
    188a:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    188c:	2c00      	cmp	r4, #0
    188e:	d1f4      	bne.n	187a <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    1890:	bc0c      	pop	{r2, r3}
    1892:	4690      	mov	r8, r2
    1894:	4699      	mov	r9, r3
    1896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1898:	00001785 	.word	0x00001785

0000189c <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
    189c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    189e:	465f      	mov	r7, fp
    18a0:	4656      	mov	r6, sl
    18a2:	464d      	mov	r5, r9
    18a4:	4644      	mov	r4, r8
    18a6:	b4f0      	push	{r4, r5, r6, r7}
    18a8:	1c05      	adds	r5, r0, #0
    18aa:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
    18ac:	7843      	ldrb	r3, [r0, #1]
    18ae:	08db      	lsrs	r3, r3, #3
    18b0:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
    18b2:	08d2      	lsrs	r2, r2, #3
    18b4:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
    18b6:	7883      	ldrb	r3, [r0, #2]
    18b8:	2b00      	cmp	r3, #0
    18ba:	d008      	beq.n	18ce <gfx_mono_generic_put_bitmap+0x32>
    18bc:	2b01      	cmp	r3, #1
    18be:	d134      	bne.n	192a <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    18c0:	4650      	mov	r0, sl
    18c2:	2800      	cmp	r0, #0
    18c4:	d031      	beq.n	192a <gfx_mono_generic_put_bitmap+0x8e>
    18c6:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    18c8:	491b      	ldr	r1, [pc, #108]	; (1938 <gfx_mono_generic_put_bitmap+0x9c>)
    18ca:	4689      	mov	r9, r1
    18cc:	e015      	b.n	18fa <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    18ce:	2400      	movs	r4, #0
    18d0:	4652      	mov	r2, sl
    18d2:	2a00      	cmp	r2, #0
    18d4:	d11a      	bne.n	190c <gfx_mono_generic_put_bitmap+0x70>
    18d6:	e028      	b.n	192a <gfx_mono_generic_put_bitmap+0x8e>
    18d8:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    18da:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
    18dc:	4373      	muls	r3, r6
    18de:	6868      	ldr	r0, [r5, #4]
    18e0:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    18e2:	5cd2      	ldrb	r2, [r2, r3]
    18e4:	4640      	mov	r0, r8
    18e6:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
    18e8:	3401      	adds	r4, #1
    18ea:	b2e4      	uxtb	r4, r4
    18ec:	782b      	ldrb	r3, [r5, #0]
    18ee:	42a3      	cmp	r3, r4
    18f0:	d8f2      	bhi.n	18d8 <gfx_mono_generic_put_bitmap+0x3c>
    18f2:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    18f4:	b2f3      	uxtb	r3, r6
    18f6:	4553      	cmp	r3, sl
    18f8:	d217      	bcs.n	192a <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
    18fa:	782b      	ldrb	r3, [r5, #0]
    18fc:	2b00      	cmp	r3, #0
    18fe:	d0f8      	beq.n	18f2 <gfx_mono_generic_put_bitmap+0x56>
    1900:	2400      	movs	r4, #0
    1902:	4659      	mov	r1, fp
    1904:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1906:	b2d2      	uxtb	r2, r2
    1908:	4690      	mov	r8, r2
    190a:	e7e5      	b.n	18d8 <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
    190c:	4e0b      	ldr	r6, [pc, #44]	; (193c <gfx_mono_generic_put_bitmap+0xa0>)
    190e:	782b      	ldrb	r3, [r5, #0]
    1910:	1c18      	adds	r0, r3, #0
    1912:	4360      	muls	r0, r4
    1914:	686a      	ldr	r2, [r5, #4]
    1916:	1810      	adds	r0, r2, r0
    1918:	465a      	mov	r2, fp
    191a:	1911      	adds	r1, r2, r4
    191c:	b2c9      	uxtb	r1, r1
    191e:	1c3a      	adds	r2, r7, #0
    1920:	47b0      	blx	r6
    1922:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    1924:	b2e3      	uxtb	r3, r4
    1926:	459a      	cmp	sl, r3
    1928:	d8f1      	bhi.n	190e <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
    192a:	bc3c      	pop	{r2, r3, r4, r5}
    192c:	4690      	mov	r8, r2
    192e:	4699      	mov	r9, r3
    1930:	46a2      	mov	sl, r4
    1932:	46ab      	mov	fp, r5
    1934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1936:	46c0      	nop			; (mov r8, r8)
    1938:	00001701 	.word	0x00001701
    193c:	000016dd 	.word	0x000016dd

00001940 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
    1940:	b5f0      	push	{r4, r5, r6, r7, lr}
    1942:	464f      	mov	r7, r9
    1944:	4646      	mov	r6, r8
    1946:	b4c0      	push	{r6, r7}
    1948:	b083      	sub	sp, #12
    194a:	1c06      	adds	r6, r0, #0
    194c:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
    194e:	7c40      	ldrb	r0, [r0, #17]
    1950:	2103      	movs	r1, #3
    1952:	4b2a      	ldr	r3, [pc, #168]	; (19fc <menu_draw+0xbc>)
    1954:	4798      	blx	r3
    1956:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
    1958:	7cb3      	ldrb	r3, [r6, #18]
    195a:	42bb      	cmp	r3, r7
    195c:	d101      	bne.n	1962 <menu_draw+0x22>
    195e:	2c00      	cmp	r4, #0
    1960:	d00a      	beq.n	1978 <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    1962:	2300      	movs	r3, #0
    1964:	9300      	str	r3, [sp, #0]
    1966:	2000      	movs	r0, #0
    1968:	2110      	movs	r1, #16
    196a:	2280      	movs	r2, #128	; 0x80
    196c:	2330      	movs	r3, #48	; 0x30
    196e:	4c24      	ldr	r4, [pc, #144]	; (1a00 <menu_draw+0xc0>)
    1970:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
    1972:	2201      	movs	r2, #1
    1974:	4b23      	ldr	r3, [pc, #140]	; (1a04 <menu_draw+0xc4>)
    1976:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
    1978:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    197a:	2300      	movs	r3, #0
    197c:	9300      	str	r3, [sp, #0]
    197e:	2000      	movs	r0, #0
    1980:	2110      	movs	r1, #16
    1982:	2206      	movs	r2, #6
    1984:	2330      	movs	r3, #48	; 0x30
    1986:	4c1e      	ldr	r4, [pc, #120]	; (1a00 <menu_draw+0xc0>)
    1988:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
    198a:	7c70      	ldrb	r0, [r6, #17]
    198c:	2103      	movs	r1, #3
    198e:	4b1e      	ldr	r3, [pc, #120]	; (1a08 <menu_draw+0xc8>)
    1990:	4798      	blx	r3
    1992:	b2ca      	uxtb	r2, r1
    1994:	3201      	adds	r2, #1
    1996:	0112      	lsls	r2, r2, #4
    1998:	b2d2      	uxtb	r2, r2
    199a:	481c      	ldr	r0, [pc, #112]	; (1a0c <menu_draw+0xcc>)
    199c:	2100      	movs	r1, #0
    199e:	4b1c      	ldr	r3, [pc, #112]	; (1a10 <menu_draw+0xd0>)
    19a0:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
    19a2:	4b18      	ldr	r3, [pc, #96]	; (1a04 <menu_draw+0xc4>)
    19a4:	781b      	ldrb	r3, [r3, #0]
    19a6:	2b00      	cmp	r3, #0
    19a8:	d022      	beq.n	19f0 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    19aa:	007c      	lsls	r4, r7, #1
    19ac:	193c      	adds	r4, r7, r4
    19ae:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
    19b0:	3701      	adds	r7, #1
    19b2:	007b      	lsls	r3, r7, #1
    19b4:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    19b6:	42bc      	cmp	r4, r7
    19b8:	da17      	bge.n	19ea <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    19ba:	7a33      	ldrb	r3, [r6, #8]
    19bc:	42a3      	cmp	r3, r4
    19be:	d914      	bls.n	19ea <menu_draw+0xaa>
    19c0:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
    19c2:	4a14      	ldr	r2, [pc, #80]	; (1a14 <menu_draw+0xd4>)
    19c4:	4691      	mov	r9, r2
    19c6:	4b14      	ldr	r3, [pc, #80]	; (1a18 <menu_draw+0xd8>)
    19c8:	4698      	mov	r8, r3
    19ca:	00a3      	lsls	r3, r4, #2
    19cc:	6872      	ldr	r2, [r6, #4]
    19ce:	5898      	ldr	r0, [r3, r2]
    19d0:	2107      	movs	r1, #7
    19d2:	1c2a      	adds	r2, r5, #0
    19d4:	464b      	mov	r3, r9
    19d6:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
    19d8:	3401      	adds	r4, #1
    19da:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    19dc:	42bc      	cmp	r4, r7
    19de:	da04      	bge.n	19ea <menu_draw+0xaa>
    19e0:	3510      	adds	r5, #16
    19e2:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    19e4:	7a33      	ldrb	r3, [r6, #8]
    19e6:	42a3      	cmp	r3, r4
    19e8:	d8ef      	bhi.n	19ca <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
    19ea:	2200      	movs	r2, #0
    19ec:	4b05      	ldr	r3, [pc, #20]	; (1a04 <menu_draw+0xc4>)
    19ee:	701a      	strb	r2, [r3, #0]
	}
}
    19f0:	b003      	add	sp, #12
    19f2:	bc0c      	pop	{r2, r3}
    19f4:	4690      	mov	r8, r2
    19f6:	4699      	mov	r9, r3
    19f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19fa:	46c0      	nop			; (mov r8, r8)
    19fc:	00007145 	.word	0x00007145
    1a00:	0000185d 	.word	0x0000185d
    1a04:	200001c8 	.word	0x200001c8
    1a08:	000071cd 	.word	0x000071cd
    1a0c:	20000000 	.word	0x20000000
    1a10:	0000189d 	.word	0x0000189d
    1a14:	20000008 	.word	0x20000008
    1a18:	00001b79 	.word	0x00001b79

00001a1c <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
    1a1c:	b530      	push	{r4, r5, lr}
    1a1e:	b083      	sub	sp, #12
    1a20:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
    1a22:	2300      	movs	r3, #0
    1a24:	9300      	str	r3, [sp, #0]
    1a26:	2000      	movs	r0, #0
    1a28:	2100      	movs	r1, #0
    1a2a:	2280      	movs	r2, #128	; 0x80
    1a2c:	2340      	movs	r3, #64	; 0x40
    1a2e:	4d07      	ldr	r5, [pc, #28]	; (1a4c <gfx_mono_menu_init+0x30>)
    1a30:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
    1a32:	6820      	ldr	r0, [r4, #0]
    1a34:	2100      	movs	r1, #0
    1a36:	2200      	movs	r2, #0
    1a38:	4b05      	ldr	r3, [pc, #20]	; (1a50 <gfx_mono_menu_init+0x34>)
    1a3a:	4d06      	ldr	r5, [pc, #24]	; (1a54 <gfx_mono_menu_init+0x38>)
    1a3c:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
    1a3e:	1c20      	adds	r0, r4, #0
    1a40:	2101      	movs	r1, #1
    1a42:	4b05      	ldr	r3, [pc, #20]	; (1a58 <gfx_mono_menu_init+0x3c>)
    1a44:	4798      	blx	r3
}
    1a46:	b003      	add	sp, #12
    1a48:	bd30      	pop	{r4, r5, pc}
    1a4a:	46c0      	nop			; (mov r8, r8)
    1a4c:	0000185d 	.word	0x0000185d
    1a50:	20000008 	.word	0x20000008
    1a54:	00001b79 	.word	0x00001b79
    1a58:	00001941 	.word	0x00001941

00001a5c <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
    1a5c:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
    1a5e:	4802      	ldr	r0, [pc, #8]	; (1a68 <gfx_mono_null_init+0xc>)
    1a60:	4b02      	ldr	r3, [pc, #8]	; (1a6c <gfx_mono_null_init+0x10>)
    1a62:	4798      	blx	r3
}
    1a64:	bd08      	pop	{r3, pc}
    1a66:	46c0      	nop			; (mov r8, r8)
    1a68:	2000064c 	.word	0x2000064c
    1a6c:	000016d1 	.word	0x000016d1

00001a70 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1a70:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a72:	465f      	mov	r7, fp
    1a74:	4656      	mov	r6, sl
    1a76:	464d      	mov	r5, r9
    1a78:	4644      	mov	r4, r8
    1a7a:	b4f0      	push	{r4, r5, r6, r7}
    1a7c:	b085      	sub	sp, #20
    1a7e:	1c06      	adds	r6, r0, #0
    1a80:	4688      	mov	r8, r1
    1a82:	1c14      	adds	r4, r2, #0
    1a84:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    1a86:	7a1a      	ldrb	r2, [r3, #8]
    1a88:	7a5b      	ldrb	r3, [r3, #9]
    1a8a:	2100      	movs	r1, #0
    1a8c:	9100      	str	r1, [sp, #0]
    1a8e:	4640      	mov	r0, r8
    1a90:	1c21      	adds	r1, r4, #0
    1a92:	4d23      	ldr	r5, [pc, #140]	; (1b20 <gfx_mono_draw_char+0xb0>)
    1a94:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
    1a96:	9903      	ldr	r1, [sp, #12]
    1a98:	780b      	ldrb	r3, [r1, #0]
    1a9a:	2b00      	cmp	r3, #0
    1a9c:	d139      	bne.n	1b12 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    1a9e:	7a0a      	ldrb	r2, [r1, #8]
    1aa0:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1aa2:	0751      	lsls	r1, r2, #29
    1aa4:	d000      	beq.n	1aa8 <gfx_mono_draw_char+0x38>
		char_row_size++;
    1aa6:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
    1aa8:	9a03      	ldr	r2, [sp, #12]
    1aaa:	7a52      	ldrb	r2, [r2, #9]
    1aac:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
    1aae:	9903      	ldr	r1, [sp, #12]
    1ab0:	7a8a      	ldrb	r2, [r1, #10]
    1ab2:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
    1ab4:	465a      	mov	r2, fp
    1ab6:	4356      	muls	r6, r2
    1ab8:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    1aba:	b2b6      	uxth	r6, r6
    1abc:	684b      	ldr	r3, [r1, #4]
    1abe:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
    1ac0:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1ac2:	2107      	movs	r1, #7
    1ac4:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    1ac6:	9a03      	ldr	r2, [sp, #12]
    1ac8:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
    1aca:	2f00      	cmp	r7, #0
    1acc:	d017      	beq.n	1afe <gfx_mono_draw_char+0x8e>
    1ace:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
    1ad0:	2500      	movs	r5, #0
    1ad2:	b2e3      	uxtb	r3, r4
    1ad4:	4641      	mov	r1, r8
    1ad6:	1858      	adds	r0, r3, r1
    1ad8:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1ada:	464a      	mov	r2, r9
    1adc:	421a      	tst	r2, r3
    1ade:	d101      	bne.n	1ae4 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1ae0:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
    1ae2:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
    1ae4:	b26b      	sxtb	r3, r5
    1ae6:	2b00      	cmp	r3, #0
    1ae8:	da03      	bge.n	1af2 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1aea:	4651      	mov	r1, sl
    1aec:	2201      	movs	r2, #1
    1aee:	4b0d      	ldr	r3, [pc, #52]	; (1b24 <gfx_mono_draw_char+0xb4>)
    1af0:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    1af2:	006d      	lsls	r5, r5, #1
    1af4:	b2ed      	uxtb	r5, r5
    1af6:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    1af8:	b2e3      	uxtb	r3, r4
    1afa:	429f      	cmp	r7, r3
    1afc:	d8e9      	bhi.n	1ad2 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    1afe:	4653      	mov	r3, sl
    1b00:	3301      	adds	r3, #1
    1b02:	b2db      	uxtb	r3, r3
    1b04:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
    1b06:	465b      	mov	r3, fp
    1b08:	3b01      	subs	r3, #1
    1b0a:	b2db      	uxtb	r3, r3
    1b0c:	469b      	mov	fp, r3
	} while (rows_left > 0);
    1b0e:	2b00      	cmp	r3, #0
    1b10:	d1d9      	bne.n	1ac6 <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1b12:	b005      	add	sp, #20
    1b14:	bc3c      	pop	{r2, r3, r4, r5}
    1b16:	4690      	mov	r8, r2
    1b18:	4699      	mov	r9, r3
    1b1a:	46a2      	mov	sl, r4
    1b1c:	46ab      	mov	fp, r5
    1b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1b20:	0000185d 	.word	0x0000185d
    1b24:	00001721 	.word	0x00001721

00001b28 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    1b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1b2a:	464f      	mov	r7, r9
    1b2c:	4646      	mov	r6, r8
    1b2e:	b4c0      	push	{r6, r7}
    1b30:	1c04      	adds	r4, r0, #0
    1b32:	4688      	mov	r8, r1
    1b34:	4691      	mov	r9, r2
    1b36:	1c1f      	adds	r7, r3, #0
    1b38:	1c0e      	adds	r6, r1, #0
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
    1b3a:	7820      	ldrb	r0, [r4, #0]
    1b3c:	280a      	cmp	r0, #10
    1b3e:	d106      	bne.n	1b4e <gfx_mono_draw_string+0x26>
			x = start_of_string_position_x;
			y += font->height + 1;
    1b40:	7a7b      	ldrb	r3, [r7, #9]
    1b42:	3301      	adds	r3, #1
    1b44:	444b      	add	r3, r9
    1b46:	b2db      	uxtb	r3, r3
    1b48:	4699      	mov	r9, r3

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1b4a:	4646      	mov	r6, r8
    1b4c:	e009      	b.n	1b62 <gfx_mono_draw_string+0x3a>
			y += font->height + 1;
		} else if (*str == '\r') {
    1b4e:	280d      	cmp	r0, #13
    1b50:	d007      	beq.n	1b62 <gfx_mono_draw_string+0x3a>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
    1b52:	1c31      	adds	r1, r6, #0
    1b54:	464a      	mov	r2, r9
    1b56:	1c3b      	adds	r3, r7, #0
    1b58:	4d06      	ldr	r5, [pc, #24]	; (1b74 <gfx_mono_draw_string+0x4c>)
    1b5a:	47a8      	blx	r5
			x += font->width;
    1b5c:	7a3b      	ldrb	r3, [r7, #8]
    1b5e:	18f6      	adds	r6, r6, r3
    1b60:	b2f6      	uxtb	r6, r6
		}
	} while (*(++str));
    1b62:	3401      	adds	r4, #1
    1b64:	7820      	ldrb	r0, [r4, #0]
    1b66:	2800      	cmp	r0, #0
    1b68:	d1e7      	bne.n	1b3a <gfx_mono_draw_string+0x12>
}
    1b6a:	bc0c      	pop	{r2, r3}
    1b6c:	4690      	mov	r8, r2
    1b6e:	4699      	mov	r9, r3
    1b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b72:	46c0      	nop			; (mov r8, r8)
    1b74:	00001a71 	.word	0x00001a71

00001b78 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    1b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1b7a:	464f      	mov	r7, r9
    1b7c:	4646      	mov	r6, r8
    1b7e:	b4c0      	push	{r6, r7}
    1b80:	1c04      	adds	r4, r0, #0
    1b82:	4688      	mov	r8, r1
    1b84:	4691      	mov	r9, r2
    1b86:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    1b88:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    1b8a:	2800      	cmp	r0, #0
    1b8c:	d017      	beq.n	1bbe <gfx_mono_draw_progmem_string+0x46>
    1b8e:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
    1b90:	280a      	cmp	r0, #10
    1b92:	d106      	bne.n	1ba2 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1b94:	7a7b      	ldrb	r3, [r7, #9]
    1b96:	3301      	adds	r3, #1
    1b98:	444b      	add	r3, r9
    1b9a:	b2db      	uxtb	r3, r3
    1b9c:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    1b9e:	4645      	mov	r5, r8
    1ba0:	e009      	b.n	1bb6 <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
    1ba2:	280d      	cmp	r0, #13
    1ba4:	d007      	beq.n	1bb6 <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
    1ba6:	1c29      	adds	r1, r5, #0
    1ba8:	464a      	mov	r2, r9
    1baa:	1c3b      	adds	r3, r7, #0
    1bac:	4e06      	ldr	r6, [pc, #24]	; (1bc8 <gfx_mono_draw_progmem_string+0x50>)
    1bae:	47b0      	blx	r6
			x += font->width;
    1bb0:	7a3b      	ldrb	r3, [r7, #8]
    1bb2:	18ed      	adds	r5, r5, r3
    1bb4:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    1bb6:	3401      	adds	r4, #1
    1bb8:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
    1bba:	2800      	cmp	r0, #0
    1bbc:	d1e8      	bne.n	1b90 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
    1bbe:	bc0c      	pop	{r2, r3}
    1bc0:	4690      	mov	r8, r2
    1bc2:	4699      	mov	r9, r3
    1bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1bc6:	46c0      	nop			; (mov r8, r8)
    1bc8:	00001a71 	.word	0x00001a71

00001bcc <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1bcc:	b510      	push	{r4, lr}
    1bce:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1bd0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1bd2:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1bd4:	4299      	cmp	r1, r3
    1bd6:	d30c      	bcc.n	1bf2 <_sercom_get_sync_baud_val+0x26>
    1bd8:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1bda:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1bdc:	1c60      	adds	r0, r4, #1
    1bde:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1be0:	428b      	cmp	r3, r1
    1be2:	d801      	bhi.n	1be8 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1be4:	1c04      	adds	r4, r0, #0
    1be6:	e7f8      	b.n	1bda <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1be8:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1bea:	2cff      	cmp	r4, #255	; 0xff
    1bec:	d801      	bhi.n	1bf2 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1bee:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1bf0:	2000      	movs	r0, #0
	}
}
    1bf2:	bd10      	pop	{r4, pc}
    1bf4:	0000      	movs	r0, r0
	...

00001bf8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bfa:	465f      	mov	r7, fp
    1bfc:	4656      	mov	r6, sl
    1bfe:	464d      	mov	r5, r9
    1c00:	4644      	mov	r4, r8
    1c02:	b4f0      	push	{r4, r5, r6, r7}
    1c04:	b087      	sub	sp, #28
    1c06:	1c06      	adds	r6, r0, #0
    1c08:	1c0d      	adds	r5, r1, #0
    1c0a:	9204      	str	r2, [sp, #16]
    1c0c:	aa10      	add	r2, sp, #64	; 0x40
    1c0e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1c10:	1c32      	adds	r2, r6, #0
    1c12:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c14:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1c16:	428a      	cmp	r2, r1
    1c18:	d900      	bls.n	1c1c <_sercom_get_async_baud_val+0x24>
    1c1a:	e0b3      	b.n	1d84 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1c1c:	2b00      	cmp	r3, #0
    1c1e:	d14b      	bne.n	1cb8 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1c20:	2100      	movs	r1, #0
    1c22:	1c32      	adds	r2, r6, #0
    1c24:	4c5e      	ldr	r4, [pc, #376]	; (1da0 <_sercom_get_async_baud_val+0x1a8>)
    1c26:	47a0      	blx	r4
    1c28:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1c2a:	1c2e      	adds	r6, r5, #0
    1c2c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1c2e:	2000      	movs	r0, #0
    1c30:	2100      	movs	r1, #0
    1c32:	2200      	movs	r2, #0
    1c34:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1c36:	243f      	movs	r4, #63	; 0x3f
    1c38:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    1c3a:	2501      	movs	r5, #1
    1c3c:	46a8      	mov	r8, r5
    1c3e:	9002      	str	r0, [sp, #8]
    1c40:	9103      	str	r1, [sp, #12]
    1c42:	4661      	mov	r1, ip
    1c44:	3920      	subs	r1, #32
    1c46:	d403      	bmi.n	1c50 <_sercom_get_async_baud_val+0x58>
    1c48:	4640      	mov	r0, r8
    1c4a:	4088      	lsls	r0, r1
    1c4c:	4681      	mov	r9, r0
    1c4e:	e005      	b.n	1c5c <_sercom_get_async_baud_val+0x64>
    1c50:	2120      	movs	r1, #32
    1c52:	4665      	mov	r5, ip
    1c54:	1b4c      	subs	r4, r1, r5
    1c56:	4640      	mov	r0, r8
    1c58:	40e0      	lsrs	r0, r4
    1c5a:	4681      	mov	r9, r0
    1c5c:	4641      	mov	r1, r8
    1c5e:	4664      	mov	r4, ip
    1c60:	40a1      	lsls	r1, r4
    1c62:	468a      	mov	sl, r1

		r = r << 1;
    1c64:	1c10      	adds	r0, r2, #0
    1c66:	1c19      	adds	r1, r3, #0
    1c68:	1880      	adds	r0, r0, r2
    1c6a:	4159      	adcs	r1, r3
    1c6c:	1c02      	adds	r2, r0, #0
    1c6e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1c70:	465d      	mov	r5, fp
    1c72:	464c      	mov	r4, r9
    1c74:	4225      	tst	r5, r4
    1c76:	d002      	beq.n	1c7e <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    1c78:	4642      	mov	r2, r8
    1c7a:	4302      	orrs	r2, r0
    1c7c:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1c7e:	429f      	cmp	r7, r3
    1c80:	d80c      	bhi.n	1c9c <_sercom_get_async_baud_val+0xa4>
    1c82:	d101      	bne.n	1c88 <_sercom_get_async_baud_val+0x90>
    1c84:	4296      	cmp	r6, r2
    1c86:	d809      	bhi.n	1c9c <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    1c88:	1b92      	subs	r2, r2, r6
    1c8a:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1c8c:	4650      	mov	r0, sl
    1c8e:	9d02      	ldr	r5, [sp, #8]
    1c90:	4328      	orrs	r0, r5
    1c92:	4649      	mov	r1, r9
    1c94:	9c03      	ldr	r4, [sp, #12]
    1c96:	4321      	orrs	r1, r4
    1c98:	9002      	str	r0, [sp, #8]
    1c9a:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1c9c:	4665      	mov	r5, ip
    1c9e:	3d01      	subs	r5, #1
    1ca0:	46ac      	mov	ip, r5
    1ca2:	d2ce      	bcs.n	1c42 <_sercom_get_async_baud_val+0x4a>
    1ca4:	9802      	ldr	r0, [sp, #8]
    1ca6:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1ca8:	4b3c      	ldr	r3, [pc, #240]	; (1d9c <_sercom_get_async_baud_val+0x1a4>)
    1caa:	4a3b      	ldr	r2, [pc, #236]	; (1d98 <_sercom_get_async_baud_val+0x1a0>)
    1cac:	1a12      	subs	r2, r2, r0
    1cae:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1cb0:	0c12      	lsrs	r2, r2, #16
    1cb2:	041b      	lsls	r3, r3, #16
    1cb4:	431a      	orrs	r2, r3
    1cb6:	e062      	b.n	1d7e <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1cb8:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1cba:	2b01      	cmp	r3, #1
    1cbc:	d15f      	bne.n	1d7e <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1cbe:	0f4f      	lsrs	r7, r1, #29
    1cc0:	46b9      	mov	r9, r7
    1cc2:	00cd      	lsls	r5, r1, #3
    1cc4:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    1cc6:	2100      	movs	r1, #0
    1cc8:	1c32      	adds	r2, r6, #0
    1cca:	2300      	movs	r3, #0
    1ccc:	4c34      	ldr	r4, [pc, #208]	; (1da0 <_sercom_get_async_baud_val+0x1a8>)
    1cce:	47a0      	blx	r4
    1cd0:	1c06      	adds	r6, r0, #0
    1cd2:	1c0f      	adds	r7, r1, #0
    1cd4:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1cd6:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1cd8:	9602      	str	r6, [sp, #8]
    1cda:	9703      	str	r7, [sp, #12]
    1cdc:	469a      	mov	sl, r3
    1cde:	4650      	mov	r0, sl
    1ce0:	b2c0      	uxtb	r0, r0
    1ce2:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1ce4:	2100      	movs	r1, #0
    1ce6:	4688      	mov	r8, r1
    1ce8:	2200      	movs	r2, #0
    1cea:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1cec:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1cee:	1c27      	adds	r7, r4, #0
    1cf0:	3f20      	subs	r7, #32
    1cf2:	d403      	bmi.n	1cfc <_sercom_get_async_baud_val+0x104>
    1cf4:	1c2e      	adds	r6, r5, #0
    1cf6:	40be      	lsls	r6, r7
    1cf8:	9601      	str	r6, [sp, #4]
    1cfa:	e004      	b.n	1d06 <_sercom_get_async_baud_val+0x10e>
    1cfc:	2020      	movs	r0, #32
    1cfe:	1b07      	subs	r7, r0, r4
    1d00:	1c29      	adds	r1, r5, #0
    1d02:	40f9      	lsrs	r1, r7
    1d04:	9101      	str	r1, [sp, #4]
    1d06:	1c2e      	adds	r6, r5, #0
    1d08:	40a6      	lsls	r6, r4
    1d0a:	9600      	str	r6, [sp, #0]

		r = r << 1;
    1d0c:	1c10      	adds	r0, r2, #0
    1d0e:	1c19      	adds	r1, r3, #0
    1d10:	1880      	adds	r0, r0, r2
    1d12:	4159      	adcs	r1, r3
    1d14:	1c02      	adds	r2, r0, #0
    1d16:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1d18:	465f      	mov	r7, fp
    1d1a:	4037      	ands	r7, r6
    1d1c:	46bc      	mov	ip, r7
    1d1e:	9e01      	ldr	r6, [sp, #4]
    1d20:	464f      	mov	r7, r9
    1d22:	403e      	ands	r6, r7
    1d24:	4667      	mov	r7, ip
    1d26:	433e      	orrs	r6, r7
    1d28:	d002      	beq.n	1d30 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    1d2a:	1c2a      	adds	r2, r5, #0
    1d2c:	4302      	orrs	r2, r0
    1d2e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1d30:	9803      	ldr	r0, [sp, #12]
    1d32:	4298      	cmp	r0, r3
    1d34:	d80b      	bhi.n	1d4e <_sercom_get_async_baud_val+0x156>
    1d36:	d102      	bne.n	1d3e <_sercom_get_async_baud_val+0x146>
    1d38:	9902      	ldr	r1, [sp, #8]
    1d3a:	4291      	cmp	r1, r2
    1d3c:	d807      	bhi.n	1d4e <_sercom_get_async_baud_val+0x156>
			r = r - d;
    1d3e:	9e02      	ldr	r6, [sp, #8]
    1d40:	9f03      	ldr	r7, [sp, #12]
    1d42:	1b92      	subs	r2, r2, r6
    1d44:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1d46:	4647      	mov	r7, r8
    1d48:	9800      	ldr	r0, [sp, #0]
    1d4a:	4307      	orrs	r7, r0
    1d4c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1d4e:	3c01      	subs	r4, #1
    1d50:	d2cd      	bcs.n	1cee <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1d52:	4641      	mov	r1, r8
    1d54:	4652      	mov	r2, sl
    1d56:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1d58:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1d5a:	4c12      	ldr	r4, [pc, #72]	; (1da4 <_sercom_get_async_baud_val+0x1ac>)
    1d5c:	42a3      	cmp	r3, r4
    1d5e:	d908      	bls.n	1d72 <_sercom_get_async_baud_val+0x17a>
    1d60:	9a05      	ldr	r2, [sp, #20]
    1d62:	3201      	adds	r2, #1
    1d64:	b2d2      	uxtb	r2, r2
    1d66:	9205      	str	r2, [sp, #20]
    1d68:	2601      	movs	r6, #1
    1d6a:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1d6c:	4657      	mov	r7, sl
    1d6e:	2f08      	cmp	r7, #8
    1d70:	d1b5      	bne.n	1cde <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1d72:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1d74:	9805      	ldr	r0, [sp, #20]
    1d76:	2808      	cmp	r0, #8
    1d78:	d004      	beq.n	1d84 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1d7a:	0342      	lsls	r2, r0, #13
    1d7c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1d7e:	9c04      	ldr	r4, [sp, #16]
    1d80:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    1d82:	2400      	movs	r4, #0
}
    1d84:	1c20      	adds	r0, r4, #0
    1d86:	b007      	add	sp, #28
    1d88:	bc3c      	pop	{r2, r3, r4, r5}
    1d8a:	4690      	mov	r8, r2
    1d8c:	4699      	mov	r9, r3
    1d8e:	46a2      	mov	sl, r4
    1d90:	46ab      	mov	fp, r5
    1d92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d94:	46c0      	nop			; (mov r8, r8)
    1d96:	46c0      	nop			; (mov r8, r8)
    1d98:	00000000 	.word	0x00000000
    1d9c:	00000001 	.word	0x00000001
    1da0:	00007321 	.word	0x00007321
    1da4:	00001fff 	.word	0x00001fff

00001da8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1da8:	b510      	push	{r4, lr}
    1daa:	b082      	sub	sp, #8
    1dac:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
    1dae:	4b0f      	ldr	r3, [pc, #60]	; (1dec <sercom_set_gclk_generator+0x44>)
    1db0:	781b      	ldrb	r3, [r3, #0]
    1db2:	2b00      	cmp	r3, #0
    1db4:	d001      	beq.n	1dba <sercom_set_gclk_generator+0x12>
    1db6:	2900      	cmp	r1, #0
    1db8:	d00d      	beq.n	1dd6 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1dba:	a901      	add	r1, sp, #4
    1dbc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1dbe:	2013      	movs	r0, #19
    1dc0:	4b0b      	ldr	r3, [pc, #44]	; (1df0 <sercom_set_gclk_generator+0x48>)
    1dc2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1dc4:	2013      	movs	r0, #19
    1dc6:	4b0b      	ldr	r3, [pc, #44]	; (1df4 <sercom_set_gclk_generator+0x4c>)
    1dc8:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
    1dca:	4b08      	ldr	r3, [pc, #32]	; (1dec <sercom_set_gclk_generator+0x44>)
    1dcc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1dce:	2201      	movs	r2, #1
    1dd0:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1dd2:	2000      	movs	r0, #0
    1dd4:	e007      	b.n	1de6 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1dd6:	4b05      	ldr	r3, [pc, #20]	; (1dec <sercom_set_gclk_generator+0x44>)
    1dd8:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1dda:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
    1ddc:	1b14      	subs	r4, r2, r4
    1dde:	1e62      	subs	r2, r4, #1
    1de0:	4194      	sbcs	r4, r2
    1de2:	4264      	negs	r4, r4
    1de4:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1de6:	b002      	add	sp, #8
    1de8:	bd10      	pop	{r4, pc}
    1dea:	46c0      	nop			; (mov r8, r8)
    1dec:	200001cc 	.word	0x200001cc
    1df0:	00002de1 	.word	0x00002de1
    1df4:	00002d55 	.word	0x00002d55

00001df8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1df8:	4b2e      	ldr	r3, [pc, #184]	; (1eb4 <_sercom_get_default_pad+0xbc>)
    1dfa:	4298      	cmp	r0, r3
    1dfc:	d01c      	beq.n	1e38 <_sercom_get_default_pad+0x40>
    1dfe:	d803      	bhi.n	1e08 <_sercom_get_default_pad+0x10>
    1e00:	4b2d      	ldr	r3, [pc, #180]	; (1eb8 <_sercom_get_default_pad+0xc0>)
    1e02:	4298      	cmp	r0, r3
    1e04:	d007      	beq.n	1e16 <_sercom_get_default_pad+0x1e>
    1e06:	e04a      	b.n	1e9e <_sercom_get_default_pad+0xa6>
    1e08:	4b2c      	ldr	r3, [pc, #176]	; (1ebc <_sercom_get_default_pad+0xc4>)
    1e0a:	4298      	cmp	r0, r3
    1e0c:	d025      	beq.n	1e5a <_sercom_get_default_pad+0x62>
    1e0e:	4b2c      	ldr	r3, [pc, #176]	; (1ec0 <_sercom_get_default_pad+0xc8>)
    1e10:	4298      	cmp	r0, r3
    1e12:	d033      	beq.n	1e7c <_sercom_get_default_pad+0x84>
    1e14:	e043      	b.n	1e9e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e16:	2901      	cmp	r1, #1
    1e18:	d043      	beq.n	1ea2 <_sercom_get_default_pad+0xaa>
    1e1a:	2900      	cmp	r1, #0
    1e1c:	d004      	beq.n	1e28 <_sercom_get_default_pad+0x30>
    1e1e:	2902      	cmp	r1, #2
    1e20:	d006      	beq.n	1e30 <_sercom_get_default_pad+0x38>
    1e22:	2903      	cmp	r1, #3
    1e24:	d006      	beq.n	1e34 <_sercom_get_default_pad+0x3c>
    1e26:	e001      	b.n	1e2c <_sercom_get_default_pad+0x34>
    1e28:	4826      	ldr	r0, [pc, #152]	; (1ec4 <_sercom_get_default_pad+0xcc>)
    1e2a:	e041      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1e2c:	2000      	movs	r0, #0
    1e2e:	e03f      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e30:	4825      	ldr	r0, [pc, #148]	; (1ec8 <_sercom_get_default_pad+0xd0>)
    1e32:	e03d      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1e34:	4825      	ldr	r0, [pc, #148]	; (1ecc <_sercom_get_default_pad+0xd4>)
    1e36:	e03b      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1e38:	2901      	cmp	r1, #1
    1e3a:	d034      	beq.n	1ea6 <_sercom_get_default_pad+0xae>
    1e3c:	2900      	cmp	r1, #0
    1e3e:	d004      	beq.n	1e4a <_sercom_get_default_pad+0x52>
    1e40:	2902      	cmp	r1, #2
    1e42:	d006      	beq.n	1e52 <_sercom_get_default_pad+0x5a>
    1e44:	2903      	cmp	r1, #3
    1e46:	d006      	beq.n	1e56 <_sercom_get_default_pad+0x5e>
    1e48:	e001      	b.n	1e4e <_sercom_get_default_pad+0x56>
    1e4a:	2003      	movs	r0, #3
    1e4c:	e030      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1e4e:	2000      	movs	r0, #0
    1e50:	e02e      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e52:	481f      	ldr	r0, [pc, #124]	; (1ed0 <_sercom_get_default_pad+0xd8>)
    1e54:	e02c      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1e56:	481f      	ldr	r0, [pc, #124]	; (1ed4 <_sercom_get_default_pad+0xdc>)
    1e58:	e02a      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1e5a:	2901      	cmp	r1, #1
    1e5c:	d025      	beq.n	1eaa <_sercom_get_default_pad+0xb2>
    1e5e:	2900      	cmp	r1, #0
    1e60:	d004      	beq.n	1e6c <_sercom_get_default_pad+0x74>
    1e62:	2902      	cmp	r1, #2
    1e64:	d006      	beq.n	1e74 <_sercom_get_default_pad+0x7c>
    1e66:	2903      	cmp	r1, #3
    1e68:	d006      	beq.n	1e78 <_sercom_get_default_pad+0x80>
    1e6a:	e001      	b.n	1e70 <_sercom_get_default_pad+0x78>
    1e6c:	481a      	ldr	r0, [pc, #104]	; (1ed8 <_sercom_get_default_pad+0xe0>)
    1e6e:	e01f      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1e70:	2000      	movs	r0, #0
    1e72:	e01d      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e74:	4819      	ldr	r0, [pc, #100]	; (1edc <_sercom_get_default_pad+0xe4>)
    1e76:	e01b      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1e78:	4819      	ldr	r0, [pc, #100]	; (1ee0 <_sercom_get_default_pad+0xe8>)
    1e7a:	e019      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1e7c:	2901      	cmp	r1, #1
    1e7e:	d016      	beq.n	1eae <_sercom_get_default_pad+0xb6>
    1e80:	2900      	cmp	r1, #0
    1e82:	d004      	beq.n	1e8e <_sercom_get_default_pad+0x96>
    1e84:	2902      	cmp	r1, #2
    1e86:	d006      	beq.n	1e96 <_sercom_get_default_pad+0x9e>
    1e88:	2903      	cmp	r1, #3
    1e8a:	d006      	beq.n	1e9a <_sercom_get_default_pad+0xa2>
    1e8c:	e001      	b.n	1e92 <_sercom_get_default_pad+0x9a>
    1e8e:	4815      	ldr	r0, [pc, #84]	; (1ee4 <_sercom_get_default_pad+0xec>)
    1e90:	e00e      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1e92:	2000      	movs	r0, #0
    1e94:	e00c      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1e96:	4814      	ldr	r0, [pc, #80]	; (1ee8 <_sercom_get_default_pad+0xf0>)
    1e98:	e00a      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1e9a:	4814      	ldr	r0, [pc, #80]	; (1eec <_sercom_get_default_pad+0xf4>)
    1e9c:	e008      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1e9e:	2000      	movs	r0, #0
    1ea0:	e006      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ea2:	4813      	ldr	r0, [pc, #76]	; (1ef0 <_sercom_get_default_pad+0xf8>)
    1ea4:	e004      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1ea6:	4813      	ldr	r0, [pc, #76]	; (1ef4 <_sercom_get_default_pad+0xfc>)
    1ea8:	e002      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1eaa:	4813      	ldr	r0, [pc, #76]	; (1ef8 <_sercom_get_default_pad+0x100>)
    1eac:	e000      	b.n	1eb0 <_sercom_get_default_pad+0xb8>
    1eae:	4813      	ldr	r0, [pc, #76]	; (1efc <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1eb0:	4770      	bx	lr
    1eb2:	46c0      	nop			; (mov r8, r8)
    1eb4:	42000c00 	.word	0x42000c00
    1eb8:	42000800 	.word	0x42000800
    1ebc:	42001000 	.word	0x42001000
    1ec0:	42001400 	.word	0x42001400
    1ec4:	00040003 	.word	0x00040003
    1ec8:	00060003 	.word	0x00060003
    1ecc:	00070003 	.word	0x00070003
    1ed0:	001e0003 	.word	0x001e0003
    1ed4:	001f0003 	.word	0x001f0003
    1ed8:	00080003 	.word	0x00080003
    1edc:	000a0003 	.word	0x000a0003
    1ee0:	000b0003 	.word	0x000b0003
    1ee4:	00100003 	.word	0x00100003
    1ee8:	00120003 	.word	0x00120003
    1eec:	00130003 	.word	0x00130003
    1ef0:	00050003 	.word	0x00050003
    1ef4:	00010003 	.word	0x00010003
    1ef8:	00090003 	.word	0x00090003
    1efc:	00110003 	.word	0x00110003

00001f00 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1f00:	b570      	push	{r4, r5, r6, lr}
    1f02:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1f04:	4a0e      	ldr	r2, [pc, #56]	; (1f40 <_sercom_get_sercom_inst_index+0x40>)
    1f06:	4669      	mov	r1, sp
    1f08:	ca70      	ldmia	r2!, {r4, r5, r6}
    1f0a:	c170      	stmia	r1!, {r4, r5, r6}
    1f0c:	6812      	ldr	r2, [r2, #0]
    1f0e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1f10:	1c03      	adds	r3, r0, #0
    1f12:	9a00      	ldr	r2, [sp, #0]
    1f14:	4282      	cmp	r2, r0
    1f16:	d00f      	beq.n	1f38 <_sercom_get_sercom_inst_index+0x38>
    1f18:	9c01      	ldr	r4, [sp, #4]
    1f1a:	4284      	cmp	r4, r0
    1f1c:	d008      	beq.n	1f30 <_sercom_get_sercom_inst_index+0x30>
    1f1e:	9d02      	ldr	r5, [sp, #8]
    1f20:	4285      	cmp	r5, r0
    1f22:	d007      	beq.n	1f34 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1f24:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1f26:	9e03      	ldr	r6, [sp, #12]
    1f28:	429e      	cmp	r6, r3
    1f2a:	d107      	bne.n	1f3c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1f2c:	2003      	movs	r0, #3
    1f2e:	e004      	b.n	1f3a <_sercom_get_sercom_inst_index+0x3a>
    1f30:	2001      	movs	r0, #1
    1f32:	e002      	b.n	1f3a <_sercom_get_sercom_inst_index+0x3a>
    1f34:	2002      	movs	r0, #2
    1f36:	e000      	b.n	1f3a <_sercom_get_sercom_inst_index+0x3a>
    1f38:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1f3a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1f3c:	b004      	add	sp, #16
    1f3e:	bd70      	pop	{r4, r5, r6, pc}
    1f40:	00009e1c 	.word	0x00009e1c

00001f44 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1f44:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f46:	4647      	mov	r7, r8
    1f48:	b480      	push	{r7}
    1f4a:	b088      	sub	sp, #32
    1f4c:	1c05      	adds	r5, r0, #0
    1f4e:	1c0c      	adds	r4, r1, #0
    1f50:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1f52:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1f54:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    1f56:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1f58:	079a      	lsls	r2, r3, #30
    1f5a:	d500      	bpl.n	1f5e <spi_init+0x1a>
    1f5c:	e0df      	b.n	211e <STACK_SIZE+0x11e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1f5e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1f60:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1f62:	07da      	lsls	r2, r3, #31
    1f64:	d500      	bpl.n	1f68 <spi_init+0x24>
    1f66:	e0da      	b.n	211e <STACK_SIZE+0x11e>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1f68:	1c08      	adds	r0, r1, #0
    1f6a:	4b6f      	ldr	r3, [pc, #444]	; (2128 <STACK_SIZE+0x128>)
    1f6c:	4798      	blx	r3
    1f6e:	4b6f      	ldr	r3, [pc, #444]	; (212c <STACK_SIZE+0x12c>)
    1f70:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1f72:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1f74:	2701      	movs	r7, #1
    1f76:	4097      	lsls	r7, r2
    1f78:	1c3a      	adds	r2, r7, #0
    1f7a:	430a      	orrs	r2, r1
    1f7c:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1f7e:	a907      	add	r1, sp, #28
    1f80:	2724      	movs	r7, #36	; 0x24
    1f82:	5df3      	ldrb	r3, [r6, r7]
    1f84:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1f86:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1f88:	b2c0      	uxtb	r0, r0
    1f8a:	4680      	mov	r8, r0
    1f8c:	4b68      	ldr	r3, [pc, #416]	; (2130 <STACK_SIZE+0x130>)
    1f8e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1f90:	4640      	mov	r0, r8
    1f92:	4b68      	ldr	r3, [pc, #416]	; (2134 <STACK_SIZE+0x134>)
    1f94:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1f96:	5df0      	ldrb	r0, [r6, r7]
    1f98:	2100      	movs	r1, #0
    1f9a:	4b67      	ldr	r3, [pc, #412]	; (2138 <STACK_SIZE+0x138>)
    1f9c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    1f9e:	7833      	ldrb	r3, [r6, #0]
    1fa0:	2b01      	cmp	r3, #1
    1fa2:	d103      	bne.n	1fac <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1fa4:	6822      	ldr	r2, [r4, #0]
    1fa6:	230c      	movs	r3, #12
    1fa8:	4313      	orrs	r3, r2
    1faa:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1fac:	7833      	ldrb	r3, [r6, #0]
    1fae:	2b00      	cmp	r3, #0
    1fb0:	d000      	beq.n	1fb4 <spi_init+0x70>
    1fb2:	e0b1      	b.n	2118 <STACK_SIZE+0x118>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1fb4:	6822      	ldr	r2, [r4, #0]
    1fb6:	2308      	movs	r3, #8
    1fb8:	4313      	orrs	r3, r2
    1fba:	6023      	str	r3, [r4, #0]
    1fbc:	e0ac      	b.n	2118 <STACK_SIZE+0x118>
    1fbe:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1fc0:	60d1      	str	r1, [r2, #12]
    1fc2:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1fc4:	2b1c      	cmp	r3, #28
    1fc6:	d1fa      	bne.n	1fbe <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    1fc8:	2300      	movs	r3, #0
    1fca:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1fcc:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1fce:	2400      	movs	r4, #0
    1fd0:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1fd2:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    1fd4:	2336      	movs	r3, #54	; 0x36
    1fd6:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1fd8:	2337      	movs	r3, #55	; 0x37
    1fda:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1fdc:	2338      	movs	r3, #56	; 0x38
    1fde:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1fe0:	2303      	movs	r3, #3
    1fe2:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    1fe4:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    1fe6:	6828      	ldr	r0, [r5, #0]
    1fe8:	4b4f      	ldr	r3, [pc, #316]	; (2128 <STACK_SIZE+0x128>)
    1fea:	4798      	blx	r3
    1fec:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1fee:	4953      	ldr	r1, [pc, #332]	; (213c <STACK_SIZE+0x13c>)
    1ff0:	4b53      	ldr	r3, [pc, #332]	; (2140 <STACK_SIZE+0x140>)
    1ff2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1ff4:	00bf      	lsls	r7, r7, #2
    1ff6:	4b53      	ldr	r3, [pc, #332]	; (2144 <STACK_SIZE+0x144>)
    1ff8:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1ffa:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1ffc:	ab02      	add	r3, sp, #8
    1ffe:	2280      	movs	r2, #128	; 0x80
    2000:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2002:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2004:	2201      	movs	r2, #1
    2006:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2008:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    200a:	7833      	ldrb	r3, [r6, #0]
    200c:	2b00      	cmp	r3, #0
    200e:	d102      	bne.n	2016 <STACK_SIZE+0x16>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2010:	2200      	movs	r2, #0
    2012:	ab02      	add	r3, sp, #8
    2014:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    2016:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2018:	9303      	str	r3, [sp, #12]
    201a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    201c:	9004      	str	r0, [sp, #16]
    201e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2020:	9205      	str	r2, [sp, #20]
    2022:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2024:	9306      	str	r3, [sp, #24]
    2026:	2400      	movs	r4, #0
    2028:	b2e1      	uxtb	r1, r4
    202a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    202c:	aa03      	add	r2, sp, #12
    202e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    2030:	2800      	cmp	r0, #0
    2032:	d102      	bne.n	203a <STACK_SIZE+0x3a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2034:	1c38      	adds	r0, r7, #0
    2036:	4a44      	ldr	r2, [pc, #272]	; (2148 <STACK_SIZE+0x148>)
    2038:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    203a:	1c43      	adds	r3, r0, #1
    203c:	d006      	beq.n	204c <STACK_SIZE+0x4c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    203e:	466a      	mov	r2, sp
    2040:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2042:	0c00      	lsrs	r0, r0, #16
    2044:	b2c0      	uxtb	r0, r0
    2046:	a902      	add	r1, sp, #8
    2048:	4b40      	ldr	r3, [pc, #256]	; (214c <STACK_SIZE+0x14c>)
    204a:	4798      	blx	r3
    204c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    204e:	2c04      	cmp	r4, #4
    2050:	d1ea      	bne.n	2028 <STACK_SIZE+0x28>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    2052:	7833      	ldrb	r3, [r6, #0]
    2054:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    2056:	7c33      	ldrb	r3, [r6, #16]
    2058:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    205a:	7cb3      	ldrb	r3, [r6, #18]
    205c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    205e:	7d33      	ldrb	r3, [r6, #20]
    2060:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    2062:	2200      	movs	r2, #0
    2064:	466b      	mov	r3, sp
    2066:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    2068:	7833      	ldrb	r3, [r6, #0]
    206a:	2b01      	cmp	r3, #1
    206c:	d114      	bne.n	2098 <STACK_SIZE+0x98>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    206e:	6828      	ldr	r0, [r5, #0]
    2070:	4b2d      	ldr	r3, [pc, #180]	; (2128 <STACK_SIZE+0x128>)
    2072:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2074:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    2076:	b2c0      	uxtb	r0, r0
    2078:	4b35      	ldr	r3, [pc, #212]	; (2150 <STACK_SIZE+0x150>)
    207a:	4798      	blx	r3
    207c:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    207e:	69b0      	ldr	r0, [r6, #24]
    2080:	466a      	mov	r2, sp
    2082:	3206      	adds	r2, #6
    2084:	4b33      	ldr	r3, [pc, #204]	; (2154 <STACK_SIZE+0x154>)
    2086:	4798      	blx	r3
    2088:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    208a:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    208c:	2b00      	cmp	r3, #0
    208e:	d146      	bne.n	211e <STACK_SIZE+0x11e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    2090:	466b      	mov	r3, sp
    2092:	3306      	adds	r3, #6
    2094:	781b      	ldrb	r3, [r3, #0]
    2096:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2098:	7833      	ldrb	r3, [r6, #0]
    209a:	2b00      	cmp	r3, #0
    209c:	d10f      	bne.n	20be <STACK_SIZE+0xbe>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    209e:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    20a0:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    20a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    20a4:	7ff4      	ldrb	r4, [r6, #31]
    20a6:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    20a8:	7fb2      	ldrb	r2, [r6, #30]
    20aa:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    20ac:	4302      	orrs	r2, r0
    20ae:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    20b0:	2220      	movs	r2, #32
    20b2:	5cb2      	ldrb	r2, [r6, r2]
    20b4:	2a00      	cmp	r2, #0
    20b6:	d004      	beq.n	20c2 <STACK_SIZE+0xc2>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    20b8:	2240      	movs	r2, #64	; 0x40
    20ba:	4313      	orrs	r3, r2
    20bc:	e001      	b.n	20c2 <STACK_SIZE+0xc2>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    20be:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    20c0:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    20c2:	68b2      	ldr	r2, [r6, #8]
    20c4:	6870      	ldr	r0, [r6, #4]
    20c6:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    20c8:	68f0      	ldr	r0, [r6, #12]
    20ca:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    20cc:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    20ce:	7c31      	ldrb	r1, [r6, #16]
    20d0:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    20d2:	7c71      	ldrb	r1, [r6, #17]
    20d4:	2900      	cmp	r1, #0
    20d6:	d103      	bne.n	20e0 <STACK_SIZE+0xe0>
    20d8:	491f      	ldr	r1, [pc, #124]	; (2158 <STACK_SIZE+0x158>)
    20da:	7889      	ldrb	r1, [r1, #2]
    20dc:	0788      	lsls	r0, r1, #30
    20de:	d501      	bpl.n	20e4 <STACK_SIZE+0xe4>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    20e0:	2180      	movs	r1, #128	; 0x80
    20e2:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    20e4:	7cb1      	ldrb	r1, [r6, #18]
    20e6:	2900      	cmp	r1, #0
    20e8:	d002      	beq.n	20f0 <STACK_SIZE+0xf0>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    20ea:	2180      	movs	r1, #128	; 0x80
    20ec:	0289      	lsls	r1, r1, #10
    20ee:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    20f0:	7cf1      	ldrb	r1, [r6, #19]
    20f2:	2900      	cmp	r1, #0
    20f4:	d002      	beq.n	20fc <STACK_SIZE+0xfc>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    20f6:	2180      	movs	r1, #128	; 0x80
    20f8:	0089      	lsls	r1, r1, #2
    20fa:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    20fc:	7d31      	ldrb	r1, [r6, #20]
    20fe:	2900      	cmp	r1, #0
    2100:	d002      	beq.n	2108 <STACK_SIZE+0x108>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    2102:	2180      	movs	r1, #128	; 0x80
    2104:	0189      	lsls	r1, r1, #6
    2106:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    2108:	6839      	ldr	r1, [r7, #0]
    210a:	430a      	orrs	r2, r1
    210c:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    210e:	687a      	ldr	r2, [r7, #4]
    2110:	4313      	orrs	r3, r2
    2112:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    2114:	2000      	movs	r0, #0
    2116:	e002      	b.n	211e <STACK_SIZE+0x11e>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    2118:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    211a:	2100      	movs	r1, #0
    211c:	e74f      	b.n	1fbe <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    211e:	b008      	add	sp, #32
    2120:	bc04      	pop	{r2}
    2122:	4690      	mov	r8, r2
    2124:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2126:	46c0      	nop			; (mov r8, r8)
    2128:	00001f01 	.word	0x00001f01
    212c:	40000400 	.word	0x40000400
    2130:	00002de1 	.word	0x00002de1
    2134:	00002d55 	.word	0x00002d55
    2138:	00001da9 	.word	0x00001da9
    213c:	00002465 	.word	0x00002465
    2140:	00002649 	.word	0x00002649
    2144:	20000c04 	.word	0x20000c04
    2148:	00001df9 	.word	0x00001df9
    214c:	00002ebd 	.word	0x00002ebd
    2150:	00002dfd 	.word	0x00002dfd
    2154:	00001bcd 	.word	0x00001bcd
    2158:	41002000 	.word	0x41002000

0000215c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    215c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    215e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2160:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2162:	2c01      	cmp	r4, #1
    2164:	d16c      	bne.n	2240 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2166:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2168:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    216a:	2c00      	cmp	r4, #0
    216c:	d168      	bne.n	2240 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    216e:	2a00      	cmp	r2, #0
    2170:	d057      	beq.n	2222 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    2172:	784b      	ldrb	r3, [r1, #1]
    2174:	2b00      	cmp	r3, #0
    2176:	d044      	beq.n	2202 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2178:	6802      	ldr	r2, [r0, #0]
    217a:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    217c:	07dc      	lsls	r4, r3, #31
    217e:	d40f      	bmi.n	21a0 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2180:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2182:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2184:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2186:	2900      	cmp	r1, #0
    2188:	d103      	bne.n	2192 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    218a:	095a      	lsrs	r2, r3, #5
    218c:	01d2      	lsls	r2, r2, #7
    218e:	492d      	ldr	r1, [pc, #180]	; (2244 <spi_select_slave+0xe8>)
    2190:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2192:	211f      	movs	r1, #31
    2194:	400b      	ands	r3, r1
    2196:	2101      	movs	r1, #1
    2198:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    219a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    219c:	2305      	movs	r3, #5
    219e:	e04f      	b.n	2240 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    21a0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    21a2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    21a4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    21a6:	2c00      	cmp	r4, #0
    21a8:	d103      	bne.n	21b2 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    21aa:	095a      	lsrs	r2, r3, #5
    21ac:	01d2      	lsls	r2, r2, #7
    21ae:	4c25      	ldr	r4, [pc, #148]	; (2244 <spi_select_slave+0xe8>)
    21b0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    21b2:	241f      	movs	r4, #31
    21b4:	4023      	ands	r3, r4
    21b6:	2401      	movs	r4, #1
    21b8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    21ba:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    21bc:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    21be:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    21c0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    21c2:	07d4      	lsls	r4, r2, #31
    21c4:	d500      	bpl.n	21c8 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    21c6:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    21c8:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    21ca:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    21cc:	2a00      	cmp	r2, #0
    21ce:	d137      	bne.n	2240 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    21d0:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    21d2:	2104      	movs	r1, #4
    21d4:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    21d6:	420b      	tst	r3, r1
    21d8:	d0fc      	beq.n	21d4 <spi_select_slave+0x78>
    21da:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    21dc:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    21de:	074c      	lsls	r4, r1, #29
    21e0:	d52e      	bpl.n	2240 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    21e2:	8b53      	ldrh	r3, [r2, #26]
    21e4:	0759      	lsls	r1, r3, #29
    21e6:	d503      	bpl.n	21f0 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    21e8:	8b51      	ldrh	r1, [r2, #26]
    21ea:	2304      	movs	r3, #4
    21ec:	430b      	orrs	r3, r1
    21ee:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    21f0:	7983      	ldrb	r3, [r0, #6]
    21f2:	2b01      	cmp	r3, #1
    21f4:	d102      	bne.n	21fc <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    21f6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    21f8:	2300      	movs	r3, #0
    21fa:	e021      	b.n	2240 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    21fc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    21fe:	2300      	movs	r3, #0
    2200:	e01e      	b.n	2240 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2202:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2204:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2206:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2208:	2900      	cmp	r1, #0
    220a:	d103      	bne.n	2214 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    220c:	095a      	lsrs	r2, r3, #5
    220e:	01d2      	lsls	r2, r2, #7
    2210:	4c0c      	ldr	r4, [pc, #48]	; (2244 <spi_select_slave+0xe8>)
    2212:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2214:	211f      	movs	r1, #31
    2216:	400b      	ands	r3, r1
    2218:	2101      	movs	r1, #1
    221a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    221c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    221e:	2300      	movs	r3, #0
    2220:	e00e      	b.n	2240 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    2222:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2224:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2226:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2228:	2900      	cmp	r1, #0
    222a:	d103      	bne.n	2234 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    222c:	095a      	lsrs	r2, r3, #5
    222e:	01d2      	lsls	r2, r2, #7
    2230:	4904      	ldr	r1, [pc, #16]	; (2244 <spi_select_slave+0xe8>)
    2232:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2234:	211f      	movs	r1, #31
    2236:	400b      	ands	r3, r1
    2238:	2101      	movs	r1, #1
    223a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    223c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    223e:	2300      	movs	r3, #0
}
    2240:	1c18      	adds	r0, r3, #0
    2242:	bd10      	pop	{r4, pc}
    2244:	41004400 	.word	0x41004400

00002248 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    2248:	b5f0      	push	{r4, r5, r6, r7, lr}
    224a:	465f      	mov	r7, fp
    224c:	4656      	mov	r6, sl
    224e:	464d      	mov	r5, r9
    2250:	4644      	mov	r4, r8
    2252:	b4f0      	push	{r4, r5, r6, r7}
    2254:	b083      	sub	sp, #12
    2256:	1c04      	adds	r4, r0, #0
    2258:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    225a:	2338      	movs	r3, #56	; 0x38
    225c:	5cc0      	ldrb	r0, [r0, r3]
    225e:	b2c0      	uxtb	r0, r0
    2260:	2805      	cmp	r0, #5
    2262:	d100      	bne.n	2266 <spi_write_buffer_wait+0x1e>
    2264:	e0f1      	b.n	244a <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2266:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    2268:	2a00      	cmp	r2, #0
    226a:	d100      	bne.n	226e <spi_write_buffer_wait+0x26>
    226c:	e0ed      	b.n	244a <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    226e:	7963      	ldrb	r3, [r4, #5]
    2270:	2b00      	cmp	r3, #0
    2272:	d105      	bne.n	2280 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2274:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2276:	7e18      	ldrb	r0, [r3, #24]
    2278:	0782      	lsls	r2, r0, #30
    227a:	d501      	bpl.n	2280 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    227c:	2002      	movs	r0, #2
    227e:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    2280:	4655      	mov	r5, sl
    2282:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2284:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2286:	2602      	movs	r6, #2
    2288:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    228a:	2704      	movs	r7, #4
    228c:	46bb      	mov	fp, r7
    228e:	e08f      	b.n	23b0 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2290:	7962      	ldrb	r2, [r4, #5]
    2292:	2a00      	cmp	r2, #0
    2294:	d001      	beq.n	229a <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2296:	6826      	ldr	r6, [r4, #0]
    2298:	e016      	b.n	22c8 <spi_write_buffer_wait+0x80>
    229a:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    229c:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    229e:	421e      	tst	r6, r3
    22a0:	d106      	bne.n	22b0 <spi_write_buffer_wait+0x68>
    22a2:	4e6d      	ldr	r6, [pc, #436]	; (2458 <spi_write_buffer_wait+0x210>)
    22a4:	7e17      	ldrb	r7, [r2, #24]
    22a6:	421f      	tst	r7, r3
    22a8:	d102      	bne.n	22b0 <spi_write_buffer_wait+0x68>
    22aa:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    22ac:	2e00      	cmp	r6, #0
    22ae:	d1f9      	bne.n	22a4 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    22b0:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    22b2:	4667      	mov	r7, ip
    22b4:	423e      	tst	r6, r7
    22b6:	d003      	beq.n	22c0 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    22b8:	2302      	movs	r3, #2
    22ba:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    22bc:	2004      	movs	r0, #4
    22be:	e0c4      	b.n	244a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    22c0:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    22c2:	421a      	tst	r2, r3
    22c4:	d1e7      	bne.n	2296 <spi_write_buffer_wait+0x4e>
    22c6:	e0b3      	b.n	2430 <spi_write_buffer_wait+0x1e8>
    22c8:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    22ca:	421a      	tst	r2, r3
    22cc:	d0fc      	beq.n	22c8 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    22ce:	1c42      	adds	r2, r0, #1
    22d0:	b292      	uxth	r2, r2
    22d2:	4690      	mov	r8, r2
    22d4:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    22d6:	79a2      	ldrb	r2, [r4, #6]
    22d8:	2a01      	cmp	r2, #1
    22da:	d001      	beq.n	22e0 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    22dc:	4640      	mov	r0, r8
    22de:	e005      	b.n	22ec <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    22e0:	3002      	adds	r0, #2
    22e2:	b280      	uxth	r0, r0
    22e4:	4642      	mov	r2, r8
    22e6:	5c8a      	ldrb	r2, [r1, r2]
    22e8:	0212      	lsls	r2, r2, #8
    22ea:	4317      	orrs	r7, r2
    22ec:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    22ee:	421a      	tst	r2, r3
    22f0:	d002      	beq.n	22f8 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    22f2:	05ff      	lsls	r7, r7, #23
    22f4:	0dff      	lsrs	r7, r7, #23
    22f6:	62b7      	str	r7, [r6, #40]	; 0x28
    22f8:	1e6a      	subs	r2, r5, #1
    22fa:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    22fc:	79e2      	ldrb	r2, [r4, #7]
    22fe:	2a00      	cmp	r2, #0
    2300:	d101      	bne.n	2306 <spi_write_buffer_wait+0xbe>
    2302:	1c35      	adds	r5, r6, #0
    2304:	e056      	b.n	23b4 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    2306:	7962      	ldrb	r2, [r4, #5]
    2308:	2a00      	cmp	r2, #0
    230a:	d137      	bne.n	237c <spi_write_buffer_wait+0x134>
    230c:	4a53      	ldr	r2, [pc, #332]	; (245c <spi_write_buffer_wait+0x214>)
    230e:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2310:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2312:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    2314:	421f      	tst	r7, r3
    2316:	d01c      	beq.n	2352 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    2318:	1c47      	adds	r7, r0, #1
    231a:	b2bf      	uxth	r7, r7
    231c:	46b9      	mov	r9, r7
    231e:	9901      	ldr	r1, [sp, #4]
    2320:	5c09      	ldrb	r1, [r1, r0]
    2322:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2324:	79a7      	ldrb	r7, [r4, #6]
    2326:	2f01      	cmp	r7, #1
    2328:	d001      	beq.n	232e <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    232a:	4648      	mov	r0, r9
    232c:	e008      	b.n	2340 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    232e:	3002      	adds	r0, #2
    2330:	b280      	uxth	r0, r0
    2332:	9901      	ldr	r1, [sp, #4]
    2334:	464f      	mov	r7, r9
    2336:	5dc9      	ldrb	r1, [r1, r7]
    2338:	0209      	lsls	r1, r1, #8
    233a:	4647      	mov	r7, r8
    233c:	430f      	orrs	r7, r1
    233e:	46b8      	mov	r8, r7
    2340:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    2342:	421f      	tst	r7, r3
    2344:	d003      	beq.n	234e <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2346:	4647      	mov	r7, r8
    2348:	05f9      	lsls	r1, r7, #23
    234a:	0dcf      	lsrs	r7, r1, #23
    234c:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    234e:	3d01      	subs	r5, #1
    2350:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2352:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2354:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    2356:	4659      	mov	r1, fp
    2358:	420f      	tst	r7, r1
    235a:	d102      	bne.n	2362 <spi_write_buffer_wait+0x11a>
    235c:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    235e:	2a00      	cmp	r2, #0
    2360:	d1d6      	bne.n	2310 <spi_write_buffer_wait+0xc8>
    2362:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2364:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    2366:	4667      	mov	r7, ip
    2368:	423a      	tst	r2, r7
    236a:	d003      	beq.n	2374 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    236c:	2302      	movs	r3, #2
    236e:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    2370:	2004      	movs	r0, #4
    2372:	e06a      	b.n	244a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2374:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    2376:	465e      	mov	r6, fp
    2378:	4232      	tst	r2, r6
    237a:	d05b      	beq.n	2434 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    237c:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    237e:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    2380:	465f      	mov	r7, fp
    2382:	423a      	tst	r2, r7
    2384:	d0fb      	beq.n	237e <spi_write_buffer_wait+0x136>
    2386:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    2388:	423a      	tst	r2, r7
    238a:	d00d      	beq.n	23a8 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    238c:	8b72      	ldrh	r2, [r6, #26]
    238e:	423a      	tst	r2, r7
    2390:	d004      	beq.n	239c <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2392:	8b72      	ldrh	r2, [r6, #26]
    2394:	2704      	movs	r7, #4
    2396:	433a      	orrs	r2, r7
    2398:	b292      	uxth	r2, r2
    239a:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    239c:	79a2      	ldrb	r2, [r4, #6]
    239e:	2a01      	cmp	r2, #1
    23a0:	d101      	bne.n	23a6 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    23a2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    23a4:	e000      	b.n	23a8 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    23a6:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    23a8:	4652      	mov	r2, sl
    23aa:	3a01      	subs	r2, #1
    23ac:	b292      	uxth	r2, r2
    23ae:	4692      	mov	sl, r2
    23b0:	3d01      	subs	r5, #1
    23b2:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    23b4:	4a2a      	ldr	r2, [pc, #168]	; (2460 <spi_write_buffer_wait+0x218>)
    23b6:	4295      	cmp	r5, r2
    23b8:	d000      	beq.n	23bc <spi_write_buffer_wait+0x174>
    23ba:	e769      	b.n	2290 <spi_write_buffer_wait+0x48>
    23bc:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    23be:	7963      	ldrb	r3, [r4, #5]
    23c0:	2b01      	cmp	r3, #1
    23c2:	d105      	bne.n	23d0 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    23c4:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    23c6:	2202      	movs	r2, #2
    23c8:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    23ca:	4213      	tst	r3, r2
    23cc:	d0fc      	beq.n	23c8 <spi_write_buffer_wait+0x180>
    23ce:	e033      	b.n	2438 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    23d0:	2b00      	cmp	r3, #0
    23d2:	d133      	bne.n	243c <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    23d4:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    23d6:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    23d8:	2b00      	cmp	r3, #0
    23da:	d036      	beq.n	244a <spi_write_buffer_wait+0x202>
			while (flush_length) {
    23dc:	2900      	cmp	r1, #0
    23de:	d02f      	beq.n	2440 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    23e0:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    23e2:	4e1d      	ldr	r6, [pc, #116]	; (2458 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    23e4:	2704      	movs	r7, #4
    23e6:	4650      	mov	r0, sl
    23e8:	e01c      	b.n	2424 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    23ea:	7e0a      	ldrb	r2, [r1, #24]
    23ec:	422a      	tst	r2, r5
    23ee:	d102      	bne.n	23f6 <spi_write_buffer_wait+0x1ae>
    23f0:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    23f2:	2b00      	cmp	r3, #0
    23f4:	d1f9      	bne.n	23ea <spi_write_buffer_wait+0x1a2>
    23f6:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    23f8:	422b      	tst	r3, r5
    23fa:	d023      	beq.n	2444 <spi_write_buffer_wait+0x1fc>
    23fc:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    23fe:	422b      	tst	r3, r5
    2400:	d00c      	beq.n	241c <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2402:	8b4b      	ldrh	r3, [r1, #26]
    2404:	422b      	tst	r3, r5
    2406:	d003      	beq.n	2410 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2408:	8b4b      	ldrh	r3, [r1, #26]
    240a:	433b      	orrs	r3, r7
    240c:	b29b      	uxth	r3, r3
    240e:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2410:	79a3      	ldrb	r3, [r4, #6]
    2412:	2b01      	cmp	r3, #1
    2414:	d101      	bne.n	241a <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2416:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    2418:	e000      	b.n	241c <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    241a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    241c:	3801      	subs	r0, #1
    241e:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    2420:	2800      	cmp	r0, #0
    2422:	d011      	beq.n	2448 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2424:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2426:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    2428:	422b      	tst	r3, r5
    242a:	d1e4      	bne.n	23f6 <spi_write_buffer_wait+0x1ae>
    242c:	1c33      	adds	r3, r6, #0
    242e:	e7dc      	b.n	23ea <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    2430:	2012      	movs	r0, #18
    2432:	e00a      	b.n	244a <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2434:	2012      	movs	r0, #18
    2436:	e008      	b.n	244a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2438:	2000      	movs	r0, #0
    243a:	e006      	b.n	244a <spi_write_buffer_wait+0x202>
    243c:	2000      	movs	r0, #0
    243e:	e004      	b.n	244a <spi_write_buffer_wait+0x202>
    2440:	2000      	movs	r0, #0
    2442:	e002      	b.n	244a <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    2444:	2012      	movs	r0, #18
    2446:	e000      	b.n	244a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    2448:	2000      	movs	r0, #0
}
    244a:	b003      	add	sp, #12
    244c:	bc3c      	pop	{r2, r3, r4, r5}
    244e:	4690      	mov	r8, r2
    2450:	4699      	mov	r9, r3
    2452:	46a2      	mov	sl, r4
    2454:	46ab      	mov	fp, r5
    2456:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2458:	00002710 	.word	0x00002710
    245c:	00002711 	.word	0x00002711
    2460:	0000ffff 	.word	0x0000ffff

00002464 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    2464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    2466:	0080      	lsls	r0, r0, #2
    2468:	4b74      	ldr	r3, [pc, #464]	; (263c <_spi_interrupt_handler+0x1d8>)
    246a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    246c:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    246e:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2470:	5ce3      	ldrb	r3, [r4, r3]
    2472:	2237      	movs	r2, #55	; 0x37
    2474:	5ca7      	ldrb	r7, [r4, r2]
    2476:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    2478:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    247a:	7dae      	ldrb	r6, [r5, #22]
    247c:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    247e:	07f1      	lsls	r1, r6, #31
    2480:	d549      	bpl.n	2516 <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2482:	7963      	ldrb	r3, [r4, #5]
    2484:	2b01      	cmp	r3, #1
    2486:	d116      	bne.n	24b6 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    2488:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    248a:	2b00      	cmp	r3, #0
    248c:	d10f      	bne.n	24ae <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    248e:	4b6c      	ldr	r3, [pc, #432]	; (2640 <_spi_interrupt_handler+0x1dc>)
    2490:	881b      	ldrh	r3, [r3, #0]
    2492:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2494:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2496:	3b01      	subs	r3, #1
    2498:	b29b      	uxth	r3, r3
    249a:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    249c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    249e:	b29b      	uxth	r3, r3
    24a0:	2b00      	cmp	r3, #0
    24a2:	d101      	bne.n	24a8 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    24a4:	2301      	movs	r3, #1
    24a6:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    24a8:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    24aa:	2b01      	cmp	r3, #1
    24ac:	d103      	bne.n	24b6 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    24ae:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    24b0:	2b00      	cmp	r3, #0
    24b2:	d105      	bne.n	24c0 <_spi_interrupt_handler+0x5c>
    24b4:	e02f      	b.n	2516 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    24b6:	2b00      	cmp	r3, #0
    24b8:	d12d      	bne.n	2516 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
    24ba:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    24bc:	2b00      	cmp	r3, #0
    24be:	d02a      	beq.n	2516 <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    24c0:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    24c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    24c4:	7819      	ldrb	r1, [r3, #0]
    24c6:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    24c8:	1c58      	adds	r0, r3, #1
    24ca:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    24cc:	79a0      	ldrb	r0, [r4, #6]
    24ce:	2801      	cmp	r0, #1
    24d0:	d104      	bne.n	24dc <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    24d2:	7858      	ldrb	r0, [r3, #1]
    24d4:	0200      	lsls	r0, r0, #8
    24d6:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    24d8:	3302      	adds	r3, #2
    24da:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    24dc:	05cb      	lsls	r3, r1, #23
    24de:	0ddb      	lsrs	r3, r3, #23
    24e0:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    24e2:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    24e4:	3b01      	subs	r3, #1
    24e6:	b29b      	uxth	r3, r3
    24e8:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    24ea:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    24ec:	b29b      	uxth	r3, r3
    24ee:	2b00      	cmp	r3, #0
    24f0:	d111      	bne.n	2516 <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    24f2:	2301      	movs	r3, #1
    24f4:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    24f6:	7a63      	ldrb	r3, [r4, #9]
    24f8:	2b01      	cmp	r3, #1
    24fa:	d10c      	bne.n	2516 <_spi_interrupt_handler+0xb2>
    24fc:	79e3      	ldrb	r3, [r4, #7]
    24fe:	2b00      	cmp	r3, #0
    2500:	d109      	bne.n	2516 <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
    2502:	2303      	movs	r3, #3
    2504:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
    2506:	2200      	movs	r2, #0
    2508:	2338      	movs	r3, #56	; 0x38
    250a:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    250c:	07fa      	lsls	r2, r7, #31
    250e:	d502      	bpl.n	2516 <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
    2510:	1c20      	adds	r0, r4, #0
    2512:	68e3      	ldr	r3, [r4, #12]
    2514:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    2516:	0771      	lsls	r1, r6, #29
    2518:	d561      	bpl.n	25de <_spi_interrupt_handler+0x17a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    251a:	8b6b      	ldrh	r3, [r5, #26]
    251c:	075a      	lsls	r2, r3, #29
    251e:	d514      	bpl.n	254a <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    2520:	7a63      	ldrb	r3, [r4, #9]
    2522:	2b01      	cmp	r3, #1
    2524:	d00b      	beq.n	253e <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    2526:	221e      	movs	r2, #30
    2528:	2338      	movs	r3, #56	; 0x38
    252a:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    252c:	2303      	movs	r3, #3
    252e:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    2530:	2305      	movs	r3, #5
    2532:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    2534:	073b      	lsls	r3, r7, #28
    2536:	d502      	bpl.n	253e <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    2538:	1c20      	adds	r0, r4, #0
    253a:	69a1      	ldr	r1, [r4, #24]
    253c:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    253e:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    2540:	8b6a      	ldrh	r2, [r5, #26]
    2542:	2304      	movs	r3, #4
    2544:	4313      	orrs	r3, r2
    2546:	836b      	strh	r3, [r5, #26]
    2548:	e049      	b.n	25de <_spi_interrupt_handler+0x17a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    254a:	7a63      	ldrb	r3, [r4, #9]
    254c:	2b01      	cmp	r3, #1
    254e:	d116      	bne.n	257e <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2550:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    2552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2554:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2556:	3b01      	subs	r3, #1
    2558:	b29b      	uxth	r3, r3
    255a:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    255c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    255e:	b29b      	uxth	r3, r3
    2560:	2b00      	cmp	r3, #0
    2562:	d13c      	bne.n	25de <_spi_interrupt_handler+0x17a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2564:	2304      	movs	r3, #4
    2566:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    2568:	2200      	movs	r2, #0
    256a:	2338      	movs	r3, #56	; 0x38
    256c:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    256e:	2303      	movs	r3, #3
    2570:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    2572:	07fa      	lsls	r2, r7, #31
    2574:	d533      	bpl.n	25de <_spi_interrupt_handler+0x17a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    2576:	1c20      	adds	r0, r4, #0
    2578:	68e3      	ldr	r3, [r4, #12]
    257a:	4798      	blx	r3
    257c:	e02f      	b.n	25de <_spi_interrupt_handler+0x17a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    257e:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    2580:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2582:	05d2      	lsls	r2, r2, #23
    2584:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    2586:	b2d3      	uxtb	r3, r2
    2588:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    258a:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    258c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    258e:	1c59      	adds	r1, r3, #1
    2590:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2592:	79a1      	ldrb	r1, [r4, #6]
    2594:	2901      	cmp	r1, #1
    2596:	d104      	bne.n	25a2 <_spi_interrupt_handler+0x13e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    2598:	0a12      	lsrs	r2, r2, #8
    259a:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    259c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    259e:	3301      	adds	r3, #1
    25a0:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    25a2:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    25a4:	3b01      	subs	r3, #1
    25a6:	b29b      	uxth	r3, r3
    25a8:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    25aa:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    25ac:	b29b      	uxth	r3, r3
    25ae:	2b00      	cmp	r3, #0
    25b0:	d115      	bne.n	25de <_spi_interrupt_handler+0x17a>
					module->status = STATUS_OK;
    25b2:	2200      	movs	r2, #0
    25b4:	2338      	movs	r3, #56	; 0x38
    25b6:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    25b8:	2304      	movs	r3, #4
    25ba:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    25bc:	7a63      	ldrb	r3, [r4, #9]
    25be:	2b02      	cmp	r3, #2
    25c0:	d105      	bne.n	25ce <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    25c2:	077a      	lsls	r2, r7, #29
    25c4:	d50b      	bpl.n	25de <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    25c6:	1c20      	adds	r0, r4, #0
    25c8:	6963      	ldr	r3, [r4, #20]
    25ca:	4798      	blx	r3
    25cc:	e007      	b.n	25de <_spi_interrupt_handler+0x17a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    25ce:	7a63      	ldrb	r3, [r4, #9]
    25d0:	2b00      	cmp	r3, #0
    25d2:	d104      	bne.n	25de <_spi_interrupt_handler+0x17a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    25d4:	07b9      	lsls	r1, r7, #30
    25d6:	d502      	bpl.n	25de <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    25d8:	1c20      	adds	r0, r4, #0
    25da:	6922      	ldr	r2, [r4, #16]
    25dc:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    25de:	07b3      	lsls	r3, r6, #30
    25e0:	d513      	bpl.n	260a <_spi_interrupt_handler+0x1a6>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    25e2:	7963      	ldrb	r3, [r4, #5]
    25e4:	2b00      	cmp	r3, #0
    25e6:	d110      	bne.n	260a <_spi_interrupt_handler+0x1a6>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    25e8:	2307      	movs	r3, #7
    25ea:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    25ec:	2302      	movs	r3, #2
    25ee:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    25f0:	2303      	movs	r3, #3
    25f2:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    25f4:	2300      	movs	r3, #0
    25f6:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    25f8:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    25fa:	2338      	movs	r3, #56	; 0x38
    25fc:	2200      	movs	r2, #0
    25fe:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    2600:	06f9      	lsls	r1, r7, #27
    2602:	d502      	bpl.n	260a <_spi_interrupt_handler+0x1a6>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2604:	1c20      	adds	r0, r4, #0
    2606:	69e2      	ldr	r2, [r4, #28]
    2608:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    260a:	0733      	lsls	r3, r6, #28
    260c:	d50a      	bpl.n	2624 <_spi_interrupt_handler+0x1c0>
			if (module->mode == SPI_MODE_SLAVE) {
    260e:	7963      	ldrb	r3, [r4, #5]
    2610:	2b00      	cmp	r3, #0
    2612:	d107      	bne.n	2624 <_spi_interrupt_handler+0x1c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2614:	2308      	movs	r3, #8
    2616:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    2618:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    261a:	06b9      	lsls	r1, r7, #26
    261c:	d502      	bpl.n	2624 <_spi_interrupt_handler+0x1c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    261e:	1c20      	adds	r0, r4, #0
    2620:	6a22      	ldr	r2, [r4, #32]
    2622:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    2624:	09f6      	lsrs	r6, r6, #7
    2626:	d007      	beq.n	2638 <_spi_interrupt_handler+0x1d4>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2628:	2380      	movs	r3, #128	; 0x80
    262a:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    262c:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    262e:	067b      	lsls	r3, r7, #25
    2630:	d502      	bpl.n	2638 <_spi_interrupt_handler+0x1d4>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    2632:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2634:	1c20      	adds	r0, r4, #0
    2636:	4798      	blx	r3
		}
	}
#  endif
}
    2638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    263a:	46c0      	nop			; (mov r8, r8)
    263c:	20000c04 	.word	0x20000c04
    2640:	20000c00 	.word	0x20000c00

00002644 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2644:	4770      	bx	lr
    2646:	46c0      	nop			; (mov r8, r8)

00002648 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2648:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    264a:	4b0b      	ldr	r3, [pc, #44]	; (2678 <_sercom_set_handler+0x30>)
    264c:	781b      	ldrb	r3, [r3, #0]
    264e:	2b00      	cmp	r3, #0
    2650:	d10e      	bne.n	2670 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2652:	4c0a      	ldr	r4, [pc, #40]	; (267c <_sercom_set_handler+0x34>)
    2654:	4d0a      	ldr	r5, [pc, #40]	; (2680 <_sercom_set_handler+0x38>)
    2656:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2658:	4b0a      	ldr	r3, [pc, #40]	; (2684 <_sercom_set_handler+0x3c>)
    265a:	2200      	movs	r2, #0
    265c:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    265e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    2660:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2662:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2664:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2666:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2668:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    266a:	2201      	movs	r2, #1
    266c:	4b02      	ldr	r3, [pc, #8]	; (2678 <_sercom_set_handler+0x30>)
    266e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2670:	0080      	lsls	r0, r0, #2
    2672:	4b02      	ldr	r3, [pc, #8]	; (267c <_sercom_set_handler+0x34>)
    2674:	50c1      	str	r1, [r0, r3]
}
    2676:	bd30      	pop	{r4, r5, pc}
    2678:	200001d0 	.word	0x200001d0
    267c:	200001d4 	.word	0x200001d4
    2680:	00002645 	.word	0x00002645
    2684:	20000c04 	.word	0x20000c04

00002688 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2688:	b530      	push	{r4, r5, lr}
    268a:	b083      	sub	sp, #12
    268c:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    268e:	ac01      	add	r4, sp, #4
    2690:	1c20      	adds	r0, r4, #0
    2692:	4905      	ldr	r1, [pc, #20]	; (26a8 <_sercom_get_interrupt_vector+0x20>)
    2694:	2204      	movs	r2, #4
    2696:	4b05      	ldr	r3, [pc, #20]	; (26ac <_sercom_get_interrupt_vector+0x24>)
    2698:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    269a:	1c28      	adds	r0, r5, #0
    269c:	4b04      	ldr	r3, [pc, #16]	; (26b0 <_sercom_get_interrupt_vector+0x28>)
    269e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    26a0:	5620      	ldrsb	r0, [r4, r0]
}
    26a2:	b003      	add	sp, #12
    26a4:	bd30      	pop	{r4, r5, pc}
    26a6:	46c0      	nop			; (mov r8, r8)
    26a8:	00009e2c 	.word	0x00009e2c
    26ac:	00003285 	.word	0x00003285
    26b0:	00001f01 	.word	0x00001f01

000026b4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    26b4:	b508      	push	{r3, lr}
    26b6:	4b02      	ldr	r3, [pc, #8]	; (26c0 <SERCOM0_Handler+0xc>)
    26b8:	681b      	ldr	r3, [r3, #0]
    26ba:	2000      	movs	r0, #0
    26bc:	4798      	blx	r3
    26be:	bd08      	pop	{r3, pc}
    26c0:	200001d4 	.word	0x200001d4

000026c4 <SERCOM1_Handler>:
    26c4:	b508      	push	{r3, lr}
    26c6:	4b02      	ldr	r3, [pc, #8]	; (26d0 <SERCOM1_Handler+0xc>)
    26c8:	685b      	ldr	r3, [r3, #4]
    26ca:	2001      	movs	r0, #1
    26cc:	4798      	blx	r3
    26ce:	bd08      	pop	{r3, pc}
    26d0:	200001d4 	.word	0x200001d4

000026d4 <SERCOM2_Handler>:
    26d4:	b508      	push	{r3, lr}
    26d6:	4b02      	ldr	r3, [pc, #8]	; (26e0 <SERCOM2_Handler+0xc>)
    26d8:	689b      	ldr	r3, [r3, #8]
    26da:	2002      	movs	r0, #2
    26dc:	4798      	blx	r3
    26de:	bd08      	pop	{r3, pc}
    26e0:	200001d4 	.word	0x200001d4

000026e4 <SERCOM3_Handler>:
    26e4:	b508      	push	{r3, lr}
    26e6:	4b02      	ldr	r3, [pc, #8]	; (26f0 <SERCOM3_Handler+0xc>)
    26e8:	68db      	ldr	r3, [r3, #12]
    26ea:	2003      	movs	r0, #3
    26ec:	4798      	blx	r3
    26ee:	bd08      	pop	{r3, pc}
    26f0:	200001d4 	.word	0x200001d4

000026f4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    26f4:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    26f6:	2000      	movs	r0, #0
    26f8:	4b08      	ldr	r3, [pc, #32]	; (271c <delay_init+0x28>)
    26fa:	4798      	blx	r3
	cycles_per_ms /= 1000;
    26fc:	4c08      	ldr	r4, [pc, #32]	; (2720 <delay_init+0x2c>)
    26fe:	21fa      	movs	r1, #250	; 0xfa
    2700:	0089      	lsls	r1, r1, #2
    2702:	47a0      	blx	r4
    2704:	4b07      	ldr	r3, [pc, #28]	; (2724 <delay_init+0x30>)
    2706:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    2708:	21fa      	movs	r1, #250	; 0xfa
    270a:	0089      	lsls	r1, r1, #2
    270c:	47a0      	blx	r4
    270e:	4b06      	ldr	r3, [pc, #24]	; (2728 <delay_init+0x34>)
    2710:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    2712:	2205      	movs	r2, #5
    2714:	4b05      	ldr	r3, [pc, #20]	; (272c <delay_init+0x38>)
    2716:	601a      	str	r2, [r3, #0]
}
    2718:	bd10      	pop	{r4, pc}
    271a:	46c0      	nop			; (mov r8, r8)
    271c:	00002cc9 	.word	0x00002cc9
    2720:	00007145 	.word	0x00007145
    2724:	20000018 	.word	0x20000018
    2728:	20000014 	.word	0x20000014
    272c:	e000e010 	.word	0xe000e010

00002730 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    2730:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    2732:	4b08      	ldr	r3, [pc, #32]	; (2754 <delay_cycles_ms+0x24>)
    2734:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    2736:	4a08      	ldr	r2, [pc, #32]	; (2758 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    2738:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    273a:	2180      	movs	r1, #128	; 0x80
    273c:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    273e:	e006      	b.n	274e <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    2740:	2c00      	cmp	r4, #0
    2742:	d004      	beq.n	274e <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    2744:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    2746:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    2748:	6813      	ldr	r3, [r2, #0]
    274a:	420b      	tst	r3, r1
    274c:	d0fc      	beq.n	2748 <delay_cycles_ms+0x18>
    274e:	3801      	subs	r0, #1
    2750:	d2f6      	bcs.n	2740 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    2752:	bd30      	pop	{r4, r5, pc}
    2754:	20000018 	.word	0x20000018
    2758:	e000e010 	.word	0xe000e010

0000275c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    275c:	b500      	push	{lr}
    275e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2760:	ab01      	add	r3, sp, #4
    2762:	2280      	movs	r2, #128	; 0x80
    2764:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2766:	780a      	ldrb	r2, [r1, #0]
    2768:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    276a:	784a      	ldrb	r2, [r1, #1]
    276c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    276e:	788a      	ldrb	r2, [r1, #2]
    2770:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2772:	1c19      	adds	r1, r3, #0
    2774:	4b01      	ldr	r3, [pc, #4]	; (277c <port_pin_set_config+0x20>)
    2776:	4798      	blx	r3
}
    2778:	b003      	add	sp, #12
    277a:	bd00      	pop	{pc}
    277c:	00002ebd 	.word	0x00002ebd

00002780 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2780:	4770      	bx	lr
    2782:	46c0      	nop			; (mov r8, r8)

00002784 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2784:	4b0c      	ldr	r3, [pc, #48]	; (27b8 <cpu_irq_enter_critical+0x34>)
    2786:	681b      	ldr	r3, [r3, #0]
    2788:	2b00      	cmp	r3, #0
    278a:	d110      	bne.n	27ae <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    278c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2790:	2b00      	cmp	r3, #0
    2792:	d109      	bne.n	27a8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    2794:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2796:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    279a:	2200      	movs	r2, #0
    279c:	4b07      	ldr	r3, [pc, #28]	; (27bc <cpu_irq_enter_critical+0x38>)
    279e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    27a0:	2201      	movs	r2, #1
    27a2:	4b07      	ldr	r3, [pc, #28]	; (27c0 <cpu_irq_enter_critical+0x3c>)
    27a4:	701a      	strb	r2, [r3, #0]
    27a6:	e002      	b.n	27ae <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    27a8:	2200      	movs	r2, #0
    27aa:	4b05      	ldr	r3, [pc, #20]	; (27c0 <cpu_irq_enter_critical+0x3c>)
    27ac:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    27ae:	4b02      	ldr	r3, [pc, #8]	; (27b8 <cpu_irq_enter_critical+0x34>)
    27b0:	681a      	ldr	r2, [r3, #0]
    27b2:	3201      	adds	r2, #1
    27b4:	601a      	str	r2, [r3, #0]
}
    27b6:	4770      	bx	lr
    27b8:	200001e4 	.word	0x200001e4
    27bc:	2000001c 	.word	0x2000001c
    27c0:	200001e8 	.word	0x200001e8

000027c4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    27c4:	4b08      	ldr	r3, [pc, #32]	; (27e8 <cpu_irq_leave_critical+0x24>)
    27c6:	681a      	ldr	r2, [r3, #0]
    27c8:	3a01      	subs	r2, #1
    27ca:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    27cc:	681b      	ldr	r3, [r3, #0]
    27ce:	2b00      	cmp	r3, #0
    27d0:	d109      	bne.n	27e6 <cpu_irq_leave_critical+0x22>
    27d2:	4b06      	ldr	r3, [pc, #24]	; (27ec <cpu_irq_leave_critical+0x28>)
    27d4:	781b      	ldrb	r3, [r3, #0]
    27d6:	2b00      	cmp	r3, #0
    27d8:	d005      	beq.n	27e6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    27da:	2201      	movs	r2, #1
    27dc:	4b04      	ldr	r3, [pc, #16]	; (27f0 <cpu_irq_leave_critical+0x2c>)
    27de:	701a      	strb	r2, [r3, #0]
    27e0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    27e4:	b662      	cpsie	i
	}
}
    27e6:	4770      	bx	lr
    27e8:	200001e4 	.word	0x200001e4
    27ec:	200001e8 	.word	0x200001e8
    27f0:	2000001c 	.word	0x2000001c

000027f4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    27f4:	b508      	push	{r3, lr}
	switch (clock_source) {
    27f6:	2808      	cmp	r0, #8
    27f8:	d834      	bhi.n	2864 <system_clock_source_get_hz+0x70>
    27fa:	0080      	lsls	r0, r0, #2
    27fc:	4b1b      	ldr	r3, [pc, #108]	; (286c <system_clock_source_get_hz+0x78>)
    27fe:	581b      	ldr	r3, [r3, r0]
    2800:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2802:	2080      	movs	r0, #128	; 0x80
    2804:	0200      	lsls	r0, r0, #8
    2806:	e030      	b.n	286a <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2808:	4b19      	ldr	r3, [pc, #100]	; (2870 <system_clock_source_get_hz+0x7c>)
    280a:	6918      	ldr	r0, [r3, #16]
    280c:	e02d      	b.n	286a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    280e:	4b19      	ldr	r3, [pc, #100]	; (2874 <system_clock_source_get_hz+0x80>)
    2810:	6a18      	ldr	r0, [r3, #32]
    2812:	0580      	lsls	r0, r0, #22
    2814:	0f80      	lsrs	r0, r0, #30
    2816:	4b18      	ldr	r3, [pc, #96]	; (2878 <system_clock_source_get_hz+0x84>)
    2818:	40c3      	lsrs	r3, r0
    281a:	1c18      	adds	r0, r3, #0
    281c:	e025      	b.n	286a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    281e:	4b14      	ldr	r3, [pc, #80]	; (2870 <system_clock_source_get_hz+0x7c>)
    2820:	6958      	ldr	r0, [r3, #20]
    2822:	e022      	b.n	286a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2824:	4b12      	ldr	r3, [pc, #72]	; (2870 <system_clock_source_get_hz+0x7c>)
    2826:	681b      	ldr	r3, [r3, #0]
    2828:	2002      	movs	r0, #2
    282a:	4018      	ands	r0, r3
    282c:	d01d      	beq.n	286a <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    282e:	4911      	ldr	r1, [pc, #68]	; (2874 <system_clock_source_get_hz+0x80>)
    2830:	2210      	movs	r2, #16
    2832:	68cb      	ldr	r3, [r1, #12]
    2834:	421a      	tst	r2, r3
    2836:	d0fc      	beq.n	2832 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2838:	4b0d      	ldr	r3, [pc, #52]	; (2870 <system_clock_source_get_hz+0x7c>)
    283a:	681b      	ldr	r3, [r3, #0]
    283c:	075a      	lsls	r2, r3, #29
    283e:	d513      	bpl.n	2868 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2840:	2000      	movs	r0, #0
    2842:	4b0e      	ldr	r3, [pc, #56]	; (287c <system_clock_source_get_hz+0x88>)
    2844:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2846:	4b0a      	ldr	r3, [pc, #40]	; (2870 <system_clock_source_get_hz+0x7c>)
    2848:	689b      	ldr	r3, [r3, #8]
    284a:	041b      	lsls	r3, r3, #16
    284c:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    284e:	4358      	muls	r0, r3
    2850:	e00b      	b.n	286a <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2852:	2350      	movs	r3, #80	; 0x50
    2854:	4a07      	ldr	r2, [pc, #28]	; (2874 <system_clock_source_get_hz+0x80>)
    2856:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2858:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    285a:	075a      	lsls	r2, r3, #29
    285c:	d505      	bpl.n	286a <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    285e:	4b04      	ldr	r3, [pc, #16]	; (2870 <system_clock_source_get_hz+0x7c>)
    2860:	68d8      	ldr	r0, [r3, #12]
    2862:	e002      	b.n	286a <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2864:	2000      	movs	r0, #0
    2866:	e000      	b.n	286a <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2868:	4805      	ldr	r0, [pc, #20]	; (2880 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    286a:	bd08      	pop	{r3, pc}
    286c:	00009e30 	.word	0x00009e30
    2870:	200001ec 	.word	0x200001ec
    2874:	40000800 	.word	0x40000800
    2878:	007a1200 	.word	0x007a1200
    287c:	00002dfd 	.word	0x00002dfd
    2880:	02dc6c00 	.word	0x02dc6c00

00002884 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2884:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2886:	4b0c      	ldr	r3, [pc, #48]	; (28b8 <system_clock_source_osc8m_set_config+0x34>)
    2888:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    288a:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    288c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    288e:	7840      	ldrb	r0, [r0, #1]
    2890:	2201      	movs	r2, #1
    2892:	4010      	ands	r0, r2
    2894:	0180      	lsls	r0, r0, #6
    2896:	2640      	movs	r6, #64	; 0x40
    2898:	43b4      	bics	r4, r6
    289a:	4304      	orrs	r4, r0
    289c:	402a      	ands	r2, r5
    289e:	01d0      	lsls	r0, r2, #7
    28a0:	2280      	movs	r2, #128	; 0x80
    28a2:	4394      	bics	r4, r2
    28a4:	1c22      	adds	r2, r4, #0
    28a6:	4302      	orrs	r2, r0
    28a8:	2003      	movs	r0, #3
    28aa:	4001      	ands	r1, r0
    28ac:	0209      	lsls	r1, r1, #8
    28ae:	4803      	ldr	r0, [pc, #12]	; (28bc <system_clock_source_osc8m_set_config+0x38>)
    28b0:	4002      	ands	r2, r0
    28b2:	430a      	orrs	r2, r1
    28b4:	621a      	str	r2, [r3, #32]
}
    28b6:	bd70      	pop	{r4, r5, r6, pc}
    28b8:	40000800 	.word	0x40000800
    28bc:	fffffcff 	.word	0xfffffcff

000028c0 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    28c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    28c2:	465f      	mov	r7, fp
    28c4:	4656      	mov	r6, sl
    28c6:	464d      	mov	r5, r9
    28c8:	4644      	mov	r4, r8
    28ca:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    28cc:	4a25      	ldr	r2, [pc, #148]	; (2964 <system_clock_source_xosc32k_set_config+0xa4>)
    28ce:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
    28d0:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    28d2:	7803      	ldrb	r3, [r0, #0]
    28d4:	4259      	negs	r1, r3
    28d6:	4159      	adcs	r1, r3
    28d8:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    28da:	7883      	ldrb	r3, [r0, #2]
    28dc:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
    28de:	78c1      	ldrb	r1, [r0, #3]
    28e0:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
    28e2:	7903      	ldrb	r3, [r0, #4]
    28e4:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
    28e6:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    28e8:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
    28ea:	7b81      	ldrb	r1, [r0, #14]
    28ec:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    28ee:	6880      	ldr	r0, [r0, #8]
    28f0:	4b1d      	ldr	r3, [pc, #116]	; (2968 <system_clock_source_xosc32k_set_config+0xa8>)
    28f2:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    28f4:	2301      	movs	r3, #1
    28f6:	4651      	mov	r1, sl
    28f8:	0088      	lsls	r0, r1, #2
    28fa:	2104      	movs	r1, #4
    28fc:	438c      	bics	r4, r1
    28fe:	4304      	orrs	r4, r0
    2900:	4648      	mov	r0, r9
    2902:	4018      	ands	r0, r3
    2904:	00c0      	lsls	r0, r0, #3
    2906:	2108      	movs	r1, #8
    2908:	438c      	bics	r4, r1
    290a:	4304      	orrs	r4, r0
    290c:	4640      	mov	r0, r8
    290e:	4018      	ands	r0, r3
    2910:	0100      	lsls	r0, r0, #4
    2912:	2110      	movs	r1, #16
    2914:	438c      	bics	r4, r1
    2916:	4304      	orrs	r4, r0
    2918:	4660      	mov	r0, ip
    291a:	4018      	ands	r0, r3
    291c:	0140      	lsls	r0, r0, #5
    291e:	2120      	movs	r1, #32
    2920:	438c      	bics	r4, r1
    2922:	4304      	orrs	r4, r0
    2924:	1c18      	adds	r0, r3, #0
    2926:	4038      	ands	r0, r7
    2928:	0180      	lsls	r0, r0, #6
    292a:	2740      	movs	r7, #64	; 0x40
    292c:	43bc      	bics	r4, r7
    292e:	4304      	orrs	r4, r0
    2930:	1c18      	adds	r0, r3, #0
    2932:	4030      	ands	r0, r6
    2934:	01c0      	lsls	r0, r0, #7
    2936:	2680      	movs	r6, #128	; 0x80
    2938:	43b4      	bics	r4, r6
    293a:	4304      	orrs	r4, r0
    293c:	2007      	movs	r0, #7
    293e:	4028      	ands	r0, r5
    2940:	0200      	lsls	r0, r0, #8
    2942:	4d0a      	ldr	r5, [pc, #40]	; (296c <system_clock_source_xosc32k_set_config+0xac>)
    2944:	402c      	ands	r4, r5
    2946:	4304      	orrs	r4, r0
    2948:	4659      	mov	r1, fp
    294a:	400b      	ands	r3, r1
    294c:	0319      	lsls	r1, r3, #12
    294e:	4808      	ldr	r0, [pc, #32]	; (2970 <system_clock_source_xosc32k_set_config+0xb0>)
    2950:	1c23      	adds	r3, r4, #0
    2952:	4003      	ands	r3, r0
    2954:	430b      	orrs	r3, r1
    2956:	8293      	strh	r3, [r2, #20]
}
    2958:	bc3c      	pop	{r2, r3, r4, r5}
    295a:	4690      	mov	r8, r2
    295c:	4699      	mov	r9, r3
    295e:	46a2      	mov	sl, r4
    2960:	46ab      	mov	fp, r5
    2962:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2964:	40000800 	.word	0x40000800
    2968:	200001ec 	.word	0x200001ec
    296c:	fffff8ff 	.word	0xfffff8ff
    2970:	ffffefff 	.word	0xffffefff

00002974 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2974:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2976:	7a02      	ldrb	r2, [r0, #8]
    2978:	0692      	lsls	r2, r2, #26
    297a:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    297c:	8943      	ldrh	r3, [r0, #10]
    297e:	059b      	lsls	r3, r3, #22
    2980:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2982:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2984:	4b15      	ldr	r3, [pc, #84]	; (29dc <system_clock_source_dfll_set_config+0x68>)
    2986:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2988:	8881      	ldrh	r1, [r0, #4]
    298a:	8842      	ldrh	r2, [r0, #2]
    298c:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    298e:	79c4      	ldrb	r4, [r0, #7]
    2990:	7982      	ldrb	r2, [r0, #6]
    2992:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2994:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2996:	7841      	ldrb	r1, [r0, #1]
    2998:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    299a:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    299c:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    299e:	7803      	ldrb	r3, [r0, #0]
    29a0:	2b04      	cmp	r3, #4
    29a2:	d10f      	bne.n	29c4 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    29a4:	7b02      	ldrb	r2, [r0, #12]
    29a6:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    29a8:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    29aa:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    29ac:	89c3      	ldrh	r3, [r0, #14]
    29ae:	041b      	lsls	r3, r3, #16
    29b0:	490b      	ldr	r1, [pc, #44]	; (29e0 <system_clock_source_dfll_set_config+0x6c>)
    29b2:	400b      	ands	r3, r1
    29b4:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    29b6:	4b09      	ldr	r3, [pc, #36]	; (29dc <system_clock_source_dfll_set_config+0x68>)
    29b8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    29ba:	6819      	ldr	r1, [r3, #0]
    29bc:	2204      	movs	r2, #4
    29be:	430a      	orrs	r2, r1
    29c0:	601a      	str	r2, [r3, #0]
    29c2:	e009      	b.n	29d8 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    29c4:	2b20      	cmp	r3, #32
    29c6:	d107      	bne.n	29d8 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    29c8:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    29ca:	4b04      	ldr	r3, [pc, #16]	; (29dc <system_clock_source_dfll_set_config+0x68>)
    29cc:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    29ce:	6819      	ldr	r1, [r3, #0]
    29d0:	2284      	movs	r2, #132	; 0x84
    29d2:	00d2      	lsls	r2, r2, #3
    29d4:	430a      	orrs	r2, r1
    29d6:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    29d8:	bd10      	pop	{r4, pc}
    29da:	46c0      	nop			; (mov r8, r8)
    29dc:	200001ec 	.word	0x200001ec
    29e0:	03ff0000 	.word	0x03ff0000

000029e4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    29e4:	2808      	cmp	r0, #8
    29e6:	d843      	bhi.n	2a70 <system_clock_source_enable+0x8c>
    29e8:	0080      	lsls	r0, r0, #2
    29ea:	4b22      	ldr	r3, [pc, #136]	; (2a74 <system_clock_source_enable+0x90>)
    29ec:	581b      	ldr	r3, [r3, r0]
    29ee:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    29f0:	2000      	movs	r0, #0
    29f2:	e03e      	b.n	2a72 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    29f4:	4b20      	ldr	r3, [pc, #128]	; (2a78 <system_clock_source_enable+0x94>)
    29f6:	6a19      	ldr	r1, [r3, #32]
    29f8:	2202      	movs	r2, #2
    29fa:	430a      	orrs	r2, r1
    29fc:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    29fe:	2000      	movs	r0, #0
    2a00:	e037      	b.n	2a72 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2a02:	4b1d      	ldr	r3, [pc, #116]	; (2a78 <system_clock_source_enable+0x94>)
    2a04:	6999      	ldr	r1, [r3, #24]
    2a06:	2202      	movs	r2, #2
    2a08:	430a      	orrs	r2, r1
    2a0a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a0c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2a0e:	e030      	b.n	2a72 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2a10:	4b19      	ldr	r3, [pc, #100]	; (2a78 <system_clock_source_enable+0x94>)
    2a12:	8a19      	ldrh	r1, [r3, #16]
    2a14:	2202      	movs	r2, #2
    2a16:	430a      	orrs	r2, r1
    2a18:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a1a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2a1c:	e029      	b.n	2a72 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2a1e:	4b16      	ldr	r3, [pc, #88]	; (2a78 <system_clock_source_enable+0x94>)
    2a20:	8a99      	ldrh	r1, [r3, #20]
    2a22:	2202      	movs	r2, #2
    2a24:	430a      	orrs	r2, r1
    2a26:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a28:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2a2a:	e022      	b.n	2a72 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2a2c:	4b13      	ldr	r3, [pc, #76]	; (2a7c <system_clock_source_enable+0x98>)
    2a2e:	6819      	ldr	r1, [r3, #0]
    2a30:	2202      	movs	r2, #2
    2a32:	430a      	orrs	r2, r1
    2a34:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    2a36:	681a      	ldr	r2, [r3, #0]
    2a38:	4b11      	ldr	r3, [pc, #68]	; (2a80 <system_clock_source_enable+0x9c>)
    2a3a:	401a      	ands	r2, r3
    2a3c:	4b0e      	ldr	r3, [pc, #56]	; (2a78 <system_clock_source_enable+0x94>)
    2a3e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2a40:	1c19      	adds	r1, r3, #0
    2a42:	2210      	movs	r2, #16
    2a44:	68cb      	ldr	r3, [r1, #12]
    2a46:	421a      	tst	r2, r3
    2a48:	d0fc      	beq.n	2a44 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2a4a:	4a0c      	ldr	r2, [pc, #48]	; (2a7c <system_clock_source_enable+0x98>)
    2a4c:	6891      	ldr	r1, [r2, #8]
    2a4e:	4b0a      	ldr	r3, [pc, #40]	; (2a78 <system_clock_source_enable+0x94>)
    2a50:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2a52:	6851      	ldr	r1, [r2, #4]
    2a54:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2a56:	6812      	ldr	r2, [r2, #0]
    2a58:	b292      	uxth	r2, r2
    2a5a:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a5c:	2000      	movs	r0, #0
    2a5e:	e008      	b.n	2a72 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2a60:	4a05      	ldr	r2, [pc, #20]	; (2a78 <system_clock_source_enable+0x94>)
    2a62:	2344      	movs	r3, #68	; 0x44
    2a64:	5cd0      	ldrb	r0, [r2, r3]
    2a66:	2102      	movs	r1, #2
    2a68:	4301      	orrs	r1, r0
    2a6a:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2a6c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2a6e:	e000      	b.n	2a72 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2a70:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2a72:	4770      	bx	lr
    2a74:	00009e54 	.word	0x00009e54
    2a78:	40000800 	.word	0x40000800
    2a7c:	200001ec 	.word	0x200001ec
    2a80:	0000ff7f 	.word	0x0000ff7f

00002a84 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2a84:	b570      	push	{r4, r5, r6, lr}
    2a86:	b08e      	sub	sp, #56	; 0x38
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2a88:	22c2      	movs	r2, #194	; 0xc2
    2a8a:	00d2      	lsls	r2, r2, #3
    2a8c:	4b3c      	ldr	r3, [pc, #240]	; (2b80 <system_clock_init+0xfc>)
    2a8e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2a90:	4a3c      	ldr	r2, [pc, #240]	; (2b84 <system_clock_init+0x100>)
    2a92:	6851      	ldr	r1, [r2, #4]
    2a94:	231e      	movs	r3, #30
    2a96:	4399      	bics	r1, r3
    2a98:	2302      	movs	r3, #2
    2a9a:	4319      	orrs	r1, r3
    2a9c:	6051      	str	r1, [r2, #4]
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    2a9e:	aa01      	add	r2, sp, #4
    2aa0:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2aa2:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2aa4:	4d38      	ldr	r5, [pc, #224]	; (2b88 <system_clock_init+0x104>)
    2aa6:	b2e0      	uxtb	r0, r4
    2aa8:	a901      	add	r1, sp, #4
    2aaa:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2aac:	3401      	adds	r4, #1
    2aae:	2c25      	cmp	r4, #37	; 0x25
    2ab0:	d1f9      	bne.n	2aa6 <system_clock_init+0x22>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    2ab2:	a80a      	add	r0, sp, #40	; 0x28
    2ab4:	2300      	movs	r3, #0
    2ab6:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
    2ab8:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    2aba:	2280      	movs	r2, #128	; 0x80
    2abc:	0212      	lsls	r2, r2, #8
    2abe:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    2ac0:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    2ac2:	2201      	movs	r2, #1
    2ac4:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    2ac6:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    2ac8:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    2aca:	2206      	movs	r2, #6
    2acc:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    2ace:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    2ad0:	4b2e      	ldr	r3, [pc, #184]	; (2b8c <system_clock_init+0x108>)
    2ad2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    2ad4:	2005      	movs	r0, #5
    2ad6:	4b2e      	ldr	r3, [pc, #184]	; (2b90 <system_clock_init+0x10c>)
    2ad8:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2ada:	4929      	ldr	r1, [pc, #164]	; (2b80 <system_clock_init+0xfc>)
    2adc:	2202      	movs	r2, #2
    2ade:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    2ae0:	421a      	tst	r2, r3
    2ae2:	d0fc      	beq.n	2ade <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    2ae4:	4b26      	ldr	r3, [pc, #152]	; (2b80 <system_clock_init+0xfc>)
    2ae6:	8a99      	ldrh	r1, [r3, #20]
    2ae8:	2280      	movs	r2, #128	; 0x80
    2aea:	430a      	orrs	r2, r1
    2aec:	829a      	strh	r2, [r3, #20]
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2aee:	a805      	add	r0, sp, #20
    2af0:	2300      	movs	r3, #0
    2af2:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2af4:	2400      	movs	r4, #0
    2af6:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2af8:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2afa:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2afc:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    2afe:	2207      	movs	r2, #7
    2b00:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2b02:	233f      	movs	r3, #63	; 0x3f
    2b04:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2b06:	2106      	movs	r1, #6
    2b08:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2b0a:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2b0c:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2b0e:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2b10:	4b20      	ldr	r3, [pc, #128]	; (2b94 <system_clock_init+0x110>)
    2b12:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2b14:	a804      	add	r0, sp, #16
    2b16:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2b18:	2601      	movs	r6, #1
    2b1a:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2b1c:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2b1e:	4b1e      	ldr	r3, [pc, #120]	; (2b98 <system_clock_init+0x114>)
    2b20:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2b22:	2006      	movs	r0, #6
    2b24:	4d1a      	ldr	r5, [pc, #104]	; (2b90 <system_clock_init+0x10c>)
    2b26:	47a8      	blx	r5


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2b28:	4b1c      	ldr	r3, [pc, #112]	; (2b9c <system_clock_init+0x118>)
    2b2a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2b2c:	a901      	add	r1, sp, #4
    2b2e:	604e      	str	r6, [r1, #4]
	config->high_when_disabled = false;
    2b30:	704c      	strb	r4, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2b32:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    2b34:	724c      	strb	r4, [r1, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(8, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2b36:	2305      	movs	r3, #5
    2b38:	700b      	strb	r3, [r1, #0]
    2b3a:	2001      	movs	r0, #1
    2b3c:	4b18      	ldr	r3, [pc, #96]	; (2ba0 <system_clock_init+0x11c>)
    2b3e:	4798      	blx	r3
    2b40:	2001      	movs	r0, #1
    2b42:	4b18      	ldr	r3, [pc, #96]	; (2ba4 <system_clock_init+0x120>)
    2b44:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2b46:	2007      	movs	r0, #7
    2b48:	47a8      	blx	r5

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2b4a:	490d      	ldr	r1, [pc, #52]	; (2b80 <system_clock_init+0xfc>)
    2b4c:	2210      	movs	r2, #16
    2b4e:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2b50:	421a      	tst	r2, r3
    2b52:	d0fc      	beq.n	2b4e <system_clock_init+0xca>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2b54:	4a14      	ldr	r2, [pc, #80]	; (2ba8 <system_clock_init+0x124>)
    2b56:	2300      	movs	r3, #0
    2b58:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2b5a:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2b5c:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2b5e:	a901      	add	r1, sp, #4
    2b60:	2201      	movs	r2, #1
    2b62:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2b64:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2b66:	2206      	movs	r2, #6
    2b68:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2b6a:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2b6c:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2b6e:	2000      	movs	r0, #0
    2b70:	4b0b      	ldr	r3, [pc, #44]	; (2ba0 <system_clock_init+0x11c>)
    2b72:	4798      	blx	r3
    2b74:	2000      	movs	r0, #0
    2b76:	4b0b      	ldr	r3, [pc, #44]	; (2ba4 <system_clock_init+0x120>)
    2b78:	4798      	blx	r3
#endif
}
    2b7a:	b00e      	add	sp, #56	; 0x38
    2b7c:	bd70      	pop	{r4, r5, r6, pc}
    2b7e:	46c0      	nop			; (mov r8, r8)
    2b80:	40000800 	.word	0x40000800
    2b84:	41004000 	.word	0x41004000
    2b88:	00002de1 	.word	0x00002de1
    2b8c:	000028c1 	.word	0x000028c1
    2b90:	000029e5 	.word	0x000029e5
    2b94:	00002975 	.word	0x00002975
    2b98:	00002885 	.word	0x00002885
    2b9c:	00002bad 	.word	0x00002bad
    2ba0:	00002bd1 	.word	0x00002bd1
    2ba4:	00002c85 	.word	0x00002c85
    2ba8:	40000400 	.word	0x40000400

00002bac <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2bac:	4b06      	ldr	r3, [pc, #24]	; (2bc8 <system_gclk_init+0x1c>)
    2bae:	6999      	ldr	r1, [r3, #24]
    2bb0:	2208      	movs	r2, #8
    2bb2:	430a      	orrs	r2, r1
    2bb4:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2bb6:	2201      	movs	r2, #1
    2bb8:	4b04      	ldr	r3, [pc, #16]	; (2bcc <system_gclk_init+0x20>)
    2bba:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2bbc:	1c19      	adds	r1, r3, #0
    2bbe:	780b      	ldrb	r3, [r1, #0]
    2bc0:	4213      	tst	r3, r2
    2bc2:	d1fc      	bne.n	2bbe <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2bc4:	4770      	bx	lr
    2bc6:	46c0      	nop			; (mov r8, r8)
    2bc8:	40000400 	.word	0x40000400
    2bcc:	40000c00 	.word	0x40000c00

00002bd0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2bd2:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2bd4:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2bd6:	780d      	ldrb	r5, [r1, #0]
    2bd8:	022d      	lsls	r5, r5, #8
    2bda:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2bdc:	784b      	ldrb	r3, [r1, #1]
    2bde:	2b00      	cmp	r3, #0
    2be0:	d002      	beq.n	2be8 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2be2:	2380      	movs	r3, #128	; 0x80
    2be4:	02db      	lsls	r3, r3, #11
    2be6:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2be8:	7a4b      	ldrb	r3, [r1, #9]
    2bea:	2b00      	cmp	r3, #0
    2bec:	d002      	beq.n	2bf4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2bee:	2380      	movs	r3, #128	; 0x80
    2bf0:	031b      	lsls	r3, r3, #12
    2bf2:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2bf4:	684c      	ldr	r4, [r1, #4]
    2bf6:	2c01      	cmp	r4, #1
    2bf8:	d917      	bls.n	2c2a <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2bfa:	1e63      	subs	r3, r4, #1
    2bfc:	421c      	tst	r4, r3
    2bfe:	d10f      	bne.n	2c20 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2c00:	2c02      	cmp	r4, #2
    2c02:	d906      	bls.n	2c12 <system_gclk_gen_set_config+0x42>
    2c04:	2302      	movs	r3, #2
    2c06:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2c08:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2c0a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2c0c:	429c      	cmp	r4, r3
    2c0e:	d8fb      	bhi.n	2c08 <system_gclk_gen_set_config+0x38>
    2c10:	e000      	b.n	2c14 <system_gclk_gen_set_config+0x44>
    2c12:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2c14:	0217      	lsls	r7, r2, #8
    2c16:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2c18:	2380      	movs	r3, #128	; 0x80
    2c1a:	035b      	lsls	r3, r3, #13
    2c1c:	431d      	orrs	r5, r3
    2c1e:	e004      	b.n	2c2a <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2c20:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2c22:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2c24:	2380      	movs	r3, #128	; 0x80
    2c26:	029b      	lsls	r3, r3, #10
    2c28:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2c2a:	7a0b      	ldrb	r3, [r1, #8]
    2c2c:	2b00      	cmp	r3, #0
    2c2e:	d002      	beq.n	2c36 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2c30:	2380      	movs	r3, #128	; 0x80
    2c32:	039b      	lsls	r3, r3, #14
    2c34:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c36:	4a0f      	ldr	r2, [pc, #60]	; (2c74 <system_gclk_gen_set_config+0xa4>)
    2c38:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2c3a:	b25b      	sxtb	r3, r3
    2c3c:	2b00      	cmp	r3, #0
    2c3e:	dbfb      	blt.n	2c38 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c40:	4b0d      	ldr	r3, [pc, #52]	; (2c78 <system_gclk_gen_set_config+0xa8>)
    2c42:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2c44:	4b0d      	ldr	r3, [pc, #52]	; (2c7c <system_gclk_gen_set_config+0xac>)
    2c46:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c48:	4a0a      	ldr	r2, [pc, #40]	; (2c74 <system_gclk_gen_set_config+0xa4>)
    2c4a:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2c4c:	b25b      	sxtb	r3, r3
    2c4e:	2b00      	cmp	r3, #0
    2c50:	dbfb      	blt.n	2c4a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2c52:	4b08      	ldr	r3, [pc, #32]	; (2c74 <system_gclk_gen_set_config+0xa4>)
    2c54:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c56:	1c1a      	adds	r2, r3, #0
    2c58:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2c5a:	b25b      	sxtb	r3, r3
    2c5c:	2b00      	cmp	r3, #0
    2c5e:	dbfb      	blt.n	2c58 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2c60:	4b04      	ldr	r3, [pc, #16]	; (2c74 <system_gclk_gen_set_config+0xa4>)
    2c62:	6859      	ldr	r1, [r3, #4]
    2c64:	2280      	movs	r2, #128	; 0x80
    2c66:	0252      	lsls	r2, r2, #9
    2c68:	400a      	ands	r2, r1
    2c6a:	4315      	orrs	r5, r2
    2c6c:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c6e:	4b04      	ldr	r3, [pc, #16]	; (2c80 <system_gclk_gen_set_config+0xb0>)
    2c70:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2c74:	40000c00 	.word	0x40000c00
    2c78:	00002785 	.word	0x00002785
    2c7c:	40000c08 	.word	0x40000c08
    2c80:	000027c5 	.word	0x000027c5

00002c84 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2c84:	b510      	push	{r4, lr}
    2c86:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c88:	4a0b      	ldr	r2, [pc, #44]	; (2cb8 <system_gclk_gen_enable+0x34>)
    2c8a:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2c8c:	b25b      	sxtb	r3, r3
    2c8e:	2b00      	cmp	r3, #0
    2c90:	dbfb      	blt.n	2c8a <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c92:	4b0a      	ldr	r3, [pc, #40]	; (2cbc <system_gclk_gen_enable+0x38>)
    2c94:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2c96:	4b0a      	ldr	r3, [pc, #40]	; (2cc0 <system_gclk_gen_enable+0x3c>)
    2c98:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c9a:	4a07      	ldr	r2, [pc, #28]	; (2cb8 <system_gclk_gen_enable+0x34>)
    2c9c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2c9e:	b25b      	sxtb	r3, r3
    2ca0:	2b00      	cmp	r3, #0
    2ca2:	dbfb      	blt.n	2c9c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2ca4:	4b04      	ldr	r3, [pc, #16]	; (2cb8 <system_gclk_gen_enable+0x34>)
    2ca6:	6859      	ldr	r1, [r3, #4]
    2ca8:	2280      	movs	r2, #128	; 0x80
    2caa:	0252      	lsls	r2, r2, #9
    2cac:	430a      	orrs	r2, r1
    2cae:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2cb0:	4b04      	ldr	r3, [pc, #16]	; (2cc4 <system_gclk_gen_enable+0x40>)
    2cb2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2cb4:	bd10      	pop	{r4, pc}
    2cb6:	46c0      	nop			; (mov r8, r8)
    2cb8:	40000c00 	.word	0x40000c00
    2cbc:	00002785 	.word	0x00002785
    2cc0:	40000c04 	.word	0x40000c04
    2cc4:	000027c5 	.word	0x000027c5

00002cc8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2cc8:	b570      	push	{r4, r5, r6, lr}
    2cca:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ccc:	4a1a      	ldr	r2, [pc, #104]	; (2d38 <system_gclk_gen_get_hz+0x70>)
    2cce:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2cd0:	b25b      	sxtb	r3, r3
    2cd2:	2b00      	cmp	r3, #0
    2cd4:	dbfb      	blt.n	2cce <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2cd6:	4b19      	ldr	r3, [pc, #100]	; (2d3c <system_gclk_gen_get_hz+0x74>)
    2cd8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2cda:	4b19      	ldr	r3, [pc, #100]	; (2d40 <system_gclk_gen_get_hz+0x78>)
    2cdc:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2cde:	4a16      	ldr	r2, [pc, #88]	; (2d38 <system_gclk_gen_get_hz+0x70>)
    2ce0:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2ce2:	b25b      	sxtb	r3, r3
    2ce4:	2b00      	cmp	r3, #0
    2ce6:	dbfb      	blt.n	2ce0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2ce8:	4e13      	ldr	r6, [pc, #76]	; (2d38 <system_gclk_gen_get_hz+0x70>)
    2cea:	6870      	ldr	r0, [r6, #4]
    2cec:	04c0      	lsls	r0, r0, #19
    2cee:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2cf0:	4b14      	ldr	r3, [pc, #80]	; (2d44 <system_gclk_gen_get_hz+0x7c>)
    2cf2:	4798      	blx	r3
    2cf4:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2cf6:	4b12      	ldr	r3, [pc, #72]	; (2d40 <system_gclk_gen_get_hz+0x78>)
    2cf8:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2cfa:	6876      	ldr	r6, [r6, #4]
    2cfc:	02f6      	lsls	r6, r6, #11
    2cfe:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2d00:	4b11      	ldr	r3, [pc, #68]	; (2d48 <system_gclk_gen_get_hz+0x80>)
    2d02:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2d04:	4a0c      	ldr	r2, [pc, #48]	; (2d38 <system_gclk_gen_get_hz+0x70>)
    2d06:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2d08:	b25b      	sxtb	r3, r3
    2d0a:	2b00      	cmp	r3, #0
    2d0c:	dbfb      	blt.n	2d06 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2d0e:	4b0a      	ldr	r3, [pc, #40]	; (2d38 <system_gclk_gen_get_hz+0x70>)
    2d10:	689c      	ldr	r4, [r3, #8]
    2d12:	0a24      	lsrs	r4, r4, #8
    2d14:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2d16:	4b0d      	ldr	r3, [pc, #52]	; (2d4c <system_gclk_gen_get_hz+0x84>)
    2d18:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2d1a:	2e00      	cmp	r6, #0
    2d1c:	d107      	bne.n	2d2e <system_gclk_gen_get_hz+0x66>
    2d1e:	2c01      	cmp	r4, #1
    2d20:	d907      	bls.n	2d32 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2d22:	1c28      	adds	r0, r5, #0
    2d24:	1c21      	adds	r1, r4, #0
    2d26:	4b0a      	ldr	r3, [pc, #40]	; (2d50 <system_gclk_gen_get_hz+0x88>)
    2d28:	4798      	blx	r3
    2d2a:	1c05      	adds	r5, r0, #0
    2d2c:	e001      	b.n	2d32 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2d2e:	3401      	adds	r4, #1
    2d30:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2d32:	1c28      	adds	r0, r5, #0
    2d34:	bd70      	pop	{r4, r5, r6, pc}
    2d36:	46c0      	nop			; (mov r8, r8)
    2d38:	40000c00 	.word	0x40000c00
    2d3c:	00002785 	.word	0x00002785
    2d40:	40000c04 	.word	0x40000c04
    2d44:	000027f5 	.word	0x000027f5
    2d48:	40000c08 	.word	0x40000c08
    2d4c:	000027c5 	.word	0x000027c5
    2d50:	00007145 	.word	0x00007145

00002d54 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2d54:	b510      	push	{r4, lr}
    2d56:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2d58:	4b06      	ldr	r3, [pc, #24]	; (2d74 <system_gclk_chan_enable+0x20>)
    2d5a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2d5c:	4b06      	ldr	r3, [pc, #24]	; (2d78 <system_gclk_chan_enable+0x24>)
    2d5e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2d60:	4b06      	ldr	r3, [pc, #24]	; (2d7c <system_gclk_chan_enable+0x28>)
    2d62:	8859      	ldrh	r1, [r3, #2]
    2d64:	2280      	movs	r2, #128	; 0x80
    2d66:	01d2      	lsls	r2, r2, #7
    2d68:	430a      	orrs	r2, r1
    2d6a:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2d6c:	4b04      	ldr	r3, [pc, #16]	; (2d80 <system_gclk_chan_enable+0x2c>)
    2d6e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2d70:	bd10      	pop	{r4, pc}
    2d72:	46c0      	nop			; (mov r8, r8)
    2d74:	00002785 	.word	0x00002785
    2d78:	40000c02 	.word	0x40000c02
    2d7c:	40000c00 	.word	0x40000c00
    2d80:	000027c5 	.word	0x000027c5

00002d84 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2d84:	b510      	push	{r4, lr}
    2d86:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2d88:	4b0f      	ldr	r3, [pc, #60]	; (2dc8 <system_gclk_chan_disable+0x44>)
    2d8a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2d8c:	4b0f      	ldr	r3, [pc, #60]	; (2dcc <system_gclk_chan_disable+0x48>)
    2d8e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2d90:	4b0f      	ldr	r3, [pc, #60]	; (2dd0 <system_gclk_chan_disable+0x4c>)
    2d92:	8858      	ldrh	r0, [r3, #2]
    2d94:	0500      	lsls	r0, r0, #20
    2d96:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2d98:	8859      	ldrh	r1, [r3, #2]
    2d9a:	4a0e      	ldr	r2, [pc, #56]	; (2dd4 <system_gclk_chan_disable+0x50>)
    2d9c:	400a      	ands	r2, r1
    2d9e:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2da0:	8859      	ldrh	r1, [r3, #2]
    2da2:	4a0d      	ldr	r2, [pc, #52]	; (2dd8 <system_gclk_chan_disable+0x54>)
    2da4:	400a      	ands	r2, r1
    2da6:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2da8:	1c19      	adds	r1, r3, #0
    2daa:	2280      	movs	r2, #128	; 0x80
    2dac:	01d2      	lsls	r2, r2, #7
    2dae:	884b      	ldrh	r3, [r1, #2]
    2db0:	4213      	tst	r3, r2
    2db2:	d1fc      	bne.n	2dae <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2db4:	4b06      	ldr	r3, [pc, #24]	; (2dd0 <system_gclk_chan_disable+0x4c>)
    2db6:	0201      	lsls	r1, r0, #8
    2db8:	8858      	ldrh	r0, [r3, #2]
    2dba:	4a06      	ldr	r2, [pc, #24]	; (2dd4 <system_gclk_chan_disable+0x50>)
    2dbc:	4002      	ands	r2, r0
    2dbe:	430a      	orrs	r2, r1
    2dc0:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2dc2:	4b06      	ldr	r3, [pc, #24]	; (2ddc <system_gclk_chan_disable+0x58>)
    2dc4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2dc6:	bd10      	pop	{r4, pc}
    2dc8:	00002785 	.word	0x00002785
    2dcc:	40000c02 	.word	0x40000c02
    2dd0:	40000c00 	.word	0x40000c00
    2dd4:	fffff0ff 	.word	0xfffff0ff
    2dd8:	ffffbfff 	.word	0xffffbfff
    2ddc:	000027c5 	.word	0x000027c5

00002de0 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2de0:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2de2:	780c      	ldrb	r4, [r1, #0]
    2de4:	0224      	lsls	r4, r4, #8
    2de6:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2de8:	4b02      	ldr	r3, [pc, #8]	; (2df4 <system_gclk_chan_set_config+0x14>)
    2dea:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2dec:	b2a4      	uxth	r4, r4
    2dee:	4b02      	ldr	r3, [pc, #8]	; (2df8 <system_gclk_chan_set_config+0x18>)
    2df0:	805c      	strh	r4, [r3, #2]
}
    2df2:	bd10      	pop	{r4, pc}
    2df4:	00002d85 	.word	0x00002d85
    2df8:	40000c00 	.word	0x40000c00

00002dfc <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2dfc:	b510      	push	{r4, lr}
    2dfe:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2e00:	4b06      	ldr	r3, [pc, #24]	; (2e1c <system_gclk_chan_get_hz+0x20>)
    2e02:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2e04:	4b06      	ldr	r3, [pc, #24]	; (2e20 <system_gclk_chan_get_hz+0x24>)
    2e06:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2e08:	4b06      	ldr	r3, [pc, #24]	; (2e24 <system_gclk_chan_get_hz+0x28>)
    2e0a:	885c      	ldrh	r4, [r3, #2]
    2e0c:	0524      	lsls	r4, r4, #20
    2e0e:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2e10:	4b05      	ldr	r3, [pc, #20]	; (2e28 <system_gclk_chan_get_hz+0x2c>)
    2e12:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2e14:	1c20      	adds	r0, r4, #0
    2e16:	4b05      	ldr	r3, [pc, #20]	; (2e2c <system_gclk_chan_get_hz+0x30>)
    2e18:	4798      	blx	r3
}
    2e1a:	bd10      	pop	{r4, pc}
    2e1c:	00002785 	.word	0x00002785
    2e20:	40000c02 	.word	0x40000c02
    2e24:	40000c00 	.word	0x40000c00
    2e28:	000027c5 	.word	0x000027c5
    2e2c:	00002cc9 	.word	0x00002cc9

00002e30 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2e30:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2e32:	78d3      	ldrb	r3, [r2, #3]
    2e34:	2b00      	cmp	r3, #0
    2e36:	d11e      	bne.n	2e76 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2e38:	7813      	ldrb	r3, [r2, #0]
    2e3a:	2b80      	cmp	r3, #128	; 0x80
    2e3c:	d004      	beq.n	2e48 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2e3e:	061b      	lsls	r3, r3, #24
    2e40:	2480      	movs	r4, #128	; 0x80
    2e42:	0264      	lsls	r4, r4, #9
    2e44:	4323      	orrs	r3, r4
    2e46:	e000      	b.n	2e4a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2e48:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2e4a:	7854      	ldrb	r4, [r2, #1]
    2e4c:	2502      	movs	r5, #2
    2e4e:	43ac      	bics	r4, r5
    2e50:	d10a      	bne.n	2e68 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2e52:	7894      	ldrb	r4, [r2, #2]
    2e54:	2c00      	cmp	r4, #0
    2e56:	d103      	bne.n	2e60 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2e58:	2480      	movs	r4, #128	; 0x80
    2e5a:	02a4      	lsls	r4, r4, #10
    2e5c:	4323      	orrs	r3, r4
    2e5e:	e002      	b.n	2e66 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2e60:	24c0      	movs	r4, #192	; 0xc0
    2e62:	02e4      	lsls	r4, r4, #11
    2e64:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2e66:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2e68:	7854      	ldrb	r4, [r2, #1]
    2e6a:	3c01      	subs	r4, #1
    2e6c:	2c01      	cmp	r4, #1
    2e6e:	d804      	bhi.n	2e7a <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2e70:	4c11      	ldr	r4, [pc, #68]	; (2eb8 <_system_pinmux_config+0x88>)
    2e72:	4023      	ands	r3, r4
    2e74:	e001      	b.n	2e7a <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2e76:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2e78:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2e7a:	040d      	lsls	r5, r1, #16
    2e7c:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2e7e:	24a0      	movs	r4, #160	; 0xa0
    2e80:	05e4      	lsls	r4, r4, #23
    2e82:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2e84:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2e86:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2e88:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2e8a:	24d0      	movs	r4, #208	; 0xd0
    2e8c:	0624      	lsls	r4, r4, #24
    2e8e:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2e90:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2e92:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2e94:	78d4      	ldrb	r4, [r2, #3]
    2e96:	2c00      	cmp	r4, #0
    2e98:	d10c      	bne.n	2eb4 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2e9a:	035c      	lsls	r4, r3, #13
    2e9c:	d505      	bpl.n	2eaa <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2e9e:	7893      	ldrb	r3, [r2, #2]
    2ea0:	2b01      	cmp	r3, #1
    2ea2:	d101      	bne.n	2ea8 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    2ea4:	6181      	str	r1, [r0, #24]
    2ea6:	e000      	b.n	2eaa <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    2ea8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2eaa:	7853      	ldrb	r3, [r2, #1]
    2eac:	3b01      	subs	r3, #1
    2eae:	2b01      	cmp	r3, #1
    2eb0:	d800      	bhi.n	2eb4 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2eb2:	6081      	str	r1, [r0, #8]
		}
	}
}
    2eb4:	bd30      	pop	{r4, r5, pc}
    2eb6:	46c0      	nop			; (mov r8, r8)
    2eb8:	fffbffff 	.word	0xfffbffff

00002ebc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2ebc:	b508      	push	{r3, lr}
    2ebe:	1c03      	adds	r3, r0, #0
    2ec0:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2ec2:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2ec4:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2ec6:	2900      	cmp	r1, #0
    2ec8:	d103      	bne.n	2ed2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2eca:	0958      	lsrs	r0, r3, #5
    2ecc:	01c0      	lsls	r0, r0, #7
    2ece:	4904      	ldr	r1, [pc, #16]	; (2ee0 <system_pinmux_pin_set_config+0x24>)
    2ed0:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2ed2:	211f      	movs	r1, #31
    2ed4:	400b      	ands	r3, r1
    2ed6:	2101      	movs	r1, #1
    2ed8:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2eda:	4b02      	ldr	r3, [pc, #8]	; (2ee4 <system_pinmux_pin_set_config+0x28>)
    2edc:	4798      	blx	r3
}
    2ede:	bd08      	pop	{r3, pc}
    2ee0:	41004400 	.word	0x41004400
    2ee4:	00002e31 	.word	0x00002e31

00002ee8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2ee8:	4770      	bx	lr
    2eea:	46c0      	nop			; (mov r8, r8)

00002eec <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2eec:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2eee:	4b04      	ldr	r3, [pc, #16]	; (2f00 <system_init+0x14>)
    2ef0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2ef2:	4b04      	ldr	r3, [pc, #16]	; (2f04 <system_init+0x18>)
    2ef4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2ef6:	4b04      	ldr	r3, [pc, #16]	; (2f08 <system_init+0x1c>)
    2ef8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2efa:	4b04      	ldr	r3, [pc, #16]	; (2f0c <system_init+0x20>)
    2efc:	4798      	blx	r3
}
    2efe:	bd08      	pop	{r3, pc}
    2f00:	00002a85 	.word	0x00002a85
    2f04:	00002781 	.word	0x00002781
    2f08:	00002ee9 	.word	0x00002ee9
    2f0c:	00002ee9 	.word	0x00002ee9

00002f10 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2f10:	e7fe      	b.n	2f10 <Dummy_Handler>
    2f12:	46c0      	nop			; (mov r8, r8)

00002f14 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2f14:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2f16:	2102      	movs	r1, #2
    2f18:	2390      	movs	r3, #144	; 0x90
    2f1a:	005b      	lsls	r3, r3, #1
    2f1c:	4a28      	ldr	r2, [pc, #160]	; (2fc0 <Reset_Handler+0xac>)
    2f1e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2f20:	4b28      	ldr	r3, [pc, #160]	; (2fc4 <Reset_Handler+0xb0>)
    2f22:	78d8      	ldrb	r0, [r3, #3]
    2f24:	2103      	movs	r1, #3
    2f26:	4388      	bics	r0, r1
    2f28:	2202      	movs	r2, #2
    2f2a:	4310      	orrs	r0, r2
    2f2c:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2f2e:	78dd      	ldrb	r5, [r3, #3]
    2f30:	240c      	movs	r4, #12
    2f32:	43a5      	bics	r5, r4
    2f34:	2008      	movs	r0, #8
    2f36:	4305      	orrs	r5, r0
    2f38:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2f3a:	4b23      	ldr	r3, [pc, #140]	; (2fc8 <Reset_Handler+0xb4>)
    2f3c:	7b9e      	ldrb	r6, [r3, #14]
    2f3e:	2530      	movs	r5, #48	; 0x30
    2f40:	43ae      	bics	r6, r5
    2f42:	2520      	movs	r5, #32
    2f44:	4335      	orrs	r5, r6
    2f46:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2f48:	7b9d      	ldrb	r5, [r3, #14]
    2f4a:	43a5      	bics	r5, r4
    2f4c:	4328      	orrs	r0, r5
    2f4e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2f50:	7b98      	ldrb	r0, [r3, #14]
    2f52:	4388      	bics	r0, r1
    2f54:	4302      	orrs	r2, r0
    2f56:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2f58:	4b1c      	ldr	r3, [pc, #112]	; (2fcc <Reset_Handler+0xb8>)
    2f5a:	4a1d      	ldr	r2, [pc, #116]	; (2fd0 <Reset_Handler+0xbc>)
    2f5c:	429a      	cmp	r2, r3
    2f5e:	d003      	beq.n	2f68 <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    2f60:	4b1c      	ldr	r3, [pc, #112]	; (2fd4 <Reset_Handler+0xc0>)
    2f62:	4a1a      	ldr	r2, [pc, #104]	; (2fcc <Reset_Handler+0xb8>)
    2f64:	429a      	cmp	r2, r3
    2f66:	d304      	bcc.n	2f72 <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2f68:	4b1b      	ldr	r3, [pc, #108]	; (2fd8 <Reset_Handler+0xc4>)
    2f6a:	4a1c      	ldr	r2, [pc, #112]	; (2fdc <Reset_Handler+0xc8>)
    2f6c:	429a      	cmp	r2, r3
    2f6e:	d310      	bcc.n	2f92 <Reset_Handler+0x7e>
    2f70:	e01b      	b.n	2faa <Reset_Handler+0x96>
    2f72:	4b1b      	ldr	r3, [pc, #108]	; (2fe0 <Reset_Handler+0xcc>)
    2f74:	4817      	ldr	r0, [pc, #92]	; (2fd4 <Reset_Handler+0xc0>)
    2f76:	3003      	adds	r0, #3
    2f78:	1ac0      	subs	r0, r0, r3
    2f7a:	0880      	lsrs	r0, r0, #2
    2f7c:	3001      	adds	r0, #1
    2f7e:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2f80:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    2f82:	4912      	ldr	r1, [pc, #72]	; (2fcc <Reset_Handler+0xb8>)
    2f84:	4a12      	ldr	r2, [pc, #72]	; (2fd0 <Reset_Handler+0xbc>)
    2f86:	58d4      	ldr	r4, [r2, r3]
    2f88:	50cc      	str	r4, [r1, r3]
    2f8a:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2f8c:	4283      	cmp	r3, r0
    2f8e:	d1fa      	bne.n	2f86 <Reset_Handler+0x72>
    2f90:	e7ea      	b.n	2f68 <Reset_Handler+0x54>
    2f92:	4b12      	ldr	r3, [pc, #72]	; (2fdc <Reset_Handler+0xc8>)
    2f94:	1d1a      	adds	r2, r3, #4
    2f96:	4910      	ldr	r1, [pc, #64]	; (2fd8 <Reset_Handler+0xc4>)
    2f98:	3103      	adds	r1, #3
    2f9a:	1a89      	subs	r1, r1, r2
    2f9c:	0889      	lsrs	r1, r1, #2
    2f9e:	0089      	lsls	r1, r1, #2
    2fa0:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    2fa2:	2100      	movs	r1, #0
    2fa4:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2fa6:	4293      	cmp	r3, r2
    2fa8:	d1fc      	bne.n	2fa4 <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2faa:	4b0e      	ldr	r3, [pc, #56]	; (2fe4 <Reset_Handler+0xd0>)
    2fac:	217f      	movs	r1, #127	; 0x7f
    2fae:	4a0e      	ldr	r2, [pc, #56]	; (2fe8 <Reset_Handler+0xd4>)
    2fb0:	438a      	bics	r2, r1
    2fb2:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    2fb4:	4b0d      	ldr	r3, [pc, #52]	; (2fec <Reset_Handler+0xd8>)
    2fb6:	4798      	blx	r3

        /* Branch to main function */
        main();
    2fb8:	4b0d      	ldr	r3, [pc, #52]	; (2ff0 <Reset_Handler+0xdc>)
    2fba:	4798      	blx	r3
    2fbc:	e7fe      	b.n	2fbc <Reset_Handler+0xa8>
    2fbe:	46c0      	nop			; (mov r8, r8)
    2fc0:	41007000 	.word	0x41007000
    2fc4:	41005000 	.word	0x41005000
    2fc8:	41004800 	.word	0x41004800
    2fcc:	20000000 	.word	0x20000000
    2fd0:	0000a38c 	.word	0x0000a38c
    2fd4:	200001a8 	.word	0x200001a8
    2fd8:	20000c18 	.word	0x20000c18
    2fdc:	200001a8 	.word	0x200001a8
    2fe0:	20000004 	.word	0x20000004
    2fe4:	e000ed00 	.word	0xe000ed00
    2fe8:	00000000 	.word	0x00000000
    2fec:	00003239 	.word	0x00003239
    2ff0:	00003035 	.word	0x00003035

00002ff4 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2ff4:	4b06      	ldr	r3, [pc, #24]	; (3010 <_sbrk+0x1c>)
    2ff6:	681b      	ldr	r3, [r3, #0]
    2ff8:	2b00      	cmp	r3, #0
    2ffa:	d102      	bne.n	3002 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    2ffc:	4a05      	ldr	r2, [pc, #20]	; (3014 <_sbrk+0x20>)
    2ffe:	4b04      	ldr	r3, [pc, #16]	; (3010 <_sbrk+0x1c>)
    3000:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    3002:	4a03      	ldr	r2, [pc, #12]	; (3010 <_sbrk+0x1c>)
    3004:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    3006:	1818      	adds	r0, r3, r0
    3008:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    300a:	1c18      	adds	r0, r3, #0
    300c:	4770      	bx	lr
    300e:	46c0      	nop			; (mov r8, r8)
    3010:	20000204 	.word	0x20000204
    3014:	20002c18 	.word	0x20002c18

00003018 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    3018:	2001      	movs	r0, #1
}
    301a:	4240      	negs	r0, r0
    301c:	4770      	bx	lr
    301e:	46c0      	nop			; (mov r8, r8)

00003020 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3020:	2380      	movs	r3, #128	; 0x80
    3022:	019b      	lsls	r3, r3, #6
    3024:	604b      	str	r3, [r1, #4]

	return 0;
}
    3026:	2000      	movs	r0, #0
    3028:	4770      	bx	lr
    302a:	46c0      	nop			; (mov r8, r8)

0000302c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    302c:	2001      	movs	r0, #1
    302e:	4770      	bx	lr

00003030 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3030:	2000      	movs	r0, #0
    3032:	4770      	bx	lr

00003034 <main>:
#include "sim808_uart.h"
#include "gprs_transfer_packages.h"


int main (void)
{
    3034:	b5f0      	push	{r4, r5, r6, r7, lr}
    3036:	4647      	mov	r7, r8
    3038:	b480      	push	{r7}
    303a:	b082      	sub	sp, #8
	system_init();
    303c:	4b48      	ldr	r3, [pc, #288]	; (3160 <main+0x12c>)
    303e:	4798      	blx	r3
	delay_init();
    3040:	4b48      	ldr	r3, [pc, #288]	; (3164 <main+0x130>)
    3042:	4798      	blx	r3
	
	//Init uart
	init_SIM808_uart();
    3044:	4b48      	ldr	r3, [pc, #288]	; (3168 <main+0x134>)
    3046:	4798      	blx	r3
	init_sim808_usart_callbacks();
    3048:	4b48      	ldr	r3, [pc, #288]	; (316c <main+0x138>)
    304a:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    304c:	2501      	movs	r5, #1
    304e:	4b48      	ldr	r3, [pc, #288]	; (3170 <main+0x13c>)
    3050:	701d      	strb	r5, [r3, #0]
    3052:	f3bf 8f5f 	dmb	sy
    3056:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	SIM808_buf.position = 0;
    3058:	4846      	ldr	r0, [pc, #280]	; (3174 <main+0x140>)
    305a:	2400      	movs	r4, #0
    305c:	2380      	movs	r3, #128	; 0x80
    305e:	54c4      	strb	r4, [r0, r3]
	SIM808_buf.available = 0;
    3060:	2381      	movs	r3, #129	; 0x81
    3062:	54c4      	strb	r4, [r0, r3]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    3064:	2100      	movs	r1, #0
    3066:	2280      	movs	r2, #128	; 0x80
    3068:	4b43      	ldr	r3, [pc, #268]	; (3178 <main+0x144>)
    306a:	4798      	blx	r3
	
	CMD_RESET.cmd = "ATZ0";
    306c:	4a43      	ldr	r2, [pc, #268]	; (317c <main+0x148>)
    306e:	4b44      	ldr	r3, [pc, #272]	; (3180 <main+0x14c>)
    3070:	6013      	str	r3, [r2, #0]
	CMD_RESET.expected_response = "OK";
    3072:	4b44      	ldr	r3, [pc, #272]	; (3184 <main+0x150>)
    3074:	6053      	str	r3, [r2, #4]
	CMD_RESET.callback_enabled = 0;
    3076:	7214      	strb	r4, [r2, #8]
	
	CMD_NO_ECHO.cmd = "ATE0";
    3078:	4a43      	ldr	r2, [pc, #268]	; (3188 <main+0x154>)
    307a:	4944      	ldr	r1, [pc, #272]	; (318c <main+0x158>)
    307c:	6011      	str	r1, [r2, #0]
	CMD_NO_ECHO.expected_response = "OK";
    307e:	6053      	str	r3, [r2, #4]
	CMD_NO_ECHO.callback_enabled = 0;
    3080:	7214      	strb	r4, [r2, #8]
	
	CMD_GPS_PWR_ON.cmd = "AT+CGPSPWR=1";
    3082:	4a43      	ldr	r2, [pc, #268]	; (3190 <main+0x15c>)
    3084:	4943      	ldr	r1, [pc, #268]	; (3194 <main+0x160>)
    3086:	6011      	str	r1, [r2, #0]
	CMD_GPS_PWR_ON.expected_response = "OK";
    3088:	6053      	str	r3, [r2, #4]
	CMD_GPS_PWR_ON.callback_enabled = 0;
    308a:	7214      	strb	r4, [r2, #8]
	
	CMD_GPS_PWR_OFF.cmd = "AT+CGPSPWR=0";
    308c:	4a42      	ldr	r2, [pc, #264]	; (3198 <main+0x164>)
    308e:	4943      	ldr	r1, [pc, #268]	; (319c <main+0x168>)
    3090:	6011      	str	r1, [r2, #0]
	CMD_GPS_PWR_OFF.expected_response = "OK";
    3092:	6053      	str	r3, [r2, #4]
	CMD_GPS_PWR_OFF.callback_enabled = 0;
    3094:	7214      	strb	r4, [r2, #8]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    3096:	4a42      	ldr	r2, [pc, #264]	; (31a0 <main+0x16c>)
    3098:	4942      	ldr	r1, [pc, #264]	; (31a4 <main+0x170>)
    309a:	6011      	str	r1, [r2, #0]
	CMD_GET_GPS_DATA.callback_enabled = 1;
    309c:	7215      	strb	r5, [r2, #8]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    309e:	4942      	ldr	r1, [pc, #264]	; (31a8 <main+0x174>)
    30a0:	6051      	str	r1, [r2, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    30a2:	4942      	ldr	r1, [pc, #264]	; (31ac <main+0x178>)
    30a4:	60d1      	str	r1, [r2, #12]
	
	CMD_GET_GPS_FIX.cmd = "AT+CGPSSTATUS?";
    30a6:	4a42      	ldr	r2, [pc, #264]	; (31b0 <main+0x17c>)
    30a8:	4942      	ldr	r1, [pc, #264]	; (31b4 <main+0x180>)
    30aa:	6011      	str	r1, [r2, #0]
	CMD_GET_GPS_FIX.callback_enabled = 0;
    30ac:	7214      	strb	r4, [r2, #8]
	CMD_GET_GPS_FIX.expected_response = "Location 3D";
    30ae:	4942      	ldr	r1, [pc, #264]	; (31b8 <main+0x184>)
    30b0:	6051      	str	r1, [r2, #4]
	
	CMD_GPRS_GET_REQ.cmd = "AT+HTTPACTION=0";
    30b2:	4a42      	ldr	r2, [pc, #264]	; (31bc <main+0x188>)
    30b4:	4942      	ldr	r1, [pc, #264]	; (31c0 <main+0x18c>)
    30b6:	6011      	str	r1, [r2, #0]
	CMD_GPRS_GET_REQ.callback_enabled = 1;
    30b8:	7215      	strb	r5, [r2, #8]
	CMD_GPRS_GET_REQ.expected_response = "OK";
    30ba:	6053      	str	r3, [r2, #4]
	CMD_GPRS_GET_REQ.response_cb = &SIM808_response_gprs_get;
    30bc:	4b41      	ldr	r3, [pc, #260]	; (31c4 <main+0x190>)
    30be:	60d3      	str	r3, [r2, #12]
	
	gfx_mono_init();
    30c0:	4b41      	ldr	r3, [pc, #260]	; (31c8 <main+0x194>)
    30c2:	4798      	blx	r3
	
	menu_buttons_init();
    30c4:	4b41      	ldr	r3, [pc, #260]	; (31cc <main+0x198>)
    30c6:	4798      	blx	r3
	btn_timer_config();
    30c8:	4b41      	ldr	r3, [pc, #260]	; (31d0 <main+0x19c>)
    30ca:	4798      	blx	r3
	btn_timer_config_callbacks();
    30cc:	4b41      	ldr	r3, [pc, #260]	; (31d4 <main+0x1a0>)
    30ce:	4798      	blx	r3
	
	device.speed = 22; //Only for debug
    30d0:	2216      	movs	r2, #22
    30d2:	4b41      	ldr	r3, [pc, #260]	; (31d8 <main+0x1a4>)
    30d4:	701a      	strb	r2, [r3, #0]
	uint8_t page_address = 0;
	// The column address, or the X pixel.
	uint8_t column_address = 0;

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    30d6:	4b41      	ldr	r3, [pc, #260]	; (31dc <main+0x1a8>)
    30d8:	4798      	blx	r3
	
	uint8_t num = GFX_MONO_MENU_KEYCODE_DOWN;
	uint8_t y = 0;

	ssd1306_clear_display();
    30da:	4b41      	ldr	r3, [pc, #260]	; (31e0 <main+0x1ac>)
    30dc:	4798      	blx	r3
	display_menu(MAIN_MENU);
    30de:	2004      	movs	r0, #4
    30e0:	4b40      	ldr	r3, [pc, #256]	; (31e4 <main+0x1b0>)
    30e2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    30e4:	4940      	ldr	r1, [pc, #256]	; (31e8 <main+0x1b4>)
    30e6:	704d      	strb	r5, [r1, #1]
	config->powersave  = false;
    30e8:	708c      	strb	r4, [r1, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_OUTPUT;
    30ea:	700d      	strb	r5, [r1, #0]
	port_pin_set_config(SIM808_RESET_PIN, &pin_cfg);
    30ec:	2006      	movs	r0, #6
    30ee:	4b3f      	ldr	r3, [pc, #252]	; (31ec <main+0x1b8>)
    30f0:	4798      	blx	r3
	
	gfx_mono_draw_filled_rect(0, 0,
    30f2:	9400      	str	r4, [sp, #0]
    30f4:	2000      	movs	r0, #0
    30f6:	2100      	movs	r1, #0
    30f8:	2280      	movs	r2, #128	; 0x80
    30fa:	2340      	movs	r3, #64	; 0x40
    30fc:	4d3c      	ldr	r5, [pc, #240]	; (31f0 <main+0x1bc>)
    30fe:	46a8      	mov	r8, r5
    3100:	47a8      	blx	r5
	GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
	gfx_mono_draw_string("Enabling",23, 18, &sysfont);
    3102:	4e3c      	ldr	r6, [pc, #240]	; (31f4 <main+0x1c0>)
    3104:	483c      	ldr	r0, [pc, #240]	; (31f8 <main+0x1c4>)
    3106:	2117      	movs	r1, #23
    3108:	2212      	movs	r2, #18
    310a:	1c33      	adds	r3, r6, #0
    310c:	4d3b      	ldr	r5, [pc, #236]	; (31fc <main+0x1c8>)
    310e:	47a8      	blx	r5
	gfx_mono_draw_string("GPRS",44, 32, &sysfont);
    3110:	483b      	ldr	r0, [pc, #236]	; (3200 <main+0x1cc>)
    3112:	212c      	movs	r1, #44	; 0x2c
    3114:	2220      	movs	r2, #32
    3116:	1c33      	adds	r3, r6, #0
    3118:	47a8      	blx	r5
	ssd1306_write_display();
    311a:	4f3a      	ldr	r7, [pc, #232]	; (3204 <main+0x1d0>)
    311c:	47b8      	blx	r7
	sim808_init();
    311e:	4b3a      	ldr	r3, [pc, #232]	; (3208 <main+0x1d4>)
    3120:	4798      	blx	r3
	
	gfx_mono_draw_filled_rect(0, 0,
    3122:	9400      	str	r4, [sp, #0]
    3124:	2000      	movs	r0, #0
    3126:	2100      	movs	r1, #0
    3128:	2280      	movs	r2, #128	; 0x80
    312a:	2340      	movs	r3, #64	; 0x40
    312c:	47c0      	blx	r8
	GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);
	gfx_mono_draw_string("Waiting for",10, 18, &sysfont);
    312e:	4837      	ldr	r0, [pc, #220]	; (320c <main+0x1d8>)
    3130:	210a      	movs	r1, #10
    3132:	2212      	movs	r2, #18
    3134:	1c33      	adds	r3, r6, #0
    3136:	47a8      	blx	r5
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
    3138:	4835      	ldr	r0, [pc, #212]	; (3210 <main+0x1dc>)
    313a:	211e      	movs	r1, #30
    313c:	2220      	movs	r2, #32
    313e:	1c33      	adds	r3, r6, #0
    3140:	47a8      	blx	r5
	ssd1306_write_display();
    3142:	47b8      	blx	r7
	
	//TODO: Vänta på GPS location fix
	while (1) {
		sim808_send_command(CMD_GET_GPS_DATA);
    3144:	4c16      	ldr	r4, [pc, #88]	; (31a0 <main+0x16c>)
    3146:	4e33      	ldr	r6, [pc, #204]	; (3214 <main+0x1e0>)
		sim808_parse_response_wait();
    3148:	4d33      	ldr	r5, [pc, #204]	; (3218 <main+0x1e4>)
	gfx_mono_draw_string("GPS fix",30, 32, &sysfont);
	ssd1306_write_display();
	
	//TODO: Vänta på GPS location fix
	while (1) {
		sim808_send_command(CMD_GET_GPS_DATA);
    314a:	6820      	ldr	r0, [r4, #0]
    314c:	6861      	ldr	r1, [r4, #4]
    314e:	68a2      	ldr	r2, [r4, #8]
    3150:	68e3      	ldr	r3, [r4, #12]
    3152:	47b0      	blx	r6
		sim808_parse_response_wait();
    3154:	47a8      	blx	r5
		delay_ms(1000);
    3156:	20fa      	movs	r0, #250	; 0xfa
    3158:	0080      	lsls	r0, r0, #2
    315a:	4b30      	ldr	r3, [pc, #192]	; (321c <main+0x1e8>)
    315c:	4798      	blx	r3
    315e:	e7f4      	b.n	314a <main+0x116>
    3160:	00002eed 	.word	0x00002eed
    3164:	000026f5 	.word	0x000026f5
    3168:	0000108d 	.word	0x0000108d
    316c:	00001199 	.word	0x00001199
    3170:	2000001c 	.word	0x2000001c
    3174:	20000b34 	.word	0x20000b34
    3178:	00003297 	.word	0x00003297
    317c:	20000b04 	.word	0x20000b04
    3180:	00009e78 	.word	0x00009e78
    3184:	0000912c 	.word	0x0000912c
    3188:	20000ab0 	.word	0x20000ab0
    318c:	00009e80 	.word	0x00009e80
    3190:	20000af4 	.word	0x20000af4
    3194:	00009e88 	.word	0x00009e88
    3198:	20000b24 	.word	0x20000b24
    319c:	00009e98 	.word	0x00009e98
    31a0:	20000ad0 	.word	0x20000ad0
    31a4:	00009ea8 	.word	0x00009ea8
    31a8:	00009eb8 	.word	0x00009eb8
    31ac:	00000b51 	.word	0x00000b51
    31b0:	20000ac0 	.word	0x20000ac0
    31b4:	00009ec4 	.word	0x00009ec4
    31b8:	00009ed4 	.word	0x00009ed4
    31bc:	20000ae4 	.word	0x20000ae4
    31c0:	00009ee0 	.word	0x00009ee0
    31c4:	00000b39 	.word	0x00000b39
    31c8:	00001a5d 	.word	0x00001a5d
    31cc:	000015d9 	.word	0x000015d9
    31d0:	0000161d 	.word	0x0000161d
    31d4:	00001681 	.word	0x00001681
    31d8:	20000aa8 	.word	0x20000aa8
    31dc:	0000015d 	.word	0x0000015d
    31e0:	000003e5 	.word	0x000003e5
    31e4:	00000b01 	.word	0x00000b01
    31e8:	20000aa4 	.word	0x20000aa4
    31ec:	0000275d 	.word	0x0000275d
    31f0:	0000185d 	.word	0x0000185d
    31f4:	20000008 	.word	0x20000008
    31f8:	00009ef0 	.word	0x00009ef0
    31fc:	00001b29 	.word	0x00001b29
    3200:	00009efc 	.word	0x00009efc
    3204:	00000391 	.word	0x00000391
    3208:	00000ff5 	.word	0x00000ff5
    320c:	00009f04 	.word	0x00009f04
    3210:	00009f10 	.word	0x00009f10
    3214:	00000d19 	.word	0x00000d19
    3218:	00000dfd 	.word	0x00000dfd
    321c:	00002731 	.word	0x00002731

00003220 <atof>:
    3220:	b508      	push	{r3, lr}
    3222:	2100      	movs	r1, #0
    3224:	f000 ff78 	bl	4118 <strtod>
    3228:	bd08      	pop	{r3, pc}

0000322a <atoi>:
    322a:	b508      	push	{r3, lr}
    322c:	2100      	movs	r1, #0
    322e:	220a      	movs	r2, #10
    3230:	f001 f808 	bl	4244 <strtol>
    3234:	bd08      	pop	{r3, pc}
	...

00003238 <__libc_init_array>:
    3238:	b570      	push	{r4, r5, r6, lr}
    323a:	4b0e      	ldr	r3, [pc, #56]	; (3274 <__libc_init_array+0x3c>)
    323c:	4d0e      	ldr	r5, [pc, #56]	; (3278 <__libc_init_array+0x40>)
    323e:	2400      	movs	r4, #0
    3240:	1aed      	subs	r5, r5, r3
    3242:	10ad      	asrs	r5, r5, #2
    3244:	1c1e      	adds	r6, r3, #0
    3246:	42ac      	cmp	r4, r5
    3248:	d004      	beq.n	3254 <__libc_init_array+0x1c>
    324a:	00a3      	lsls	r3, r4, #2
    324c:	58f3      	ldr	r3, [r6, r3]
    324e:	4798      	blx	r3
    3250:	3401      	adds	r4, #1
    3252:	e7f8      	b.n	3246 <__libc_init_array+0xe>
    3254:	f007 f88a 	bl	a36c <_init>
    3258:	4b08      	ldr	r3, [pc, #32]	; (327c <__libc_init_array+0x44>)
    325a:	4d09      	ldr	r5, [pc, #36]	; (3280 <__libc_init_array+0x48>)
    325c:	2400      	movs	r4, #0
    325e:	1aed      	subs	r5, r5, r3
    3260:	10ad      	asrs	r5, r5, #2
    3262:	1c1e      	adds	r6, r3, #0
    3264:	42ac      	cmp	r4, r5
    3266:	d004      	beq.n	3272 <__libc_init_array+0x3a>
    3268:	00a3      	lsls	r3, r4, #2
    326a:	58f3      	ldr	r3, [r6, r3]
    326c:	4798      	blx	r3
    326e:	3401      	adds	r4, #1
    3270:	e7f8      	b.n	3264 <__libc_init_array+0x2c>
    3272:	bd70      	pop	{r4, r5, r6, pc}
    3274:	0000a378 	.word	0x0000a378
    3278:	0000a378 	.word	0x0000a378
    327c:	0000a378 	.word	0x0000a378
    3280:	0000a37c 	.word	0x0000a37c

00003284 <memcpy>:
    3284:	b510      	push	{r4, lr}
    3286:	2300      	movs	r3, #0
    3288:	4293      	cmp	r3, r2
    328a:	d003      	beq.n	3294 <memcpy+0x10>
    328c:	5ccc      	ldrb	r4, [r1, r3]
    328e:	54c4      	strb	r4, [r0, r3]
    3290:	3301      	adds	r3, #1
    3292:	e7f9      	b.n	3288 <memcpy+0x4>
    3294:	bd10      	pop	{r4, pc}

00003296 <memset>:
    3296:	1c03      	adds	r3, r0, #0
    3298:	1882      	adds	r2, r0, r2
    329a:	4293      	cmp	r3, r2
    329c:	d002      	beq.n	32a4 <memset+0xe>
    329e:	7019      	strb	r1, [r3, #0]
    32a0:	3301      	adds	r3, #1
    32a2:	e7fa      	b.n	329a <memset+0x4>
    32a4:	4770      	bx	lr
	...

000032a8 <iprintf>:
    32a8:	b40f      	push	{r0, r1, r2, r3}
    32aa:	4b0b      	ldr	r3, [pc, #44]	; (32d8 <iprintf+0x30>)
    32ac:	b513      	push	{r0, r1, r4, lr}
    32ae:	681c      	ldr	r4, [r3, #0]
    32b0:	2c00      	cmp	r4, #0
    32b2:	d005      	beq.n	32c0 <iprintf+0x18>
    32b4:	69a3      	ldr	r3, [r4, #24]
    32b6:	2b00      	cmp	r3, #0
    32b8:	d102      	bne.n	32c0 <iprintf+0x18>
    32ba:	1c20      	adds	r0, r4, #0
    32bc:	f002 fd92 	bl	5de4 <__sinit>
    32c0:	ab05      	add	r3, sp, #20
    32c2:	68a1      	ldr	r1, [r4, #8]
    32c4:	1c20      	adds	r0, r4, #0
    32c6:	9a04      	ldr	r2, [sp, #16]
    32c8:	9301      	str	r3, [sp, #4]
    32ca:	f000 fff1 	bl	42b0 <_vfiprintf_r>
    32ce:	bc16      	pop	{r1, r2, r4}
    32d0:	bc08      	pop	{r3}
    32d2:	b004      	add	sp, #16
    32d4:	4718      	bx	r3
    32d6:	46c0      	nop			; (mov r8, r8)
    32d8:	20000168 	.word	0x20000168

000032dc <setbuf>:
    32dc:	b508      	push	{r3, lr}
    32de:	424a      	negs	r2, r1
    32e0:	414a      	adcs	r2, r1
    32e2:	2380      	movs	r3, #128	; 0x80
    32e4:	0052      	lsls	r2, r2, #1
    32e6:	00db      	lsls	r3, r3, #3
    32e8:	f000 f802 	bl	32f0 <setvbuf>
    32ec:	bd08      	pop	{r3, pc}
	...

000032f0 <setvbuf>:
    32f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    32f2:	1c1e      	adds	r6, r3, #0
    32f4:	4b3c      	ldr	r3, [pc, #240]	; (33e8 <setvbuf+0xf8>)
    32f6:	1c04      	adds	r4, r0, #0
    32f8:	681d      	ldr	r5, [r3, #0]
    32fa:	1c0f      	adds	r7, r1, #0
    32fc:	9201      	str	r2, [sp, #4]
    32fe:	2d00      	cmp	r5, #0
    3300:	d005      	beq.n	330e <setvbuf+0x1e>
    3302:	69aa      	ldr	r2, [r5, #24]
    3304:	2a00      	cmp	r2, #0
    3306:	d102      	bne.n	330e <setvbuf+0x1e>
    3308:	1c28      	adds	r0, r5, #0
    330a:	f002 fd6b 	bl	5de4 <__sinit>
    330e:	4b37      	ldr	r3, [pc, #220]	; (33ec <setvbuf+0xfc>)
    3310:	429c      	cmp	r4, r3
    3312:	d101      	bne.n	3318 <setvbuf+0x28>
    3314:	686c      	ldr	r4, [r5, #4]
    3316:	e008      	b.n	332a <setvbuf+0x3a>
    3318:	4b35      	ldr	r3, [pc, #212]	; (33f0 <setvbuf+0x100>)
    331a:	429c      	cmp	r4, r3
    331c:	d101      	bne.n	3322 <setvbuf+0x32>
    331e:	68ac      	ldr	r4, [r5, #8]
    3320:	e003      	b.n	332a <setvbuf+0x3a>
    3322:	4b34      	ldr	r3, [pc, #208]	; (33f4 <setvbuf+0x104>)
    3324:	429c      	cmp	r4, r3
    3326:	d100      	bne.n	332a <setvbuf+0x3a>
    3328:	68ec      	ldr	r4, [r5, #12]
    332a:	9b01      	ldr	r3, [sp, #4]
    332c:	2b02      	cmp	r3, #2
    332e:	d857      	bhi.n	33e0 <setvbuf+0xf0>
    3330:	2e00      	cmp	r6, #0
    3332:	db55      	blt.n	33e0 <setvbuf+0xf0>
    3334:	1c28      	adds	r0, r5, #0
    3336:	1c21      	adds	r1, r4, #0
    3338:	f002 fcd4 	bl	5ce4 <_fflush_r>
    333c:	2300      	movs	r3, #0
    333e:	6063      	str	r3, [r4, #4]
    3340:	61a3      	str	r3, [r4, #24]
    3342:	89a3      	ldrh	r3, [r4, #12]
    3344:	061a      	lsls	r2, r3, #24
    3346:	d503      	bpl.n	3350 <setvbuf+0x60>
    3348:	1c28      	adds	r0, r5, #0
    334a:	6921      	ldr	r1, [r4, #16]
    334c:	f003 fd44 	bl	6dd8 <_free_r>
    3350:	89a3      	ldrh	r3, [r4, #12]
    3352:	2283      	movs	r2, #131	; 0x83
    3354:	4393      	bics	r3, r2
    3356:	81a3      	strh	r3, [r4, #12]
    3358:	9b01      	ldr	r3, [sp, #4]
    335a:	2b02      	cmp	r3, #2
    335c:	d013      	beq.n	3386 <setvbuf+0x96>
    335e:	2f00      	cmp	r7, #0
    3360:	d125      	bne.n	33ae <setvbuf+0xbe>
    3362:	2e00      	cmp	r6, #0
    3364:	d101      	bne.n	336a <setvbuf+0x7a>
    3366:	2680      	movs	r6, #128	; 0x80
    3368:	00f6      	lsls	r6, r6, #3
    336a:	1c30      	adds	r0, r6, #0
    336c:	f003 f912 	bl	6594 <malloc>
    3370:	1e07      	subs	r7, r0, #0
    3372:	d118      	bne.n	33a6 <setvbuf+0xb6>
    3374:	2080      	movs	r0, #128	; 0x80
    3376:	00c0      	lsls	r0, r0, #3
    3378:	f003 f90c 	bl	6594 <malloc>
    337c:	1e07      	subs	r7, r0, #0
    337e:	d110      	bne.n	33a2 <setvbuf+0xb2>
    3380:	2001      	movs	r0, #1
    3382:	4240      	negs	r0, r0
    3384:	e000      	b.n	3388 <setvbuf+0x98>
    3386:	2000      	movs	r0, #0
    3388:	89a3      	ldrh	r3, [r4, #12]
    338a:	2202      	movs	r2, #2
    338c:	4313      	orrs	r3, r2
    338e:	81a3      	strh	r3, [r4, #12]
    3390:	2300      	movs	r3, #0
    3392:	60a3      	str	r3, [r4, #8]
    3394:	1c23      	adds	r3, r4, #0
    3396:	3347      	adds	r3, #71	; 0x47
    3398:	6023      	str	r3, [r4, #0]
    339a:	6123      	str	r3, [r4, #16]
    339c:	2301      	movs	r3, #1
    339e:	6163      	str	r3, [r4, #20]
    33a0:	e020      	b.n	33e4 <setvbuf+0xf4>
    33a2:	2680      	movs	r6, #128	; 0x80
    33a4:	00f6      	lsls	r6, r6, #3
    33a6:	89a3      	ldrh	r3, [r4, #12]
    33a8:	2280      	movs	r2, #128	; 0x80
    33aa:	4313      	orrs	r3, r2
    33ac:	81a3      	strh	r3, [r4, #12]
    33ae:	9a01      	ldr	r2, [sp, #4]
    33b0:	2a01      	cmp	r2, #1
    33b2:	d104      	bne.n	33be <setvbuf+0xce>
    33b4:	89a3      	ldrh	r3, [r4, #12]
    33b6:	4313      	orrs	r3, r2
    33b8:	81a3      	strh	r3, [r4, #12]
    33ba:	4273      	negs	r3, r6
    33bc:	61a3      	str	r3, [r4, #24]
    33be:	4b0e      	ldr	r3, [pc, #56]	; (33f8 <setvbuf+0x108>)
    33c0:	2000      	movs	r0, #0
    33c2:	62ab      	str	r3, [r5, #40]	; 0x28
    33c4:	89a3      	ldrh	r3, [r4, #12]
    33c6:	6027      	str	r7, [r4, #0]
    33c8:	6127      	str	r7, [r4, #16]
    33ca:	6166      	str	r6, [r4, #20]
    33cc:	071a      	lsls	r2, r3, #28
    33ce:	d509      	bpl.n	33e4 <setvbuf+0xf4>
    33d0:	2203      	movs	r2, #3
    33d2:	4013      	ands	r3, r2
    33d4:	425a      	negs	r2, r3
    33d6:	4153      	adcs	r3, r2
    33d8:	425b      	negs	r3, r3
    33da:	401e      	ands	r6, r3
    33dc:	60a6      	str	r6, [r4, #8]
    33de:	e001      	b.n	33e4 <setvbuf+0xf4>
    33e0:	2001      	movs	r0, #1
    33e2:	4240      	negs	r0, r0
    33e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    33e6:	46c0      	nop			; (mov r8, r8)
    33e8:	20000168 	.word	0x20000168
    33ec:	0000a184 	.word	0x0000a184
    33f0:	0000a1a4 	.word	0x0000a1a4
    33f4:	0000a1c4 	.word	0x0000a1c4
    33f8:	00005d3d 	.word	0x00005d3d

000033fc <strchr>:
    33fc:	b2c9      	uxtb	r1, r1
    33fe:	7803      	ldrb	r3, [r0, #0]
    3400:	2b00      	cmp	r3, #0
    3402:	d003      	beq.n	340c <strchr+0x10>
    3404:	428b      	cmp	r3, r1
    3406:	d004      	beq.n	3412 <strchr+0x16>
    3408:	3001      	adds	r0, #1
    340a:	e7f8      	b.n	33fe <strchr+0x2>
    340c:	2900      	cmp	r1, #0
    340e:	d000      	beq.n	3412 <strchr+0x16>
    3410:	1c18      	adds	r0, r3, #0
    3412:	4770      	bx	lr

00003414 <strcmp>:
    3414:	7802      	ldrb	r2, [r0, #0]
    3416:	780b      	ldrb	r3, [r1, #0]
    3418:	3001      	adds	r0, #1
    341a:	3101      	adds	r1, #1
    341c:	2a00      	cmp	r2, #0
    341e:	d001      	beq.n	3424 <strcmp+0x10>
    3420:	429a      	cmp	r2, r3
    3422:	d0f7      	beq.n	3414 <strcmp>
    3424:	1ad0      	subs	r0, r2, r3
    3426:	4770      	bx	lr

00003428 <strcpy>:
    3428:	1c03      	adds	r3, r0, #0
    342a:	780a      	ldrb	r2, [r1, #0]
    342c:	3101      	adds	r1, #1
    342e:	701a      	strb	r2, [r3, #0]
    3430:	3301      	adds	r3, #1
    3432:	2a00      	cmp	r2, #0
    3434:	d1f9      	bne.n	342a <strcpy+0x2>
    3436:	4770      	bx	lr

00003438 <strlen>:
    3438:	2300      	movs	r3, #0
    343a:	5cc2      	ldrb	r2, [r0, r3]
    343c:	3301      	adds	r3, #1
    343e:	2a00      	cmp	r2, #0
    3440:	d1fb      	bne.n	343a <strlen+0x2>
    3442:	1e58      	subs	r0, r3, #1
    3444:	4770      	bx	lr

00003446 <strncpy>:
    3446:	b530      	push	{r4, r5, lr}
    3448:	1c03      	adds	r3, r0, #0
    344a:	2a00      	cmp	r2, #0
    344c:	d007      	beq.n	345e <strncpy+0x18>
    344e:	780c      	ldrb	r4, [r1, #0]
    3450:	3301      	adds	r3, #1
    3452:	1e5d      	subs	r5, r3, #1
    3454:	3a01      	subs	r2, #1
    3456:	702c      	strb	r4, [r5, #0]
    3458:	3101      	adds	r1, #1
    345a:	2c00      	cmp	r4, #0
    345c:	d1f5      	bne.n	344a <strncpy+0x4>
    345e:	189a      	adds	r2, r3, r2
    3460:	4293      	cmp	r3, r2
    3462:	d003      	beq.n	346c <strncpy+0x26>
    3464:	2100      	movs	r1, #0
    3466:	7019      	strb	r1, [r3, #0]
    3468:	3301      	adds	r3, #1
    346a:	e7f9      	b.n	3460 <strncpy+0x1a>
    346c:	bd30      	pop	{r4, r5, pc}

0000346e <match>:
    346e:	b530      	push	{r4, r5, lr}
    3470:	6802      	ldr	r2, [r0, #0]
    3472:	780c      	ldrb	r4, [r1, #0]
    3474:	3201      	adds	r2, #1
    3476:	2c00      	cmp	r4, #0
    3478:	d00a      	beq.n	3490 <match+0x22>
    347a:	7813      	ldrb	r3, [r2, #0]
    347c:	1c1d      	adds	r5, r3, #0
    347e:	3d41      	subs	r5, #65	; 0x41
    3480:	2d19      	cmp	r5, #25
    3482:	d800      	bhi.n	3486 <match+0x18>
    3484:	3320      	adds	r3, #32
    3486:	3101      	adds	r1, #1
    3488:	42a3      	cmp	r3, r4
    348a:	d0f2      	beq.n	3472 <match+0x4>
    348c:	2000      	movs	r0, #0
    348e:	e001      	b.n	3494 <match+0x26>
    3490:	6002      	str	r2, [r0, #0]
    3492:	2001      	movs	r0, #1
    3494:	bd30      	pop	{r4, r5, pc}
	...

00003498 <sulp>:
    3498:	b570      	push	{r4, r5, r6, lr}
    349a:	1c16      	adds	r6, r2, #0
    349c:	1c0d      	adds	r5, r1, #0
    349e:	f003 fb65 	bl	6b6c <__ulp>
    34a2:	2e00      	cmp	r6, #0
    34a4:	d00b      	beq.n	34be <sulp+0x26>
    34a6:	006b      	lsls	r3, r5, #1
    34a8:	0d5b      	lsrs	r3, r3, #21
    34aa:	226b      	movs	r2, #107	; 0x6b
    34ac:	1ad3      	subs	r3, r2, r3
    34ae:	2b00      	cmp	r3, #0
    34b0:	dd05      	ble.n	34be <sulp+0x26>
    34b2:	4d03      	ldr	r5, [pc, #12]	; (34c0 <sulp+0x28>)
    34b4:	051c      	lsls	r4, r3, #20
    34b6:	1963      	adds	r3, r4, r5
    34b8:	2200      	movs	r2, #0
    34ba:	f004 ff01 	bl	82c0 <__aeabi_dmul>
    34be:	bd70      	pop	{r4, r5, r6, pc}
    34c0:	3ff00000 	.word	0x3ff00000
    34c4:	00000000 	.word	0x00000000

000034c8 <_strtod_r>:
    34c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34ca:	4fbe      	ldr	r7, [pc, #760]	; (37c4 <_strtod_r+0x2fc>)
    34cc:	4ebc      	ldr	r6, [pc, #752]	; (37c0 <_strtod_r+0x2f8>)
    34ce:	b0a1      	sub	sp, #132	; 0x84
    34d0:	2300      	movs	r3, #0
    34d2:	9008      	str	r0, [sp, #32]
    34d4:	910a      	str	r1, [sp, #40]	; 0x28
    34d6:	9219      	str	r2, [sp, #100]	; 0x64
    34d8:	931c      	str	r3, [sp, #112]	; 0x70
    34da:	911b      	str	r1, [sp, #108]	; 0x6c
    34dc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    34de:	7813      	ldrb	r3, [r2, #0]
    34e0:	2b0d      	cmp	r3, #13
    34e2:	d805      	bhi.n	34f0 <_strtod_r+0x28>
    34e4:	2b09      	cmp	r3, #9
    34e6:	d215      	bcs.n	3514 <_strtod_r+0x4c>
    34e8:	2b00      	cmp	r3, #0
    34ea:	d100      	bne.n	34ee <_strtod_r+0x26>
    34ec:	e1c1      	b.n	3872 <_strtod_r+0x3aa>
    34ee:	e014      	b.n	351a <_strtod_r+0x52>
    34f0:	2b2b      	cmp	r3, #43	; 0x2b
    34f2:	d007      	beq.n	3504 <_strtod_r+0x3c>
    34f4:	2b2d      	cmp	r3, #45	; 0x2d
    34f6:	d002      	beq.n	34fe <_strtod_r+0x36>
    34f8:	2b20      	cmp	r3, #32
    34fa:	d10e      	bne.n	351a <_strtod_r+0x52>
    34fc:	e00a      	b.n	3514 <_strtod_r+0x4c>
    34fe:	2401      	movs	r4, #1
    3500:	9416      	str	r4, [sp, #88]	; 0x58
    3502:	e001      	b.n	3508 <_strtod_r+0x40>
    3504:	2500      	movs	r5, #0
    3506:	9516      	str	r5, [sp, #88]	; 0x58
    3508:	1c53      	adds	r3, r2, #1
    350a:	931b      	str	r3, [sp, #108]	; 0x6c
    350c:	7853      	ldrb	r3, [r2, #1]
    350e:	2b00      	cmp	r3, #0
    3510:	d105      	bne.n	351e <_strtod_r+0x56>
    3512:	e1ae      	b.n	3872 <_strtod_r+0x3aa>
    3514:	3201      	adds	r2, #1
    3516:	921b      	str	r2, [sp, #108]	; 0x6c
    3518:	e7e0      	b.n	34dc <_strtod_r+0x14>
    351a:	2400      	movs	r4, #0
    351c:	9416      	str	r4, [sp, #88]	; 0x58
    351e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    3520:	2400      	movs	r4, #0
    3522:	782b      	ldrb	r3, [r5, #0]
    3524:	940d      	str	r4, [sp, #52]	; 0x34
    3526:	2b30      	cmp	r3, #48	; 0x30
    3528:	d15a      	bne.n	35e0 <_strtod_r+0x118>
    352a:	786b      	ldrb	r3, [r5, #1]
    352c:	2b58      	cmp	r3, #88	; 0x58
    352e:	d001      	beq.n	3534 <_strtod_r+0x6c>
    3530:	2b78      	cmp	r3, #120	; 0x78
    3532:	d149      	bne.n	35c8 <_strtod_r+0x100>
    3534:	9c16      	ldr	r4, [sp, #88]	; 0x58
    3536:	ab1c      	add	r3, sp, #112	; 0x70
    3538:	9300      	str	r3, [sp, #0]
    353a:	9401      	str	r4, [sp, #4]
    353c:	9808      	ldr	r0, [sp, #32]
    353e:	a91b      	add	r1, sp, #108	; 0x6c
    3540:	4aa1      	ldr	r2, [pc, #644]	; (37c8 <_strtod_r+0x300>)
    3542:	ab1d      	add	r3, sp, #116	; 0x74
    3544:	f002 fd09 	bl	5f5a <__gethex>
    3548:	2407      	movs	r4, #7
    354a:	9007      	str	r0, [sp, #28]
    354c:	4004      	ands	r4, r0
    354e:	d101      	bne.n	3554 <_strtod_r+0x8c>
    3550:	f000 fdb0 	bl	40b4 <_strtod_r+0xbec>
    3554:	2c06      	cmp	r4, #6
    3556:	d102      	bne.n	355e <_strtod_r+0x96>
    3558:	3501      	adds	r5, #1
    355a:	951b      	str	r5, [sp, #108]	; 0x6c
    355c:	e18b      	b.n	3876 <_strtod_r+0x3ae>
    355e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    3560:	2a00      	cmp	r2, #0
    3562:	d007      	beq.n	3574 <_strtod_r+0xac>
    3564:	a81e      	add	r0, sp, #120	; 0x78
    3566:	2135      	movs	r1, #53	; 0x35
    3568:	f003 fbf0 	bl	6d4c <__copybits>
    356c:	9808      	ldr	r0, [sp, #32]
    356e:	991c      	ldr	r1, [sp, #112]	; 0x70
    3570:	f003 f85d 	bl	662e <_Bfree>
    3574:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    3576:	2c06      	cmp	r4, #6
    3578:	d81c      	bhi.n	35b4 <_strtod_r+0xec>
    357a:	1c20      	adds	r0, r4, #0
    357c:	f003 fdd8 	bl	7130 <__gnu_thumb1_case_uqi>
    3580:	14070a04 	.word	0x14070a04
    3584:	0a17      	.short	0x0a17
    3586:	04          	.byte	0x04
    3587:	00          	.byte	0x00
    3588:	2700      	movs	r7, #0
    358a:	1c3e      	adds	r6, r7, #0
    358c:	e012      	b.n	35b4 <_strtod_r+0xec>
    358e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3590:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    3592:	e00f      	b.n	35b4 <_strtod_r+0xec>
    3594:	488d      	ldr	r0, [pc, #564]	; (37cc <_strtod_r+0x304>)
    3596:	4a8e      	ldr	r2, [pc, #568]	; (37d0 <_strtod_r+0x308>)
    3598:	181b      	adds	r3, r3, r0
    359a:	991f      	ldr	r1, [sp, #124]	; 0x7c
    359c:	051b      	lsls	r3, r3, #20
    359e:	400a      	ands	r2, r1
    35a0:	1c1f      	adds	r7, r3, #0
    35a2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    35a4:	4317      	orrs	r7, r2
    35a6:	e005      	b.n	35b4 <_strtod_r+0xec>
    35a8:	4f8a      	ldr	r7, [pc, #552]	; (37d4 <_strtod_r+0x30c>)
    35aa:	2600      	movs	r6, #0
    35ac:	e002      	b.n	35b4 <_strtod_r+0xec>
    35ae:	2301      	movs	r3, #1
    35b0:	4f89      	ldr	r7, [pc, #548]	; (37d8 <_strtod_r+0x310>)
    35b2:	425e      	negs	r6, r3
    35b4:	9c07      	ldr	r4, [sp, #28]
    35b6:	0724      	lsls	r4, r4, #28
    35b8:	d401      	bmi.n	35be <_strtod_r+0xf6>
    35ba:	f000 fd7b 	bl	40b4 <_strtod_r+0xbec>
    35be:	2380      	movs	r3, #128	; 0x80
    35c0:	061b      	lsls	r3, r3, #24
    35c2:	431f      	orrs	r7, r3
    35c4:	f000 fd76 	bl	40b4 <_strtod_r+0xbec>
    35c8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    35ca:	1c5a      	adds	r2, r3, #1
    35cc:	921b      	str	r2, [sp, #108]	; 0x6c
    35ce:	785b      	ldrb	r3, [r3, #1]
    35d0:	2b30      	cmp	r3, #48	; 0x30
    35d2:	d0f9      	beq.n	35c8 <_strtod_r+0x100>
    35d4:	2b00      	cmp	r3, #0
    35d6:	d101      	bne.n	35dc <_strtod_r+0x114>
    35d8:	f000 fd6c 	bl	40b4 <_strtod_r+0xbec>
    35dc:	2501      	movs	r5, #1
    35de:	950d      	str	r5, [sp, #52]	; 0x34
    35e0:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    35e2:	2500      	movs	r5, #0
    35e4:	9410      	str	r4, [sp, #64]	; 0x40
    35e6:	950b      	str	r5, [sp, #44]	; 0x2c
    35e8:	950e      	str	r5, [sp, #56]	; 0x38
    35ea:	9509      	str	r5, [sp, #36]	; 0x24
    35ec:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    35ee:	7825      	ldrb	r5, [r4, #0]
    35f0:	1c2b      	adds	r3, r5, #0
    35f2:	3b30      	subs	r3, #48	; 0x30
    35f4:	b2da      	uxtb	r2, r3
    35f6:	2a09      	cmp	r2, #9
    35f8:	d812      	bhi.n	3620 <_strtod_r+0x158>
    35fa:	9d09      	ldr	r5, [sp, #36]	; 0x24
    35fc:	220a      	movs	r2, #10
    35fe:	2d08      	cmp	r5, #8
    3600:	dc04      	bgt.n	360c <_strtod_r+0x144>
    3602:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3604:	436a      	muls	r2, r5
    3606:	189b      	adds	r3, r3, r2
    3608:	930e      	str	r3, [sp, #56]	; 0x38
    360a:	e003      	b.n	3614 <_strtod_r+0x14c>
    360c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    360e:	436a      	muls	r2, r5
    3610:	189b      	adds	r3, r3, r2
    3612:	930b      	str	r3, [sp, #44]	; 0x2c
    3614:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3616:	3401      	adds	r4, #1
    3618:	3501      	adds	r5, #1
    361a:	9509      	str	r5, [sp, #36]	; 0x24
    361c:	941b      	str	r4, [sp, #108]	; 0x6c
    361e:	e7e5      	b.n	35ec <_strtod_r+0x124>
    3620:	9808      	ldr	r0, [sp, #32]
    3622:	f002 ff63 	bl	64ec <_localeconv_r>
    3626:	6800      	ldr	r0, [r0, #0]
    3628:	9007      	str	r0, [sp, #28]
    362a:	9808      	ldr	r0, [sp, #32]
    362c:	f002 ff5e 	bl	64ec <_localeconv_r>
    3630:	6800      	ldr	r0, [r0, #0]
    3632:	f7ff ff01 	bl	3438 <strlen>
    3636:	9907      	ldr	r1, [sp, #28]
    3638:	1c02      	adds	r2, r0, #0
    363a:	1c20      	adds	r0, r4, #0
    363c:	f003 fcf0 	bl	7020 <strncmp>
    3640:	1e04      	subs	r4, r0, #0
    3642:	d006      	beq.n	3652 <_strtod_r+0x18a>
    3644:	9c09      	ldr	r4, [sp, #36]	; 0x24
    3646:	2000      	movs	r0, #0
    3648:	1c2b      	adds	r3, r5, #0
    364a:	9407      	str	r4, [sp, #28]
    364c:	4684      	mov	ip, r0
    364e:	900c      	str	r0, [sp, #48]	; 0x30
    3650:	e063      	b.n	371a <_strtod_r+0x252>
    3652:	9808      	ldr	r0, [sp, #32]
    3654:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    3656:	f002 ff49 	bl	64ec <_localeconv_r>
    365a:	6800      	ldr	r0, [r0, #0]
    365c:	f7ff feec 	bl	3438 <strlen>
    3660:	182d      	adds	r5, r5, r0
    3662:	951b      	str	r5, [sp, #108]	; 0x6c
    3664:	782b      	ldrb	r3, [r5, #0]
    3666:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3668:	1e28      	subs	r0, r5, #0
    366a:	d148      	bne.n	36fe <_strtod_r+0x236>
    366c:	2b30      	cmp	r3, #48	; 0x30
    366e:	d105      	bne.n	367c <_strtod_r+0x1b4>
    3670:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3672:	3001      	adds	r0, #1
    3674:	1c5a      	adds	r2, r3, #1
    3676:	921b      	str	r2, [sp, #108]	; 0x6c
    3678:	785b      	ldrb	r3, [r3, #1]
    367a:	e7f7      	b.n	366c <_strtod_r+0x1a4>
    367c:	1c1a      	adds	r2, r3, #0
    367e:	3a31      	subs	r2, #49	; 0x31
    3680:	2a08      	cmp	r2, #8
    3682:	d845      	bhi.n	3710 <_strtod_r+0x248>
    3684:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3686:	4684      	mov	ip, r0
    3688:	2000      	movs	r0, #0
    368a:	9410      	str	r4, [sp, #64]	; 0x40
    368c:	9007      	str	r0, [sp, #28]
    368e:	3b30      	subs	r3, #48	; 0x30
    3690:	1c42      	adds	r2, r0, #1
    3692:	2b00      	cmp	r3, #0
    3694:	d02d      	beq.n	36f2 <_strtod_r+0x22a>
    3696:	9907      	ldr	r1, [sp, #28]
    3698:	4494      	add	ip, r2
    369a:	9d07      	ldr	r5, [sp, #28]
    369c:	3101      	adds	r1, #1
    369e:	1b4c      	subs	r4, r1, r5
    36a0:	4294      	cmp	r4, r2
    36a2:	da0e      	bge.n	36c2 <_strtod_r+0x1fa>
    36a4:	1e4c      	subs	r4, r1, #1
    36a6:	2c08      	cmp	r4, #8
    36a8:	dc04      	bgt.n	36b4 <_strtod_r+0x1ec>
    36aa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    36ac:	240a      	movs	r4, #10
    36ae:	4365      	muls	r5, r4
    36b0:	950e      	str	r5, [sp, #56]	; 0x38
    36b2:	e7f2      	b.n	369a <_strtod_r+0x1d2>
    36b4:	2910      	cmp	r1, #16
    36b6:	dcf0      	bgt.n	369a <_strtod_r+0x1d2>
    36b8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    36ba:	240a      	movs	r4, #10
    36bc:	4365      	muls	r5, r4
    36be:	950b      	str	r5, [sp, #44]	; 0x2c
    36c0:	e7eb      	b.n	369a <_strtod_r+0x1d2>
    36c2:	43c2      	mvns	r2, r0
    36c4:	17d2      	asrs	r2, r2, #31
    36c6:	4010      	ands	r0, r2
    36c8:	1828      	adds	r0, r5, r0
    36ca:	1c44      	adds	r4, r0, #1
    36cc:	9407      	str	r4, [sp, #28]
    36ce:	2808      	cmp	r0, #8
    36d0:	dc06      	bgt.n	36e0 <_strtod_r+0x218>
    36d2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    36d4:	220a      	movs	r2, #10
    36d6:	436a      	muls	r2, r5
    36d8:	18d2      	adds	r2, r2, r3
    36da:	920e      	str	r2, [sp, #56]	; 0x38
    36dc:	2200      	movs	r2, #0
    36de:	e008      	b.n	36f2 <_strtod_r+0x22a>
    36e0:	9c07      	ldr	r4, [sp, #28]
    36e2:	2200      	movs	r2, #0
    36e4:	2c10      	cmp	r4, #16
    36e6:	dc04      	bgt.n	36f2 <_strtod_r+0x22a>
    36e8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    36ea:	210a      	movs	r1, #10
    36ec:	4369      	muls	r1, r5
    36ee:	18c9      	adds	r1, r1, r3
    36f0:	910b      	str	r1, [sp, #44]	; 0x2c
    36f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    36f4:	1c10      	adds	r0, r2, #0
    36f6:	1c59      	adds	r1, r3, #1
    36f8:	911b      	str	r1, [sp, #108]	; 0x6c
    36fa:	785b      	ldrb	r3, [r3, #1]
    36fc:	e003      	b.n	3706 <_strtod_r+0x23e>
    36fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3700:	1c20      	adds	r0, r4, #0
    3702:	9507      	str	r5, [sp, #28]
    3704:	46a4      	mov	ip, r4
    3706:	1c1a      	adds	r2, r3, #0
    3708:	3a30      	subs	r2, #48	; 0x30
    370a:	2a09      	cmp	r2, #9
    370c:	d9bf      	bls.n	368e <_strtod_r+0x1c6>
    370e:	e002      	b.n	3716 <_strtod_r+0x24e>
    3710:	2400      	movs	r4, #0
    3712:	9407      	str	r4, [sp, #28]
    3714:	46a4      	mov	ip, r4
    3716:	2101      	movs	r1, #1
    3718:	910c      	str	r1, [sp, #48]	; 0x30
    371a:	2220      	movs	r2, #32
    371c:	1c19      	adds	r1, r3, #0
    371e:	4391      	bics	r1, r2
    3720:	2200      	movs	r2, #0
    3722:	2945      	cmp	r1, #69	; 0x45
    3724:	d15f      	bne.n	37e6 <_strtod_r+0x31e>
    3726:	9b07      	ldr	r3, [sp, #28]
    3728:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    372a:	4303      	orrs	r3, r0
    372c:	4323      	orrs	r3, r4
    372e:	4293      	cmp	r3, r2
    3730:	d100      	bne.n	3734 <_strtod_r+0x26c>
    3732:	e09e      	b.n	3872 <_strtod_r+0x3aa>
    3734:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    3736:	1c2b      	adds	r3, r5, #0
    3738:	3301      	adds	r3, #1
    373a:	931b      	str	r3, [sp, #108]	; 0x6c
    373c:	786b      	ldrb	r3, [r5, #1]
    373e:	950a      	str	r5, [sp, #40]	; 0x28
    3740:	2b2b      	cmp	r3, #43	; 0x2b
    3742:	d003      	beq.n	374c <_strtod_r+0x284>
    3744:	2b2d      	cmp	r3, #45	; 0x2d
    3746:	d003      	beq.n	3750 <_strtod_r+0x288>
    3748:	9211      	str	r2, [sp, #68]	; 0x44
    374a:	e008      	b.n	375e <_strtod_r+0x296>
    374c:	9211      	str	r2, [sp, #68]	; 0x44
    374e:	e001      	b.n	3754 <_strtod_r+0x28c>
    3750:	2101      	movs	r1, #1
    3752:	9111      	str	r1, [sp, #68]	; 0x44
    3754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3756:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3758:	3302      	adds	r3, #2
    375a:	931b      	str	r3, [sp, #108]	; 0x6c
    375c:	78a3      	ldrb	r3, [r4, #2]
    375e:	1c1a      	adds	r2, r3, #0
    3760:	3a30      	subs	r2, #48	; 0x30
    3762:	2a09      	cmp	r2, #9
    3764:	d83c      	bhi.n	37e0 <_strtod_r+0x318>
    3766:	2b30      	cmp	r3, #48	; 0x30
    3768:	d104      	bne.n	3774 <_strtod_r+0x2ac>
    376a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    376c:	1c5a      	adds	r2, r3, #1
    376e:	921b      	str	r2, [sp, #108]	; 0x6c
    3770:	785b      	ldrb	r3, [r3, #1]
    3772:	e7f8      	b.n	3766 <_strtod_r+0x29e>
    3774:	1c1c      	adds	r4, r3, #0
    3776:	3c31      	subs	r4, #49	; 0x31
    3778:	2200      	movs	r2, #0
    377a:	2c08      	cmp	r4, #8
    377c:	d833      	bhi.n	37e6 <_strtod_r+0x31e>
    377e:	1c1d      	adds	r5, r3, #0
    3780:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3782:	3d30      	subs	r5, #48	; 0x30
    3784:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3786:	1c5a      	adds	r2, r3, #1
    3788:	921b      	str	r2, [sp, #108]	; 0x6c
    378a:	785b      	ldrb	r3, [r3, #1]
    378c:	1c1c      	adds	r4, r3, #0
    378e:	3c30      	subs	r4, #48	; 0x30
    3790:	2c09      	cmp	r4, #9
    3792:	d804      	bhi.n	379e <_strtod_r+0x2d6>
    3794:	220a      	movs	r2, #10
    3796:	4355      	muls	r5, r2
    3798:	18ed      	adds	r5, r5, r3
    379a:	3d30      	subs	r5, #48	; 0x30
    379c:	e7f2      	b.n	3784 <_strtod_r+0x2bc>
    379e:	1a52      	subs	r2, r2, r1
    37a0:	920f      	str	r2, [sp, #60]	; 0x3c
    37a2:	4c0e      	ldr	r4, [pc, #56]	; (37dc <_strtod_r+0x314>)
    37a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    37a6:	1c22      	adds	r2, r4, #0
    37a8:	2908      	cmp	r1, #8
    37aa:	dc03      	bgt.n	37b4 <_strtod_r+0x2ec>
    37ac:	1e2a      	subs	r2, r5, #0
    37ae:	42a2      	cmp	r2, r4
    37b0:	dd00      	ble.n	37b4 <_strtod_r+0x2ec>
    37b2:	1c22      	adds	r2, r4, #0
    37b4:	9c11      	ldr	r4, [sp, #68]	; 0x44
    37b6:	2c00      	cmp	r4, #0
    37b8:	d015      	beq.n	37e6 <_strtod_r+0x31e>
    37ba:	4252      	negs	r2, r2
    37bc:	e013      	b.n	37e6 <_strtod_r+0x31e>
    37be:	46c0      	nop			; (mov r8, r8)
	...
    37c8:	0000a008 	.word	0x0000a008
    37cc:	00000433 	.word	0x00000433
    37d0:	ffefffff 	.word	0xffefffff
    37d4:	7ff00000 	.word	0x7ff00000
    37d8:	7fffffff 	.word	0x7fffffff
    37dc:	00004e1f 	.word	0x00004e1f
    37e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    37e2:	2200      	movs	r2, #0
    37e4:	951b      	str	r5, [sp, #108]	; 0x6c
    37e6:	9c07      	ldr	r4, [sp, #28]
    37e8:	2c00      	cmp	r4, #0
    37ea:	d148      	bne.n	387e <_strtod_r+0x3b6>
    37ec:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    37ee:	4328      	orrs	r0, r5
    37f0:	d001      	beq.n	37f6 <_strtod_r+0x32e>
    37f2:	f000 fc5f 	bl	40b4 <_strtod_r+0xbec>
    37f6:	980c      	ldr	r0, [sp, #48]	; 0x30
    37f8:	2800      	cmp	r0, #0
    37fa:	d13a      	bne.n	3872 <_strtod_r+0x3aa>
    37fc:	2b4e      	cmp	r3, #78	; 0x4e
    37fe:	d01c      	beq.n	383a <_strtod_r+0x372>
    3800:	dc02      	bgt.n	3808 <_strtod_r+0x340>
    3802:	2b49      	cmp	r3, #73	; 0x49
    3804:	d005      	beq.n	3812 <_strtod_r+0x34a>
    3806:	e034      	b.n	3872 <_strtod_r+0x3aa>
    3808:	2b69      	cmp	r3, #105	; 0x69
    380a:	d002      	beq.n	3812 <_strtod_r+0x34a>
    380c:	2b6e      	cmp	r3, #110	; 0x6e
    380e:	d014      	beq.n	383a <_strtod_r+0x372>
    3810:	e02f      	b.n	3872 <_strtod_r+0x3aa>
    3812:	a81b      	add	r0, sp, #108	; 0x6c
    3814:	49a8      	ldr	r1, [pc, #672]	; (3ab8 <_strtod_r+0x5f0>)
    3816:	f7ff fe2a 	bl	346e <match>
    381a:	2800      	cmp	r0, #0
    381c:	d029      	beq.n	3872 <_strtod_r+0x3aa>
    381e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3820:	a81b      	add	r0, sp, #108	; 0x6c
    3822:	3b01      	subs	r3, #1
    3824:	49a5      	ldr	r1, [pc, #660]	; (3abc <_strtod_r+0x5f4>)
    3826:	931b      	str	r3, [sp, #108]	; 0x6c
    3828:	f7ff fe21 	bl	346e <match>
    382c:	2800      	cmp	r0, #0
    382e:	d102      	bne.n	3836 <_strtod_r+0x36e>
    3830:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3832:	3301      	adds	r3, #1
    3834:	931b      	str	r3, [sp, #108]	; 0x6c
    3836:	4fa2      	ldr	r7, [pc, #648]	; (3ac0 <_strtod_r+0x5f8>)
    3838:	e018      	b.n	386c <_strtod_r+0x3a4>
    383a:	a81b      	add	r0, sp, #108	; 0x6c
    383c:	49a1      	ldr	r1, [pc, #644]	; (3ac4 <_strtod_r+0x5fc>)
    383e:	f7ff fe16 	bl	346e <match>
    3842:	2800      	cmp	r0, #0
    3844:	d015      	beq.n	3872 <_strtod_r+0x3aa>
    3846:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3848:	780b      	ldrb	r3, [r1, #0]
    384a:	2b28      	cmp	r3, #40	; 0x28
    384c:	d10d      	bne.n	386a <_strtod_r+0x3a2>
    384e:	a81b      	add	r0, sp, #108	; 0x6c
    3850:	499d      	ldr	r1, [pc, #628]	; (3ac8 <_strtod_r+0x600>)
    3852:	aa1e      	add	r2, sp, #120	; 0x78
    3854:	f002 fdb1 	bl	63ba <__hexnan>
    3858:	2805      	cmp	r0, #5
    385a:	d106      	bne.n	386a <_strtod_r+0x3a2>
    385c:	4a98      	ldr	r2, [pc, #608]	; (3ac0 <_strtod_r+0x5f8>)
    385e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    3860:	1c17      	adds	r7, r2, #0
    3862:	431f      	orrs	r7, r3
    3864:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3866:	f000 fc25 	bl	40b4 <_strtod_r+0xbec>
    386a:	4f98      	ldr	r7, [pc, #608]	; (3acc <_strtod_r+0x604>)
    386c:	2600      	movs	r6, #0
    386e:	f000 fc21 	bl	40b4 <_strtod_r+0xbec>
    3872:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3874:	941b      	str	r4, [sp, #108]	; 0x6c
    3876:	2500      	movs	r5, #0
    3878:	9516      	str	r5, [sp, #88]	; 0x58
    387a:	f000 fc1b 	bl	40b4 <_strtod_r+0xbec>
    387e:	4664      	mov	r4, ip
    3880:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3882:	1b14      	subs	r4, r2, r4
    3884:	940a      	str	r4, [sp, #40]	; 0x28
    3886:	2d00      	cmp	r5, #0
    3888:	d101      	bne.n	388e <_strtod_r+0x3c6>
    388a:	9c07      	ldr	r4, [sp, #28]
    388c:	9409      	str	r4, [sp, #36]	; 0x24
    388e:	9c07      	ldr	r4, [sp, #28]
    3890:	2c10      	cmp	r4, #16
    3892:	dd00      	ble.n	3896 <_strtod_r+0x3ce>
    3894:	2410      	movs	r4, #16
    3896:	980e      	ldr	r0, [sp, #56]	; 0x38
    3898:	f005 fb48 	bl	8f2c <__aeabi_ui2d>
    389c:	1c06      	adds	r6, r0, #0
    389e:	1c0f      	adds	r7, r1, #0
    38a0:	2c09      	cmp	r4, #9
    38a2:	dd15      	ble.n	38d0 <_strtod_r+0x408>
    38a4:	1c23      	adds	r3, r4, #0
    38a6:	4a8a      	ldr	r2, [pc, #552]	; (3ad0 <_strtod_r+0x608>)
    38a8:	3b09      	subs	r3, #9
    38aa:	00db      	lsls	r3, r3, #3
    38ac:	18d3      	adds	r3, r2, r3
    38ae:	681a      	ldr	r2, [r3, #0]
    38b0:	685b      	ldr	r3, [r3, #4]
    38b2:	f004 fd05 	bl	82c0 <__aeabi_dmul>
    38b6:	1c06      	adds	r6, r0, #0
    38b8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    38ba:	1c0f      	adds	r7, r1, #0
    38bc:	f005 fb36 	bl	8f2c <__aeabi_ui2d>
    38c0:	1c02      	adds	r2, r0, #0
    38c2:	1c0b      	adds	r3, r1, #0
    38c4:	1c30      	adds	r0, r6, #0
    38c6:	1c39      	adds	r1, r7, #0
    38c8:	f003 fd6e 	bl	73a8 <__aeabi_dadd>
    38cc:	1c06      	adds	r6, r0, #0
    38ce:	1c0f      	adds	r7, r1, #0
    38d0:	9d07      	ldr	r5, [sp, #28]
    38d2:	2d0f      	cmp	r5, #15
    38d4:	dc3a      	bgt.n	394c <_strtod_r+0x484>
    38d6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    38d8:	2d00      	cmp	r5, #0
    38da:	d101      	bne.n	38e0 <_strtod_r+0x418>
    38dc:	f000 fbea 	bl	40b4 <_strtod_r+0xbec>
    38e0:	dd26      	ble.n	3930 <_strtod_r+0x468>
    38e2:	2d16      	cmp	r5, #22
    38e4:	dc07      	bgt.n	38f6 <_strtod_r+0x42e>
    38e6:	4b7a      	ldr	r3, [pc, #488]	; (3ad0 <_strtod_r+0x608>)
    38e8:	00ea      	lsls	r2, r5, #3
    38ea:	189a      	adds	r2, r3, r2
    38ec:	6810      	ldr	r0, [r2, #0]
    38ee:	6851      	ldr	r1, [r2, #4]
    38f0:	1c3b      	adds	r3, r7, #0
    38f2:	1c32      	adds	r2, r6, #0
    38f4:	e017      	b.n	3926 <_strtod_r+0x45e>
    38f6:	9d07      	ldr	r5, [sp, #28]
    38f8:	2325      	movs	r3, #37	; 0x25
    38fa:	1b5b      	subs	r3, r3, r5
    38fc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    38fe:	429d      	cmp	r5, r3
    3900:	dc24      	bgt.n	394c <_strtod_r+0x484>
    3902:	9c07      	ldr	r4, [sp, #28]
    3904:	220f      	movs	r2, #15
    3906:	1b15      	subs	r5, r2, r4
    3908:	4c71      	ldr	r4, [pc, #452]	; (3ad0 <_strtod_r+0x608>)
    390a:	00eb      	lsls	r3, r5, #3
    390c:	18e3      	adds	r3, r4, r3
    390e:	6818      	ldr	r0, [r3, #0]
    3910:	6859      	ldr	r1, [r3, #4]
    3912:	1c32      	adds	r2, r6, #0
    3914:	1c3b      	adds	r3, r7, #0
    3916:	f004 fcd3 	bl	82c0 <__aeabi_dmul>
    391a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    391c:	1b57      	subs	r7, r2, r5
    391e:	00ff      	lsls	r7, r7, #3
    3920:	19e4      	adds	r4, r4, r7
    3922:	6822      	ldr	r2, [r4, #0]
    3924:	6863      	ldr	r3, [r4, #4]
    3926:	f004 fccb 	bl	82c0 <__aeabi_dmul>
    392a:	1c06      	adds	r6, r0, #0
    392c:	1c0f      	adds	r7, r1, #0
    392e:	e3c1      	b.n	40b4 <_strtod_r+0xbec>
    3930:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3932:	3516      	adds	r5, #22
    3934:	db0a      	blt.n	394c <_strtod_r+0x484>
    3936:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3938:	4b65      	ldr	r3, [pc, #404]	; (3ad0 <_strtod_r+0x608>)
    393a:	00e2      	lsls	r2, r4, #3
    393c:	1a9a      	subs	r2, r3, r2
    393e:	1c30      	adds	r0, r6, #0
    3940:	1c39      	adds	r1, r7, #0
    3942:	6853      	ldr	r3, [r2, #4]
    3944:	6812      	ldr	r2, [r2, #0]
    3946:	f004 f851 	bl	79ec <__aeabi_ddiv>
    394a:	e7ee      	b.n	392a <_strtod_r+0x462>
    394c:	9d07      	ldr	r5, [sp, #28]
    394e:	1b2c      	subs	r4, r5, r4
    3950:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3952:	192c      	adds	r4, r5, r4
    3954:	2c00      	cmp	r4, #0
    3956:	dd56      	ble.n	3a06 <_strtod_r+0x53e>
    3958:	230f      	movs	r3, #15
    395a:	4023      	ands	r3, r4
    395c:	d00a      	beq.n	3974 <_strtod_r+0x4ac>
    395e:	4a5c      	ldr	r2, [pc, #368]	; (3ad0 <_strtod_r+0x608>)
    3960:	00db      	lsls	r3, r3, #3
    3962:	18d3      	adds	r3, r2, r3
    3964:	6818      	ldr	r0, [r3, #0]
    3966:	6859      	ldr	r1, [r3, #4]
    3968:	1c32      	adds	r2, r6, #0
    396a:	1c3b      	adds	r3, r7, #0
    396c:	f004 fca8 	bl	82c0 <__aeabi_dmul>
    3970:	1c06      	adds	r6, r0, #0
    3972:	1c0f      	adds	r7, r1, #0
    3974:	230f      	movs	r3, #15
    3976:	439c      	bics	r4, r3
    3978:	d100      	bne.n	397c <_strtod_r+0x4b4>
    397a:	e0b7      	b.n	3aec <_strtod_r+0x624>
    397c:	239a      	movs	r3, #154	; 0x9a
    397e:	005b      	lsls	r3, r3, #1
    3980:	429c      	cmp	r4, r3
    3982:	dd0e      	ble.n	39a2 <_strtod_r+0x4da>
    3984:	2400      	movs	r4, #0
    3986:	9407      	str	r4, [sp, #28]
    3988:	9409      	str	r4, [sp, #36]	; 0x24
    398a:	9410      	str	r4, [sp, #64]	; 0x40
    398c:	940e      	str	r4, [sp, #56]	; 0x38
    398e:	9d08      	ldr	r5, [sp, #32]
    3990:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3992:	2322      	movs	r3, #34	; 0x22
    3994:	2600      	movs	r6, #0
    3996:	602b      	str	r3, [r5, #0]
    3998:	4f49      	ldr	r7, [pc, #292]	; (3ac0 <_strtod_r+0x5f8>)
    399a:	42b4      	cmp	r4, r6
    399c:	d000      	beq.n	39a0 <_strtod_r+0x4d8>
    399e:	e375      	b.n	408c <_strtod_r+0xbc4>
    39a0:	e388      	b.n	40b4 <_strtod_r+0xbec>
    39a2:	1124      	asrs	r4, r4, #4
    39a4:	1c30      	adds	r0, r6, #0
    39a6:	1c39      	adds	r1, r7, #0
    39a8:	2500      	movs	r5, #0
    39aa:	2c01      	cmp	r4, #1
    39ac:	dd0b      	ble.n	39c6 <_strtod_r+0x4fe>
    39ae:	07e2      	lsls	r2, r4, #31
    39b0:	d506      	bpl.n	39c0 <_strtod_r+0x4f8>
    39b2:	4b48      	ldr	r3, [pc, #288]	; (3ad4 <_strtod_r+0x60c>)
    39b4:	00ea      	lsls	r2, r5, #3
    39b6:	18d3      	adds	r3, r2, r3
    39b8:	681a      	ldr	r2, [r3, #0]
    39ba:	685b      	ldr	r3, [r3, #4]
    39bc:	f004 fc80 	bl	82c0 <__aeabi_dmul>
    39c0:	3501      	adds	r5, #1
    39c2:	1064      	asrs	r4, r4, #1
    39c4:	e7f1      	b.n	39aa <_strtod_r+0x4e2>
    39c6:	4b44      	ldr	r3, [pc, #272]	; (3ad8 <_strtod_r+0x610>)
    39c8:	00ed      	lsls	r5, r5, #3
    39ca:	18cf      	adds	r7, r1, r3
    39cc:	4b41      	ldr	r3, [pc, #260]	; (3ad4 <_strtod_r+0x60c>)
    39ce:	1c06      	adds	r6, r0, #0
    39d0:	195d      	adds	r5, r3, r5
    39d2:	1c32      	adds	r2, r6, #0
    39d4:	1c3b      	adds	r3, r7, #0
    39d6:	6828      	ldr	r0, [r5, #0]
    39d8:	6869      	ldr	r1, [r5, #4]
    39da:	f004 fc71 	bl	82c0 <__aeabi_dmul>
    39de:	4b38      	ldr	r3, [pc, #224]	; (3ac0 <_strtod_r+0x5f8>)
    39e0:	1c0f      	adds	r7, r1, #0
    39e2:	400b      	ands	r3, r1
    39e4:	493d      	ldr	r1, [pc, #244]	; (3adc <_strtod_r+0x614>)
    39e6:	1c06      	adds	r6, r0, #0
    39e8:	428b      	cmp	r3, r1
    39ea:	d8cb      	bhi.n	3984 <_strtod_r+0x4bc>
    39ec:	493c      	ldr	r1, [pc, #240]	; (3ae0 <_strtod_r+0x618>)
    39ee:	428b      	cmp	r3, r1
    39f0:	d903      	bls.n	39fa <_strtod_r+0x532>
    39f2:	2301      	movs	r3, #1
    39f4:	4f3b      	ldr	r7, [pc, #236]	; (3ae4 <_strtod_r+0x61c>)
    39f6:	425e      	negs	r6, r3
    39f8:	e002      	b.n	3a00 <_strtod_r+0x538>
    39fa:	25d4      	movs	r5, #212	; 0xd4
    39fc:	04ad      	lsls	r5, r5, #18
    39fe:	197f      	adds	r7, r7, r5
    3a00:	2400      	movs	r4, #0
    3a02:	940b      	str	r4, [sp, #44]	; 0x2c
    3a04:	e074      	b.n	3af0 <_strtod_r+0x628>
    3a06:	2c00      	cmp	r4, #0
    3a08:	d070      	beq.n	3aec <_strtod_r+0x624>
    3a0a:	4264      	negs	r4, r4
    3a0c:	230f      	movs	r3, #15
    3a0e:	4023      	ands	r3, r4
    3a10:	d00a      	beq.n	3a28 <_strtod_r+0x560>
    3a12:	4a2f      	ldr	r2, [pc, #188]	; (3ad0 <_strtod_r+0x608>)
    3a14:	00db      	lsls	r3, r3, #3
    3a16:	18d3      	adds	r3, r2, r3
    3a18:	1c30      	adds	r0, r6, #0
    3a1a:	1c39      	adds	r1, r7, #0
    3a1c:	681a      	ldr	r2, [r3, #0]
    3a1e:	685b      	ldr	r3, [r3, #4]
    3a20:	f003 ffe4 	bl	79ec <__aeabi_ddiv>
    3a24:	1c06      	adds	r6, r0, #0
    3a26:	1c0f      	adds	r7, r1, #0
    3a28:	1124      	asrs	r4, r4, #4
    3a2a:	d05f      	beq.n	3aec <_strtod_r+0x624>
    3a2c:	2c1f      	cmp	r4, #31
    3a2e:	dd05      	ble.n	3a3c <_strtod_r+0x574>
    3a30:	2500      	movs	r5, #0
    3a32:	9507      	str	r5, [sp, #28]
    3a34:	9509      	str	r5, [sp, #36]	; 0x24
    3a36:	9510      	str	r5, [sp, #64]	; 0x40
    3a38:	950e      	str	r5, [sp, #56]	; 0x38
    3a3a:	e121      	b.n	3c80 <_strtod_r+0x7b8>
    3a3c:	06e3      	lsls	r3, r4, #27
    3a3e:	256a      	movs	r5, #106	; 0x6a
    3a40:	17db      	asrs	r3, r3, #31
    3a42:	401d      	ands	r5, r3
    3a44:	950b      	str	r5, [sp, #44]	; 0x2c
    3a46:	4d28      	ldr	r5, [pc, #160]	; (3ae8 <_strtod_r+0x620>)
    3a48:	1c30      	adds	r0, r6, #0
    3a4a:	1c39      	adds	r1, r7, #0
    3a4c:	2c00      	cmp	r4, #0
    3a4e:	dd08      	ble.n	3a62 <_strtod_r+0x59a>
    3a50:	07e2      	lsls	r2, r4, #31
    3a52:	d503      	bpl.n	3a5c <_strtod_r+0x594>
    3a54:	682a      	ldr	r2, [r5, #0]
    3a56:	686b      	ldr	r3, [r5, #4]
    3a58:	f004 fc32 	bl	82c0 <__aeabi_dmul>
    3a5c:	1064      	asrs	r4, r4, #1
    3a5e:	3508      	adds	r5, #8
    3a60:	e7f4      	b.n	3a4c <_strtod_r+0x584>
    3a62:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3a64:	1c06      	adds	r6, r0, #0
    3a66:	1c0f      	adds	r7, r1, #0
    3a68:	2c00      	cmp	r4, #0
    3a6a:	d017      	beq.n	3a9c <_strtod_r+0x5d4>
    3a6c:	004b      	lsls	r3, r1, #1
    3a6e:	0d5b      	lsrs	r3, r3, #21
    3a70:	216b      	movs	r1, #107	; 0x6b
    3a72:	1acb      	subs	r3, r1, r3
    3a74:	2b00      	cmp	r3, #0
    3a76:	dd11      	ble.n	3a9c <_strtod_r+0x5d4>
    3a78:	2b1f      	cmp	r3, #31
    3a7a:	dd0b      	ble.n	3a94 <_strtod_r+0x5cc>
    3a7c:	2600      	movs	r6, #0
    3a7e:	2b34      	cmp	r3, #52	; 0x34
    3a80:	dd02      	ble.n	3a88 <_strtod_r+0x5c0>
    3a82:	23dc      	movs	r3, #220	; 0xdc
    3a84:	049f      	lsls	r7, r3, #18
    3a86:	e009      	b.n	3a9c <_strtod_r+0x5d4>
    3a88:	2101      	movs	r1, #1
    3a8a:	3b20      	subs	r3, #32
    3a8c:	4249      	negs	r1, r1
    3a8e:	4099      	lsls	r1, r3
    3a90:	400f      	ands	r7, r1
    3a92:	e003      	b.n	3a9c <_strtod_r+0x5d4>
    3a94:	2201      	movs	r2, #1
    3a96:	4252      	negs	r2, r2
    3a98:	409a      	lsls	r2, r3
    3a9a:	4016      	ands	r6, r2
    3a9c:	1c30      	adds	r0, r6, #0
    3a9e:	1c39      	adds	r1, r7, #0
    3aa0:	4b04      	ldr	r3, [pc, #16]	; (3ab4 <_strtod_r+0x5ec>)
    3aa2:	4a03      	ldr	r2, [pc, #12]	; (3ab0 <_strtod_r+0x5e8>)
    3aa4:	f003 fc0e 	bl	72c4 <__aeabi_dcmpeq>
    3aa8:	2800      	cmp	r0, #0
    3aaa:	d1c1      	bne.n	3a30 <_strtod_r+0x568>
    3aac:	e020      	b.n	3af0 <_strtod_r+0x628>
    3aae:	46c0      	nop			; (mov r8, r8)
	...
    3ab8:	0000a046 	.word	0x0000a046
    3abc:	0000a179 	.word	0x0000a179
    3ac0:	7ff00000 	.word	0x7ff00000
    3ac4:	0000a04e 	.word	0x0000a04e
    3ac8:	0000a01c 	.word	0x0000a01c
    3acc:	fff80000 	.word	0xfff80000
    3ad0:	0000a1f0 	.word	0x0000a1f0
    3ad4:	0000a2b8 	.word	0x0000a2b8
    3ad8:	fcb00000 	.word	0xfcb00000
    3adc:	7ca00000 	.word	0x7ca00000
    3ae0:	7c900000 	.word	0x7c900000
    3ae4:	7fefffff 	.word	0x7fefffff
    3ae8:	00009fe0 	.word	0x00009fe0
    3aec:	2500      	movs	r5, #0
    3aee:	950b      	str	r5, [sp, #44]	; 0x2c
    3af0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    3af2:	9808      	ldr	r0, [sp, #32]
    3af4:	9400      	str	r4, [sp, #0]
    3af6:	9910      	ldr	r1, [sp, #64]	; 0x40
    3af8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3afa:	9b07      	ldr	r3, [sp, #28]
    3afc:	f002 fdee 	bl	66dc <__s2b>
    3b00:	9010      	str	r0, [sp, #64]	; 0x40
    3b02:	2800      	cmp	r0, #0
    3b04:	d100      	bne.n	3b08 <_strtod_r+0x640>
    3b06:	e73d      	b.n	3984 <_strtod_r+0x4bc>
    3b08:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b0a:	2400      	movs	r4, #0
    3b0c:	426b      	negs	r3, r5
    3b0e:	17ea      	asrs	r2, r5, #31
    3b10:	4013      	ands	r3, r2
    3b12:	9317      	str	r3, [sp, #92]	; 0x5c
    3b14:	9407      	str	r4, [sp, #28]
    3b16:	9409      	str	r4, [sp, #36]	; 0x24
    3b18:	9d10      	ldr	r5, [sp, #64]	; 0x40
    3b1a:	9808      	ldr	r0, [sp, #32]
    3b1c:	686d      	ldr	r5, [r5, #4]
    3b1e:	1c29      	adds	r1, r5, #0
    3b20:	9506      	str	r5, [sp, #24]
    3b22:	f002 fd4c 	bl	65be <_Balloc>
    3b26:	900e      	str	r0, [sp, #56]	; 0x38
    3b28:	2800      	cmp	r0, #0
    3b2a:	d100      	bne.n	3b2e <_strtod_r+0x666>
    3b2c:	e72f      	b.n	398e <_strtod_r+0x4c6>
    3b2e:	9810      	ldr	r0, [sp, #64]	; 0x40
    3b30:	9910      	ldr	r1, [sp, #64]	; 0x40
    3b32:	6900      	ldr	r0, [r0, #16]
    3b34:	310c      	adds	r1, #12
    3b36:	1c02      	adds	r2, r0, #0
    3b38:	980e      	ldr	r0, [sp, #56]	; 0x38
    3b3a:	3202      	adds	r2, #2
    3b3c:	0092      	lsls	r2, r2, #2
    3b3e:	300c      	adds	r0, #12
    3b40:	f7ff fba0 	bl	3284 <memcpy>
    3b44:	ab1d      	add	r3, sp, #116	; 0x74
    3b46:	9300      	str	r3, [sp, #0]
    3b48:	ab1e      	add	r3, sp, #120	; 0x78
    3b4a:	9301      	str	r3, [sp, #4]
    3b4c:	9808      	ldr	r0, [sp, #32]
    3b4e:	1c32      	adds	r2, r6, #0
    3b50:	1c3b      	adds	r3, r7, #0
    3b52:	9612      	str	r6, [sp, #72]	; 0x48
    3b54:	9713      	str	r7, [sp, #76]	; 0x4c
    3b56:	f003 f87d 	bl	6c54 <__d2b>
    3b5a:	901c      	str	r0, [sp, #112]	; 0x70
    3b5c:	2800      	cmp	r0, #0
    3b5e:	d100      	bne.n	3b62 <_strtod_r+0x69a>
    3b60:	e715      	b.n	398e <_strtod_r+0x4c6>
    3b62:	9808      	ldr	r0, [sp, #32]
    3b64:	2101      	movs	r1, #1
    3b66:	f002 fe42 	bl	67ee <__i2b>
    3b6a:	9009      	str	r0, [sp, #36]	; 0x24
    3b6c:	2800      	cmp	r0, #0
    3b6e:	d100      	bne.n	3b72 <_strtod_r+0x6aa>
    3b70:	e70d      	b.n	398e <_strtod_r+0x4c6>
    3b72:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3b74:	2400      	movs	r4, #0
    3b76:	940d      	str	r4, [sp, #52]	; 0x34
    3b78:	42ac      	cmp	r4, r5
    3b7a:	da00      	bge.n	3b7e <_strtod_r+0x6b6>
    3b7c:	950d      	str	r5, [sp, #52]	; 0x34
    3b7e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    3b80:	2b00      	cmp	r3, #0
    3b82:	da00      	bge.n	3b86 <_strtod_r+0x6be>
    3b84:	e086      	b.n	3c94 <_strtod_r+0x7cc>
    3b86:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    3b88:	990d      	ldr	r1, [sp, #52]	; 0x34
    3b8a:	18ec      	adds	r4, r5, r3
    3b8c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3b8e:	981e      	ldr	r0, [sp, #120]	; 0x78
    3b90:	1b5b      	subs	r3, r3, r5
    3b92:	2536      	movs	r5, #54	; 0x36
    3b94:	181a      	adds	r2, r3, r0
    3b96:	1a2d      	subs	r5, r5, r0
    3b98:	48c7      	ldr	r0, [pc, #796]	; (3eb8 <_strtod_r+0x9f0>)
    3b9a:	2301      	movs	r3, #1
    3b9c:	4282      	cmp	r2, r0
    3b9e:	db00      	blt.n	3ba2 <_strtod_r+0x6da>
    3ba0:	e082      	b.n	3ca8 <_strtod_r+0x7e0>
    3ba2:	1a80      	subs	r0, r0, r2
    3ba4:	1a2d      	subs	r5, r5, r0
    3ba6:	281f      	cmp	r0, #31
    3ba8:	dc78      	bgt.n	3c9c <_strtod_r+0x7d4>
    3baa:	4083      	lsls	r3, r0
    3bac:	2000      	movs	r0, #0
    3bae:	9318      	str	r3, [sp, #96]	; 0x60
    3bb0:	9011      	str	r0, [sp, #68]	; 0x44
    3bb2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3bb4:	1963      	adds	r3, r4, r5
    3bb6:	194d      	adds	r5, r1, r5
    3bb8:	930c      	str	r3, [sp, #48]	; 0x30
    3bba:	182d      	adds	r5, r5, r0
    3bbc:	42a3      	cmp	r3, r4
    3bbe:	dd00      	ble.n	3bc2 <_strtod_r+0x6fa>
    3bc0:	1c23      	adds	r3, r4, #0
    3bc2:	42ab      	cmp	r3, r5
    3bc4:	dd00      	ble.n	3bc8 <_strtod_r+0x700>
    3bc6:	1c2b      	adds	r3, r5, #0
    3bc8:	2b00      	cmp	r3, #0
    3bca:	dd04      	ble.n	3bd6 <_strtod_r+0x70e>
    3bcc:	990c      	ldr	r1, [sp, #48]	; 0x30
    3bce:	1aed      	subs	r5, r5, r3
    3bd0:	1ac9      	subs	r1, r1, r3
    3bd2:	910c      	str	r1, [sp, #48]	; 0x30
    3bd4:	1ae4      	subs	r4, r4, r3
    3bd6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    3bd8:	2a00      	cmp	r2, #0
    3bda:	d169      	bne.n	3cb0 <_strtod_r+0x7e8>
    3bdc:	980c      	ldr	r0, [sp, #48]	; 0x30
    3bde:	2800      	cmp	r0, #0
    3be0:	dc7e      	bgt.n	3ce0 <_strtod_r+0x818>
    3be2:	990d      	ldr	r1, [sp, #52]	; 0x34
    3be4:	2900      	cmp	r1, #0
    3be6:	d000      	beq.n	3bea <_strtod_r+0x722>
    3be8:	e084      	b.n	3cf4 <_strtod_r+0x82c>
    3bea:	2d00      	cmp	r5, #0
    3bec:	dd00      	ble.n	3bf0 <_strtod_r+0x728>
    3bee:	e08b      	b.n	3d08 <_strtod_r+0x840>
    3bf0:	2c00      	cmp	r4, #0
    3bf2:	dd00      	ble.n	3bf6 <_strtod_r+0x72e>
    3bf4:	e092      	b.n	3d1c <_strtod_r+0x854>
    3bf6:	9808      	ldr	r0, [sp, #32]
    3bf8:	991c      	ldr	r1, [sp, #112]	; 0x70
    3bfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3bfc:	f002 ff4f 	bl	6a9e <__mdiff>
    3c00:	9007      	str	r0, [sp, #28]
    3c02:	2800      	cmp	r0, #0
    3c04:	d100      	bne.n	3c08 <_strtod_r+0x740>
    3c06:	e6c2      	b.n	398e <_strtod_r+0x4c6>
    3c08:	68c4      	ldr	r4, [r0, #12]
    3c0a:	2500      	movs	r5, #0
    3c0c:	60c5      	str	r5, [r0, #12]
    3c0e:	9909      	ldr	r1, [sp, #36]	; 0x24
    3c10:	940f      	str	r4, [sp, #60]	; 0x3c
    3c12:	f002 ff29 	bl	6a68 <__mcmp>
    3c16:	42a8      	cmp	r0, r5
    3c18:	db00      	blt.n	3c1c <_strtod_r+0x754>
    3c1a:	e08e      	b.n	3d3a <_strtod_r+0x872>
    3c1c:	42ac      	cmp	r4, r5
    3c1e:	d000      	beq.n	3c22 <_strtod_r+0x75a>
    3c20:	e21f      	b.n	4062 <_strtod_r+0xb9a>
    3c22:	42ae      	cmp	r6, r5
    3c24:	d000      	beq.n	3c28 <_strtod_r+0x760>
    3c26:	e21c      	b.n	4062 <_strtod_r+0xb9a>
    3c28:	033b      	lsls	r3, r7, #12
    3c2a:	42ab      	cmp	r3, r5
    3c2c:	d000      	beq.n	3c30 <_strtod_r+0x768>
    3c2e:	e218      	b.n	4062 <_strtod_r+0xb9a>
    3c30:	4aa2      	ldr	r2, [pc, #648]	; (3ebc <_strtod_r+0x9f4>)
    3c32:	23d6      	movs	r3, #214	; 0xd6
    3c34:	403a      	ands	r2, r7
    3c36:	04db      	lsls	r3, r3, #19
    3c38:	429a      	cmp	r2, r3
    3c3a:	d800      	bhi.n	3c3e <_strtod_r+0x776>
    3c3c:	e211      	b.n	4062 <_strtod_r+0xb9a>
    3c3e:	9807      	ldr	r0, [sp, #28]
    3c40:	6940      	ldr	r0, [r0, #20]
    3c42:	42a8      	cmp	r0, r5
    3c44:	d074      	beq.n	3d30 <_strtod_r+0x868>
    3c46:	9907      	ldr	r1, [sp, #28]
    3c48:	9808      	ldr	r0, [sp, #32]
    3c4a:	2201      	movs	r2, #1
    3c4c:	f002 feba 	bl	69c4 <__lshift>
    3c50:	9909      	ldr	r1, [sp, #36]	; 0x24
    3c52:	9007      	str	r0, [sp, #28]
    3c54:	f002 ff08 	bl	6a68 <__mcmp>
    3c58:	2800      	cmp	r0, #0
    3c5a:	dc00      	bgt.n	3c5e <_strtod_r+0x796>
    3c5c:	e201      	b.n	4062 <_strtod_r+0xb9a>
    3c5e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3c60:	4b96      	ldr	r3, [pc, #600]	; (3ebc <_strtod_r+0x9f4>)
    3c62:	2c00      	cmp	r4, #0
    3c64:	d100      	bne.n	3c68 <_strtod_r+0x7a0>
    3c66:	e099      	b.n	3d9c <_strtod_r+0x8d4>
    3c68:	1c1a      	adds	r2, r3, #0
    3c6a:	21d6      	movs	r1, #214	; 0xd6
    3c6c:	403a      	ands	r2, r7
    3c6e:	04c9      	lsls	r1, r1, #19
    3c70:	428a      	cmp	r2, r1
    3c72:	d900      	bls.n	3c76 <_strtod_r+0x7ae>
    3c74:	e092      	b.n	3d9c <_strtod_r+0x8d4>
    3c76:	23dc      	movs	r3, #220	; 0xdc
    3c78:	049b      	lsls	r3, r3, #18
    3c7a:	429a      	cmp	r2, r3
    3c7c:	d900      	bls.n	3c80 <_strtod_r+0x7b8>
    3c7e:	e1f3      	b.n	4068 <_strtod_r+0xba0>
    3c80:	9d08      	ldr	r5, [sp, #32]
    3c82:	9c10      	ldr	r4, [sp, #64]	; 0x40
    3c84:	2322      	movs	r3, #34	; 0x22
    3c86:	4f83      	ldr	r7, [pc, #524]	; (3e94 <_strtod_r+0x9cc>)
    3c88:	4e81      	ldr	r6, [pc, #516]	; (3e90 <_strtod_r+0x9c8>)
    3c8a:	602b      	str	r3, [r5, #0]
    3c8c:	2c00      	cmp	r4, #0
    3c8e:	d000      	beq.n	3c92 <_strtod_r+0x7ca>
    3c90:	e1fc      	b.n	408c <_strtod_r+0xbc4>
    3c92:	e20f      	b.n	40b4 <_strtod_r+0xbec>
    3c94:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    3c96:	1ae1      	subs	r1, r4, r3
    3c98:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    3c9a:	e777      	b.n	3b8c <_strtod_r+0x6c4>
    3c9c:	4888      	ldr	r0, [pc, #544]	; (3ec0 <_strtod_r+0x9f8>)
    3c9e:	1a82      	subs	r2, r0, r2
    3ca0:	1c18      	adds	r0, r3, #0
    3ca2:	4090      	lsls	r0, r2
    3ca4:	9011      	str	r0, [sp, #68]	; 0x44
    3ca6:	e001      	b.n	3cac <_strtod_r+0x7e4>
    3ca8:	2200      	movs	r2, #0
    3caa:	9211      	str	r2, [sp, #68]	; 0x44
    3cac:	9318      	str	r3, [sp, #96]	; 0x60
    3cae:	e780      	b.n	3bb2 <_strtod_r+0x6ea>
    3cb0:	9808      	ldr	r0, [sp, #32]
    3cb2:	9909      	ldr	r1, [sp, #36]	; 0x24
    3cb4:	f002 fe34 	bl	6920 <__pow5mult>
    3cb8:	9009      	str	r0, [sp, #36]	; 0x24
    3cba:	2800      	cmp	r0, #0
    3cbc:	d100      	bne.n	3cc0 <_strtod_r+0x7f8>
    3cbe:	e666      	b.n	398e <_strtod_r+0x4c6>
    3cc0:	9808      	ldr	r0, [sp, #32]
    3cc2:	9909      	ldr	r1, [sp, #36]	; 0x24
    3cc4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    3cc6:	f002 fd9b 	bl	6800 <__multiply>
    3cca:	900f      	str	r0, [sp, #60]	; 0x3c
    3ccc:	2800      	cmp	r0, #0
    3cce:	d100      	bne.n	3cd2 <_strtod_r+0x80a>
    3cd0:	e65d      	b.n	398e <_strtod_r+0x4c6>
    3cd2:	9808      	ldr	r0, [sp, #32]
    3cd4:	991c      	ldr	r1, [sp, #112]	; 0x70
    3cd6:	f002 fcaa 	bl	662e <_Bfree>
    3cda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3cdc:	931c      	str	r3, [sp, #112]	; 0x70
    3cde:	e77d      	b.n	3bdc <_strtod_r+0x714>
    3ce0:	9808      	ldr	r0, [sp, #32]
    3ce2:	991c      	ldr	r1, [sp, #112]	; 0x70
    3ce4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3ce6:	f002 fe6d 	bl	69c4 <__lshift>
    3cea:	901c      	str	r0, [sp, #112]	; 0x70
    3cec:	2800      	cmp	r0, #0
    3cee:	d000      	beq.n	3cf2 <_strtod_r+0x82a>
    3cf0:	e777      	b.n	3be2 <_strtod_r+0x71a>
    3cf2:	e64c      	b.n	398e <_strtod_r+0x4c6>
    3cf4:	9808      	ldr	r0, [sp, #32]
    3cf6:	990e      	ldr	r1, [sp, #56]	; 0x38
    3cf8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3cfa:	f002 fe11 	bl	6920 <__pow5mult>
    3cfe:	900e      	str	r0, [sp, #56]	; 0x38
    3d00:	2800      	cmp	r0, #0
    3d02:	d000      	beq.n	3d06 <_strtod_r+0x83e>
    3d04:	e771      	b.n	3bea <_strtod_r+0x722>
    3d06:	e642      	b.n	398e <_strtod_r+0x4c6>
    3d08:	9808      	ldr	r0, [sp, #32]
    3d0a:	990e      	ldr	r1, [sp, #56]	; 0x38
    3d0c:	1c2a      	adds	r2, r5, #0
    3d0e:	f002 fe59 	bl	69c4 <__lshift>
    3d12:	900e      	str	r0, [sp, #56]	; 0x38
    3d14:	2800      	cmp	r0, #0
    3d16:	d000      	beq.n	3d1a <_strtod_r+0x852>
    3d18:	e76a      	b.n	3bf0 <_strtod_r+0x728>
    3d1a:	e638      	b.n	398e <_strtod_r+0x4c6>
    3d1c:	9808      	ldr	r0, [sp, #32]
    3d1e:	9909      	ldr	r1, [sp, #36]	; 0x24
    3d20:	1c22      	adds	r2, r4, #0
    3d22:	f002 fe4f 	bl	69c4 <__lshift>
    3d26:	9009      	str	r0, [sp, #36]	; 0x24
    3d28:	2800      	cmp	r0, #0
    3d2a:	d000      	beq.n	3d2e <_strtod_r+0x866>
    3d2c:	e763      	b.n	3bf6 <_strtod_r+0x72e>
    3d2e:	e62e      	b.n	398e <_strtod_r+0x4c6>
    3d30:	9907      	ldr	r1, [sp, #28]
    3d32:	6909      	ldr	r1, [r1, #16]
    3d34:	2901      	cmp	r1, #1
    3d36:	dc86      	bgt.n	3c46 <_strtod_r+0x77e>
    3d38:	e193      	b.n	4062 <_strtod_r+0xb9a>
    3d3a:	2800      	cmp	r0, #0
    3d3c:	d165      	bne.n	3e0a <_strtod_r+0x942>
    3d3e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3d40:	033a      	lsls	r2, r7, #12
    3d42:	2c00      	cmp	r4, #0
    3d44:	d025      	beq.n	3d92 <_strtod_r+0x8ca>
    3d46:	495f      	ldr	r1, [pc, #380]	; (3ec4 <_strtod_r+0x9fc>)
    3d48:	1c3b      	adds	r3, r7, #0
    3d4a:	0b12      	lsrs	r2, r2, #12
    3d4c:	428a      	cmp	r2, r1
    3d4e:	d12e      	bne.n	3dae <_strtod_r+0x8e6>
    3d50:	2101      	movs	r1, #1
    3d52:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3d54:	4249      	negs	r1, r1
    3d56:	1c30      	adds	r0, r6, #0
    3d58:	1c0a      	adds	r2, r1, #0
    3d5a:	2d00      	cmp	r5, #0
    3d5c:	d00a      	beq.n	3d74 <_strtod_r+0x8ac>
    3d5e:	4c57      	ldr	r4, [pc, #348]	; (3ebc <_strtod_r+0x9f4>)
    3d60:	25d4      	movs	r5, #212	; 0xd4
    3d62:	403c      	ands	r4, r7
    3d64:	04ed      	lsls	r5, r5, #19
    3d66:	42ac      	cmp	r4, r5
    3d68:	d804      	bhi.n	3d74 <_strtod_r+0x8ac>
    3d6a:	0d24      	lsrs	r4, r4, #20
    3d6c:	226b      	movs	r2, #107	; 0x6b
    3d6e:	1b12      	subs	r2, r2, r4
    3d70:	4091      	lsls	r1, r2
    3d72:	1c0a      	adds	r2, r1, #0
    3d74:	4290      	cmp	r0, r2
    3d76:	d11a      	bne.n	3dae <_strtod_r+0x8e6>
    3d78:	4a53      	ldr	r2, [pc, #332]	; (3ec8 <_strtod_r+0xa00>)
    3d7a:	4293      	cmp	r3, r2
    3d7c:	d102      	bne.n	3d84 <_strtod_r+0x8bc>
    3d7e:	3001      	adds	r0, #1
    3d80:	d100      	bne.n	3d84 <_strtod_r+0x8bc>
    3d82:	e604      	b.n	398e <_strtod_r+0x4c6>
    3d84:	4a4d      	ldr	r2, [pc, #308]	; (3ebc <_strtod_r+0x9f4>)
    3d86:	2080      	movs	r0, #128	; 0x80
    3d88:	4013      	ands	r3, r2
    3d8a:	0340      	lsls	r0, r0, #13
    3d8c:	181f      	adds	r7, r3, r0
    3d8e:	2600      	movs	r6, #0
    3d90:	e167      	b.n	4062 <_strtod_r+0xb9a>
    3d92:	2a00      	cmp	r2, #0
    3d94:	d10b      	bne.n	3dae <_strtod_r+0x8e6>
    3d96:	2e00      	cmp	r6, #0
    3d98:	d109      	bne.n	3dae <_strtod_r+0x8e6>
    3d9a:	e760      	b.n	3c5e <_strtod_r+0x796>
    3d9c:	4d4b      	ldr	r5, [pc, #300]	; (3ecc <_strtod_r+0xa04>)
    3d9e:	4a49      	ldr	r2, [pc, #292]	; (3ec4 <_strtod_r+0x9fc>)
    3da0:	403b      	ands	r3, r7
    3da2:	195b      	adds	r3, r3, r5
    3da4:	1c17      	adds	r7, r2, #0
    3da6:	431f      	orrs	r7, r3
    3da8:	2301      	movs	r3, #1
    3daa:	425e      	negs	r6, r3
    3dac:	e159      	b.n	4062 <_strtod_r+0xb9a>
    3dae:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3db0:	2c00      	cmp	r4, #0
    3db2:	d003      	beq.n	3dbc <_strtod_r+0x8f4>
    3db4:	423c      	tst	r4, r7
    3db6:	d100      	bne.n	3dba <_strtod_r+0x8f2>
    3db8:	e153      	b.n	4062 <_strtod_r+0xb9a>
    3dba:	e003      	b.n	3dc4 <_strtod_r+0x8fc>
    3dbc:	9d18      	ldr	r5, [sp, #96]	; 0x60
    3dbe:	4235      	tst	r5, r6
    3dc0:	d100      	bne.n	3dc4 <_strtod_r+0x8fc>
    3dc2:	e14e      	b.n	4062 <_strtod_r+0xb9a>
    3dc4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3dc6:	1c30      	adds	r0, r6, #0
    3dc8:	1c39      	adds	r1, r7, #0
    3dca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3dcc:	2c00      	cmp	r4, #0
    3dce:	d00a      	beq.n	3de6 <_strtod_r+0x91e>
    3dd0:	f7ff fb62 	bl	3498 <sulp>
    3dd4:	1c02      	adds	r2, r0, #0
    3dd6:	1c0b      	adds	r3, r1, #0
    3dd8:	9812      	ldr	r0, [sp, #72]	; 0x48
    3dda:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3ddc:	f003 fae4 	bl	73a8 <__aeabi_dadd>
    3de0:	1c06      	adds	r6, r0, #0
    3de2:	1c0f      	adds	r7, r1, #0
    3de4:	e13d      	b.n	4062 <_strtod_r+0xb9a>
    3de6:	f7ff fb57 	bl	3498 <sulp>
    3dea:	1c02      	adds	r2, r0, #0
    3dec:	1c0b      	adds	r3, r1, #0
    3dee:	9812      	ldr	r0, [sp, #72]	; 0x48
    3df0:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3df2:	f004 fcf5 	bl	87e0 <__aeabi_dsub>
    3df6:	4b27      	ldr	r3, [pc, #156]	; (3e94 <_strtod_r+0x9cc>)
    3df8:	4a25      	ldr	r2, [pc, #148]	; (3e90 <_strtod_r+0x9c8>)
    3dfa:	1c06      	adds	r6, r0, #0
    3dfc:	1c0f      	adds	r7, r1, #0
    3dfe:	f003 fa61 	bl	72c4 <__aeabi_dcmpeq>
    3e02:	2800      	cmp	r0, #0
    3e04:	d000      	beq.n	3e08 <_strtod_r+0x940>
    3e06:	e73b      	b.n	3c80 <_strtod_r+0x7b8>
    3e08:	e12b      	b.n	4062 <_strtod_r+0xb9a>
    3e0a:	9807      	ldr	r0, [sp, #28]
    3e0c:	9909      	ldr	r1, [sp, #36]	; 0x24
    3e0e:	f002 ff79 	bl	6d04 <__ratio>
    3e12:	4a21      	ldr	r2, [pc, #132]	; (3e98 <_strtod_r+0x9d0>)
    3e14:	4b21      	ldr	r3, [pc, #132]	; (3e9c <_strtod_r+0x9d4>)
    3e16:	1c04      	adds	r4, r0, #0
    3e18:	1c0d      	adds	r5, r1, #0
    3e1a:	f003 fa63 	bl	72e4 <__aeabi_dcmple>
    3e1e:	2800      	cmp	r0, #0
    3e20:	d05a      	beq.n	3ed8 <_strtod_r+0xa10>
    3e22:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3e24:	2800      	cmp	r0, #0
    3e26:	d006      	beq.n	3e36 <_strtod_r+0x96e>
    3e28:	4a29      	ldr	r2, [pc, #164]	; (3ed0 <_strtod_r+0xa08>)
    3e2a:	2100      	movs	r1, #0
    3e2c:	4c1c      	ldr	r4, [pc, #112]	; (3ea0 <_strtod_r+0x9d8>)
    3e2e:	4d1d      	ldr	r5, [pc, #116]	; (3ea4 <_strtod_r+0x9dc>)
    3e30:	910c      	str	r1, [sp, #48]	; 0x30
    3e32:	920d      	str	r2, [sp, #52]	; 0x34
    3e34:	e061      	b.n	3efa <_strtod_r+0xa32>
    3e36:	2e00      	cmp	r6, #0
    3e38:	d102      	bne.n	3e40 <_strtod_r+0x978>
    3e3a:	033b      	lsls	r3, r7, #12
    3e3c:	d105      	bne.n	3e4a <_strtod_r+0x982>
    3e3e:	e00b      	b.n	3e58 <_strtod_r+0x990>
    3e40:	2e01      	cmp	r6, #1
    3e42:	d102      	bne.n	3e4a <_strtod_r+0x982>
    3e44:	2f00      	cmp	r7, #0
    3e46:	d100      	bne.n	3e4a <_strtod_r+0x982>
    3e48:	e71a      	b.n	3c80 <_strtod_r+0x7b8>
    3e4a:	4821      	ldr	r0, [pc, #132]	; (3ed0 <_strtod_r+0xa08>)
    3e4c:	2300      	movs	r3, #0
    3e4e:	4c16      	ldr	r4, [pc, #88]	; (3ea8 <_strtod_r+0x9e0>)
    3e50:	4d16      	ldr	r5, [pc, #88]	; (3eac <_strtod_r+0x9e4>)
    3e52:	930c      	str	r3, [sp, #48]	; 0x30
    3e54:	900d      	str	r0, [sp, #52]	; 0x34
    3e56:	e050      	b.n	3efa <_strtod_r+0xa32>
    3e58:	1c20      	adds	r0, r4, #0
    3e5a:	1c29      	adds	r1, r5, #0
    3e5c:	4a10      	ldr	r2, [pc, #64]	; (3ea0 <_strtod_r+0x9d8>)
    3e5e:	4b11      	ldr	r3, [pc, #68]	; (3ea4 <_strtod_r+0x9dc>)
    3e60:	f003 fa36 	bl	72d0 <__aeabi_dcmplt>
    3e64:	2800      	cmp	r0, #0
    3e66:	d108      	bne.n	3e7a <_strtod_r+0x9b2>
    3e68:	1c20      	adds	r0, r4, #0
    3e6a:	1c29      	adds	r1, r5, #0
    3e6c:	4a10      	ldr	r2, [pc, #64]	; (3eb0 <_strtod_r+0x9e8>)
    3e6e:	4b11      	ldr	r3, [pc, #68]	; (3eb4 <_strtod_r+0x9ec>)
    3e70:	f004 fa26 	bl	82c0 <__aeabi_dmul>
    3e74:	900c      	str	r0, [sp, #48]	; 0x30
    3e76:	910d      	str	r1, [sp, #52]	; 0x34
    3e78:	e003      	b.n	3e82 <_strtod_r+0x9ba>
    3e7a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3e7c:	4d15      	ldr	r5, [pc, #84]	; (3ed4 <_strtod_r+0xa0c>)
    3e7e:	940c      	str	r4, [sp, #48]	; 0x30
    3e80:	950d      	str	r5, [sp, #52]	; 0x34
    3e82:	980d      	ldr	r0, [sp, #52]	; 0x34
    3e84:	2180      	movs	r1, #128	; 0x80
    3e86:	0609      	lsls	r1, r1, #24
    3e88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3e8a:	1845      	adds	r5, r0, r1
    3e8c:	e035      	b.n	3efa <_strtod_r+0xa32>
    3e8e:	46c0      	nop			; (mov r8, r8)
	...
    3e9c:	40000000 	.word	0x40000000
    3ea0:	00000000 	.word	0x00000000
    3ea4:	3ff00000 	.word	0x3ff00000
    3ea8:	00000000 	.word	0x00000000
    3eac:	bff00000 	.word	0xbff00000
    3eb0:	00000000 	.word	0x00000000
    3eb4:	3fe00000 	.word	0x3fe00000
    3eb8:	fffffc03 	.word	0xfffffc03
    3ebc:	7ff00000 	.word	0x7ff00000
    3ec0:	fffffbe3 	.word	0xfffffbe3
    3ec4:	000fffff 	.word	0x000fffff
    3ec8:	7fefffff 	.word	0x7fefffff
    3ecc:	fff00000 	.word	0xfff00000
    3ed0:	3ff00000 	.word	0x3ff00000
    3ed4:	3fe00000 	.word	0x3fe00000
    3ed8:	1c20      	adds	r0, r4, #0
    3eda:	4b80      	ldr	r3, [pc, #512]	; (40dc <_strtod_r+0xc14>)
    3edc:	4a7e      	ldr	r2, [pc, #504]	; (40d8 <_strtod_r+0xc10>)
    3ede:	1c29      	adds	r1, r5, #0
    3ee0:	f004 f9ee 	bl	82c0 <__aeabi_dmul>
    3ee4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3ee6:	900c      	str	r0, [sp, #48]	; 0x30
    3ee8:	910d      	str	r1, [sp, #52]	; 0x34
    3eea:	1c0b      	adds	r3, r1, #0
    3eec:	2c00      	cmp	r4, #0
    3eee:	d102      	bne.n	3ef6 <_strtod_r+0xa2e>
    3ef0:	2580      	movs	r5, #128	; 0x80
    3ef2:	062d      	lsls	r5, r5, #24
    3ef4:	194b      	adds	r3, r1, r5
    3ef6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3ef8:	1c1d      	adds	r5, r3, #0
    3efa:	4881      	ldr	r0, [pc, #516]	; (4100 <_strtod_r+0xc38>)
    3efc:	4b81      	ldr	r3, [pc, #516]	; (4104 <_strtod_r+0xc3c>)
    3efe:	4038      	ands	r0, r7
    3f00:	9011      	str	r0, [sp, #68]	; 0x44
    3f02:	4298      	cmp	r0, r3
    3f04:	d12b      	bne.n	3f5e <_strtod_r+0xa96>
    3f06:	9912      	ldr	r1, [sp, #72]	; 0x48
    3f08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3f0a:	9114      	str	r1, [sp, #80]	; 0x50
    3f0c:	9215      	str	r2, [sp, #84]	; 0x54
    3f0e:	4a7e      	ldr	r2, [pc, #504]	; (4108 <_strtod_r+0xc40>)
    3f10:	1c30      	adds	r0, r6, #0
    3f12:	18bf      	adds	r7, r7, r2
    3f14:	1c39      	adds	r1, r7, #0
    3f16:	f002 fe29 	bl	6b6c <__ulp>
    3f1a:	1c02      	adds	r2, r0, #0
    3f1c:	1c0b      	adds	r3, r1, #0
    3f1e:	1c20      	adds	r0, r4, #0
    3f20:	1c29      	adds	r1, r5, #0
    3f22:	f004 f9cd 	bl	82c0 <__aeabi_dmul>
    3f26:	1c02      	adds	r2, r0, #0
    3f28:	1c0b      	adds	r3, r1, #0
    3f2a:	1c30      	adds	r0, r6, #0
    3f2c:	1c39      	adds	r1, r7, #0
    3f2e:	f003 fa3b 	bl	73a8 <__aeabi_dadd>
    3f32:	4a73      	ldr	r2, [pc, #460]	; (4100 <_strtod_r+0xc38>)
    3f34:	4b75      	ldr	r3, [pc, #468]	; (410c <_strtod_r+0xc44>)
    3f36:	1c06      	adds	r6, r0, #0
    3f38:	400a      	ands	r2, r1
    3f3a:	429a      	cmp	r2, r3
    3f3c:	d90b      	bls.n	3f56 <_strtod_r+0xa8e>
    3f3e:	4b74      	ldr	r3, [pc, #464]	; (4110 <_strtod_r+0xc48>)
    3f40:	9c15      	ldr	r4, [sp, #84]	; 0x54
    3f42:	429c      	cmp	r4, r3
    3f44:	d103      	bne.n	3f4e <_strtod_r+0xa86>
    3f46:	9d14      	ldr	r5, [sp, #80]	; 0x50
    3f48:	3501      	adds	r5, #1
    3f4a:	d100      	bne.n	3f4e <_strtod_r+0xa86>
    3f4c:	e51f      	b.n	398e <_strtod_r+0x4c6>
    3f4e:	2301      	movs	r3, #1
    3f50:	4f6f      	ldr	r7, [pc, #444]	; (4110 <_strtod_r+0xc48>)
    3f52:	425e      	negs	r6, r3
    3f54:	e074      	b.n	4040 <_strtod_r+0xb78>
    3f56:	20d4      	movs	r0, #212	; 0xd4
    3f58:	0480      	lsls	r0, r0, #18
    3f5a:	180f      	adds	r7, r1, r0
    3f5c:	e03a      	b.n	3fd4 <_strtod_r+0xb0c>
    3f5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3f60:	2900      	cmp	r1, #0
    3f62:	d025      	beq.n	3fb0 <_strtod_r+0xae8>
    3f64:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3f66:	23d4      	movs	r3, #212	; 0xd4
    3f68:	04db      	lsls	r3, r3, #19
    3f6a:	429a      	cmp	r2, r3
    3f6c:	d820      	bhi.n	3fb0 <_strtod_r+0xae8>
    3f6e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3f70:	990d      	ldr	r1, [sp, #52]	; 0x34
    3f72:	4a5b      	ldr	r2, [pc, #364]	; (40e0 <_strtod_r+0xc18>)
    3f74:	4b5b      	ldr	r3, [pc, #364]	; (40e4 <_strtod_r+0xc1c>)
    3f76:	f003 f9b5 	bl	72e4 <__aeabi_dcmple>
    3f7a:	2800      	cmp	r0, #0
    3f7c:	d013      	beq.n	3fa6 <_strtod_r+0xade>
    3f7e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3f80:	990d      	ldr	r1, [sp, #52]	; 0x34
    3f82:	f003 f9f1 	bl	7368 <__aeabi_d2uiz>
    3f86:	2800      	cmp	r0, #0
    3f88:	d100      	bne.n	3f8c <_strtod_r+0xac4>
    3f8a:	2001      	movs	r0, #1
    3f8c:	f004 ffce 	bl	8f2c <__aeabi_ui2d>
    3f90:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3f92:	900c      	str	r0, [sp, #48]	; 0x30
    3f94:	910d      	str	r1, [sp, #52]	; 0x34
    3f96:	1c0b      	adds	r3, r1, #0
    3f98:	2c00      	cmp	r4, #0
    3f9a:	d102      	bne.n	3fa2 <_strtod_r+0xada>
    3f9c:	2580      	movs	r5, #128	; 0x80
    3f9e:	062d      	lsls	r5, r5, #24
    3fa0:	194b      	adds	r3, r1, r5
    3fa2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3fa4:	1c1d      	adds	r5, r3, #0
    3fa6:	20d6      	movs	r0, #214	; 0xd6
    3fa8:	04c0      	lsls	r0, r0, #19
    3faa:	9911      	ldr	r1, [sp, #68]	; 0x44
    3fac:	182b      	adds	r3, r5, r0
    3fae:	1a5d      	subs	r5, r3, r1
    3fb0:	9812      	ldr	r0, [sp, #72]	; 0x48
    3fb2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3fb4:	f002 fdda 	bl	6b6c <__ulp>
    3fb8:	1c02      	adds	r2, r0, #0
    3fba:	1c0b      	adds	r3, r1, #0
    3fbc:	1c20      	adds	r0, r4, #0
    3fbe:	1c29      	adds	r1, r5, #0
    3fc0:	f004 f97e 	bl	82c0 <__aeabi_dmul>
    3fc4:	1c02      	adds	r2, r0, #0
    3fc6:	1c0b      	adds	r3, r1, #0
    3fc8:	9812      	ldr	r0, [sp, #72]	; 0x48
    3fca:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3fcc:	f003 f9ec 	bl	73a8 <__aeabi_dadd>
    3fd0:	1c06      	adds	r6, r0, #0
    3fd2:	1c0f      	adds	r7, r1, #0
    3fd4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3fd6:	9712      	str	r7, [sp, #72]	; 0x48
    3fd8:	2c00      	cmp	r4, #0
    3fda:	d131      	bne.n	4040 <_strtod_r+0xb78>
    3fdc:	4b48      	ldr	r3, [pc, #288]	; (4100 <_strtod_r+0xc38>)
    3fde:	9d11      	ldr	r5, [sp, #68]	; 0x44
    3fe0:	403b      	ands	r3, r7
    3fe2:	429d      	cmp	r5, r3
    3fe4:	d12c      	bne.n	4040 <_strtod_r+0xb78>
    3fe6:	990d      	ldr	r1, [sp, #52]	; 0x34
    3fe8:	980c      	ldr	r0, [sp, #48]	; 0x30
    3fea:	f004 ff2d 	bl	8e48 <__aeabi_d2iz>
    3fee:	f004 ff5f 	bl	8eb0 <__aeabi_i2d>
    3ff2:	1c02      	adds	r2, r0, #0
    3ff4:	1c0b      	adds	r3, r1, #0
    3ff6:	980c      	ldr	r0, [sp, #48]	; 0x30
    3ff8:	990d      	ldr	r1, [sp, #52]	; 0x34
    3ffa:	f004 fbf1 	bl	87e0 <__aeabi_dsub>
    3ffe:	1c04      	adds	r4, r0, #0
    4000:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4002:	1c0d      	adds	r5, r1, #0
    4004:	2800      	cmp	r0, #0
    4006:	d104      	bne.n	4012 <_strtod_r+0xb4a>
    4008:	2e00      	cmp	r6, #0
    400a:	d102      	bne.n	4012 <_strtod_r+0xb4a>
    400c:	9912      	ldr	r1, [sp, #72]	; 0x48
    400e:	030b      	lsls	r3, r1, #12
    4010:	d00e      	beq.n	4030 <_strtod_r+0xb68>
    4012:	1c20      	adds	r0, r4, #0
    4014:	1c29      	adds	r1, r5, #0
    4016:	4a34      	ldr	r2, [pc, #208]	; (40e8 <_strtod_r+0xc20>)
    4018:	4b34      	ldr	r3, [pc, #208]	; (40ec <_strtod_r+0xc24>)
    401a:	f003 f959 	bl	72d0 <__aeabi_dcmplt>
    401e:	2800      	cmp	r0, #0
    4020:	d134      	bne.n	408c <_strtod_r+0xbc4>
    4022:	1c20      	adds	r0, r4, #0
    4024:	1c29      	adds	r1, r5, #0
    4026:	4a32      	ldr	r2, [pc, #200]	; (40f0 <_strtod_r+0xc28>)
    4028:	4b32      	ldr	r3, [pc, #200]	; (40f4 <_strtod_r+0xc2c>)
    402a:	f003 f965 	bl	72f8 <__aeabi_dcmpgt>
    402e:	e005      	b.n	403c <_strtod_r+0xb74>
    4030:	1c20      	adds	r0, r4, #0
    4032:	1c29      	adds	r1, r5, #0
    4034:	4a30      	ldr	r2, [pc, #192]	; (40f8 <_strtod_r+0xc30>)
    4036:	4b31      	ldr	r3, [pc, #196]	; (40fc <_strtod_r+0xc34>)
    4038:	f003 f94a 	bl	72d0 <__aeabi_dcmplt>
    403c:	2800      	cmp	r0, #0
    403e:	d125      	bne.n	408c <_strtod_r+0xbc4>
    4040:	9808      	ldr	r0, [sp, #32]
    4042:	991c      	ldr	r1, [sp, #112]	; 0x70
    4044:	f002 faf3 	bl	662e <_Bfree>
    4048:	9808      	ldr	r0, [sp, #32]
    404a:	990e      	ldr	r1, [sp, #56]	; 0x38
    404c:	f002 faef 	bl	662e <_Bfree>
    4050:	9808      	ldr	r0, [sp, #32]
    4052:	9909      	ldr	r1, [sp, #36]	; 0x24
    4054:	f002 faeb 	bl	662e <_Bfree>
    4058:	9808      	ldr	r0, [sp, #32]
    405a:	9907      	ldr	r1, [sp, #28]
    405c:	f002 fae7 	bl	662e <_Bfree>
    4060:	e55a      	b.n	3b18 <_strtod_r+0x650>
    4062:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4064:	2c00      	cmp	r4, #0
    4066:	d011      	beq.n	408c <_strtod_r+0xbc4>
    4068:	4d2a      	ldr	r5, [pc, #168]	; (4114 <_strtod_r+0xc4c>)
    406a:	2000      	movs	r0, #0
    406c:	9014      	str	r0, [sp, #80]	; 0x50
    406e:	9515      	str	r5, [sp, #84]	; 0x54
    4070:	1c30      	adds	r0, r6, #0
    4072:	1c39      	adds	r1, r7, #0
    4074:	9a14      	ldr	r2, [sp, #80]	; 0x50
    4076:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4078:	f004 f922 	bl	82c0 <__aeabi_dmul>
    407c:	1c06      	adds	r6, r0, #0
    407e:	1c0f      	adds	r7, r1, #0
    4080:	d104      	bne.n	408c <_strtod_r+0xbc4>
    4082:	2800      	cmp	r0, #0
    4084:	d102      	bne.n	408c <_strtod_r+0xbc4>
    4086:	9c08      	ldr	r4, [sp, #32]
    4088:	2322      	movs	r3, #34	; 0x22
    408a:	6023      	str	r3, [r4, #0]
    408c:	9808      	ldr	r0, [sp, #32]
    408e:	991c      	ldr	r1, [sp, #112]	; 0x70
    4090:	f002 facd 	bl	662e <_Bfree>
    4094:	9808      	ldr	r0, [sp, #32]
    4096:	990e      	ldr	r1, [sp, #56]	; 0x38
    4098:	f002 fac9 	bl	662e <_Bfree>
    409c:	9808      	ldr	r0, [sp, #32]
    409e:	9909      	ldr	r1, [sp, #36]	; 0x24
    40a0:	f002 fac5 	bl	662e <_Bfree>
    40a4:	9808      	ldr	r0, [sp, #32]
    40a6:	9910      	ldr	r1, [sp, #64]	; 0x40
    40a8:	f002 fac1 	bl	662e <_Bfree>
    40ac:	9808      	ldr	r0, [sp, #32]
    40ae:	9907      	ldr	r1, [sp, #28]
    40b0:	f002 fabd 	bl	662e <_Bfree>
    40b4:	9d19      	ldr	r5, [sp, #100]	; 0x64
    40b6:	2d00      	cmp	r5, #0
    40b8:	d001      	beq.n	40be <_strtod_r+0xbf6>
    40ba:	981b      	ldr	r0, [sp, #108]	; 0x6c
    40bc:	6028      	str	r0, [r5, #0]
    40be:	9c16      	ldr	r4, [sp, #88]	; 0x58
    40c0:	1c32      	adds	r2, r6, #0
    40c2:	1c3b      	adds	r3, r7, #0
    40c4:	2c00      	cmp	r4, #0
    40c6:	d002      	beq.n	40ce <_strtod_r+0xc06>
    40c8:	2580      	movs	r5, #128	; 0x80
    40ca:	062d      	lsls	r5, r5, #24
    40cc:	197b      	adds	r3, r7, r5
    40ce:	1c10      	adds	r0, r2, #0
    40d0:	1c19      	adds	r1, r3, #0
    40d2:	b021      	add	sp, #132	; 0x84
    40d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40d6:	46c0      	nop			; (mov r8, r8)
    40d8:	00000000 	.word	0x00000000
    40dc:	3fe00000 	.word	0x3fe00000
    40e0:	ffc00000 	.word	0xffc00000
    40e4:	41dfffff 	.word	0x41dfffff
    40e8:	94a03595 	.word	0x94a03595
    40ec:	3fdfffff 	.word	0x3fdfffff
    40f0:	35afe535 	.word	0x35afe535
    40f4:	3fe00000 	.word	0x3fe00000
    40f8:	94a03595 	.word	0x94a03595
    40fc:	3fcfffff 	.word	0x3fcfffff
    4100:	7ff00000 	.word	0x7ff00000
    4104:	7fe00000 	.word	0x7fe00000
    4108:	fcb00000 	.word	0xfcb00000
    410c:	7c9fffff 	.word	0x7c9fffff
    4110:	7fefffff 	.word	0x7fefffff
    4114:	39500000 	.word	0x39500000

00004118 <strtod>:
    4118:	b508      	push	{r3, lr}
    411a:	1c0a      	adds	r2, r1, #0
    411c:	4903      	ldr	r1, [pc, #12]	; (412c <strtod+0x14>)
    411e:	1c03      	adds	r3, r0, #0
    4120:	6808      	ldr	r0, [r1, #0]
    4122:	1c19      	adds	r1, r3, #0
    4124:	f7ff f9d0 	bl	34c8 <_strtod_r>
    4128:	bd08      	pop	{r3, pc}
    412a:	46c0      	nop			; (mov r8, r8)
    412c:	20000168 	.word	0x20000168

00004130 <_strtol_r>:
    4130:	b5f0      	push	{r4, r5, r6, r7, lr}
    4132:	1c1d      	adds	r5, r3, #0
    4134:	4b42      	ldr	r3, [pc, #264]	; (4240 <_strtol_r+0x110>)
    4136:	b087      	sub	sp, #28
    4138:	681b      	ldr	r3, [r3, #0]
    413a:	9005      	str	r0, [sp, #20]
    413c:	9302      	str	r3, [sp, #8]
    413e:	9103      	str	r1, [sp, #12]
    4140:	9201      	str	r2, [sp, #4]
    4142:	1c0b      	adds	r3, r1, #0
    4144:	781c      	ldrb	r4, [r3, #0]
    4146:	9f02      	ldr	r7, [sp, #8]
    4148:	1c5e      	adds	r6, r3, #1
    414a:	193a      	adds	r2, r7, r4
    414c:	7851      	ldrb	r1, [r2, #1]
    414e:	2208      	movs	r2, #8
    4150:	400a      	ands	r2, r1
    4152:	d001      	beq.n	4158 <_strtol_r+0x28>
    4154:	1c33      	adds	r3, r6, #0
    4156:	e7f5      	b.n	4144 <_strtol_r+0x14>
    4158:	2c2d      	cmp	r4, #45	; 0x2d
    415a:	d104      	bne.n	4166 <_strtol_r+0x36>
    415c:	2701      	movs	r7, #1
    415e:	1c9e      	adds	r6, r3, #2
    4160:	785c      	ldrb	r4, [r3, #1]
    4162:	9700      	str	r7, [sp, #0]
    4164:	e004      	b.n	4170 <_strtol_r+0x40>
    4166:	9200      	str	r2, [sp, #0]
    4168:	2c2b      	cmp	r4, #43	; 0x2b
    416a:	d101      	bne.n	4170 <_strtol_r+0x40>
    416c:	785c      	ldrb	r4, [r3, #1]
    416e:	1c9e      	adds	r6, r3, #2
    4170:	2310      	movs	r3, #16
    4172:	1c2a      	adds	r2, r5, #0
    4174:	439a      	bics	r2, r3
    4176:	d111      	bne.n	419c <_strtol_r+0x6c>
    4178:	2c30      	cmp	r4, #48	; 0x30
    417a:	d108      	bne.n	418e <_strtol_r+0x5e>
    417c:	7832      	ldrb	r2, [r6, #0]
    417e:	2120      	movs	r1, #32
    4180:	438a      	bics	r2, r1
    4182:	2a58      	cmp	r2, #88	; 0x58
    4184:	d107      	bne.n	4196 <_strtol_r+0x66>
    4186:	7874      	ldrb	r4, [r6, #1]
    4188:	1c1d      	adds	r5, r3, #0
    418a:	3602      	adds	r6, #2
    418c:	e006      	b.n	419c <_strtol_r+0x6c>
    418e:	2d00      	cmp	r5, #0
    4190:	d104      	bne.n	419c <_strtol_r+0x6c>
    4192:	250a      	movs	r5, #10
    4194:	e002      	b.n	419c <_strtol_r+0x6c>
    4196:	2d00      	cmp	r5, #0
    4198:	d100      	bne.n	419c <_strtol_r+0x6c>
    419a:	2508      	movs	r5, #8
    419c:	9f00      	ldr	r7, [sp, #0]
    419e:	1c29      	adds	r1, r5, #0
    41a0:	427b      	negs	r3, r7
    41a2:	417b      	adcs	r3, r7
    41a4:	2780      	movs	r7, #128	; 0x80
    41a6:	063f      	lsls	r7, r7, #24
    41a8:	1aff      	subs	r7, r7, r3
    41aa:	1c38      	adds	r0, r7, #0
    41ac:	f003 f80e 	bl	71cc <__aeabi_uidivmod>
    41b0:	1c38      	adds	r0, r7, #0
    41b2:	9104      	str	r1, [sp, #16]
    41b4:	1c29      	adds	r1, r5, #0
    41b6:	f002 ffc5 	bl	7144 <__aeabi_uidiv>
    41ba:	2300      	movs	r3, #0
    41bc:	1c02      	adds	r2, r0, #0
    41be:	1c18      	adds	r0, r3, #0
    41c0:	9f02      	ldr	r7, [sp, #8]
    41c2:	1939      	adds	r1, r7, r4
    41c4:	7849      	ldrb	r1, [r1, #1]
    41c6:	074f      	lsls	r7, r1, #29
    41c8:	d501      	bpl.n	41ce <_strtol_r+0x9e>
    41ca:	3c30      	subs	r4, #48	; 0x30
    41cc:	e007      	b.n	41de <_strtol_r+0xae>
    41ce:	2703      	movs	r7, #3
    41d0:	400f      	ands	r7, r1
    41d2:	d017      	beq.n	4204 <_strtol_r+0xd4>
    41d4:	2157      	movs	r1, #87	; 0x57
    41d6:	2f01      	cmp	r7, #1
    41d8:	d100      	bne.n	41dc <_strtol_r+0xac>
    41da:	2137      	movs	r1, #55	; 0x37
    41dc:	1a64      	subs	r4, r4, r1
    41de:	42ac      	cmp	r4, r5
    41e0:	da10      	bge.n	4204 <_strtol_r+0xd4>
    41e2:	1c59      	adds	r1, r3, #1
    41e4:	d00b      	beq.n	41fe <_strtol_r+0xce>
    41e6:	4290      	cmp	r0, r2
    41e8:	d807      	bhi.n	41fa <_strtol_r+0xca>
    41ea:	d102      	bne.n	41f2 <_strtol_r+0xc2>
    41ec:	9f04      	ldr	r7, [sp, #16]
    41ee:	42bc      	cmp	r4, r7
    41f0:	dc03      	bgt.n	41fa <_strtol_r+0xca>
    41f2:	4368      	muls	r0, r5
    41f4:	2301      	movs	r3, #1
    41f6:	1820      	adds	r0, r4, r0
    41f8:	e001      	b.n	41fe <_strtol_r+0xce>
    41fa:	2301      	movs	r3, #1
    41fc:	425b      	negs	r3, r3
    41fe:	7834      	ldrb	r4, [r6, #0]
    4200:	3601      	adds	r6, #1
    4202:	e7dd      	b.n	41c0 <_strtol_r+0x90>
    4204:	9f00      	ldr	r7, [sp, #0]
    4206:	1c59      	adds	r1, r3, #1
    4208:	d10b      	bne.n	4222 <_strtol_r+0xf2>
    420a:	2080      	movs	r0, #128	; 0x80
    420c:	427b      	negs	r3, r7
    420e:	417b      	adcs	r3, r7
    4210:	0600      	lsls	r0, r0, #24
    4212:	9f05      	ldr	r7, [sp, #20]
    4214:	1ac0      	subs	r0, r0, r3
    4216:	2322      	movs	r3, #34	; 0x22
    4218:	603b      	str	r3, [r7, #0]
    421a:	9f01      	ldr	r7, [sp, #4]
    421c:	2f00      	cmp	r7, #0
    421e:	d109      	bne.n	4234 <_strtol_r+0x104>
    4220:	e00b      	b.n	423a <_strtol_r+0x10a>
    4222:	2f00      	cmp	r7, #0
    4224:	d000      	beq.n	4228 <_strtol_r+0xf8>
    4226:	4240      	negs	r0, r0
    4228:	9f01      	ldr	r7, [sp, #4]
    422a:	2f00      	cmp	r7, #0
    422c:	d005      	beq.n	423a <_strtol_r+0x10a>
    422e:	9a03      	ldr	r2, [sp, #12]
    4230:	2b00      	cmp	r3, #0
    4232:	d000      	beq.n	4236 <_strtol_r+0x106>
    4234:	1e72      	subs	r2, r6, #1
    4236:	9f01      	ldr	r7, [sp, #4]
    4238:	603a      	str	r2, [r7, #0]
    423a:	b007      	add	sp, #28
    423c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    423e:	46c0      	nop			; (mov r8, r8)
    4240:	2000016c 	.word	0x2000016c

00004244 <strtol>:
    4244:	b538      	push	{r3, r4, r5, lr}
    4246:	1c13      	adds	r3, r2, #0
    4248:	4a04      	ldr	r2, [pc, #16]	; (425c <strtol+0x18>)
    424a:	1c05      	adds	r5, r0, #0
    424c:	1c0c      	adds	r4, r1, #0
    424e:	6810      	ldr	r0, [r2, #0]
    4250:	1c29      	adds	r1, r5, #0
    4252:	1c22      	adds	r2, r4, #0
    4254:	f7ff ff6c 	bl	4130 <_strtol_r>
    4258:	bd38      	pop	{r3, r4, r5, pc}
    425a:	46c0      	nop			; (mov r8, r8)
    425c:	20000168 	.word	0x20000168

00004260 <__sfputc_r>:
    4260:	6893      	ldr	r3, [r2, #8]
    4262:	b510      	push	{r4, lr}
    4264:	3b01      	subs	r3, #1
    4266:	6093      	str	r3, [r2, #8]
    4268:	2b00      	cmp	r3, #0
    426a:	da05      	bge.n	4278 <__sfputc_r+0x18>
    426c:	6994      	ldr	r4, [r2, #24]
    426e:	42a3      	cmp	r3, r4
    4270:	db08      	blt.n	4284 <__sfputc_r+0x24>
    4272:	b2cb      	uxtb	r3, r1
    4274:	2b0a      	cmp	r3, #10
    4276:	d005      	beq.n	4284 <__sfputc_r+0x24>
    4278:	6813      	ldr	r3, [r2, #0]
    427a:	1c58      	adds	r0, r3, #1
    427c:	6010      	str	r0, [r2, #0]
    427e:	7019      	strb	r1, [r3, #0]
    4280:	b2c8      	uxtb	r0, r1
    4282:	e001      	b.n	4288 <__sfputc_r+0x28>
    4284:	f000 fd72 	bl	4d6c <__swbuf_r>
    4288:	bd10      	pop	{r4, pc}

0000428a <__sfputs_r>:
    428a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    428c:	1c06      	adds	r6, r0, #0
    428e:	1c0f      	adds	r7, r1, #0
    4290:	1c14      	adds	r4, r2, #0
    4292:	18d5      	adds	r5, r2, r3
    4294:	42ac      	cmp	r4, r5
    4296:	d008      	beq.n	42aa <__sfputs_r+0x20>
    4298:	7821      	ldrb	r1, [r4, #0]
    429a:	1c30      	adds	r0, r6, #0
    429c:	1c3a      	adds	r2, r7, #0
    429e:	f7ff ffdf 	bl	4260 <__sfputc_r>
    42a2:	3401      	adds	r4, #1
    42a4:	1c43      	adds	r3, r0, #1
    42a6:	d1f5      	bne.n	4294 <__sfputs_r+0xa>
    42a8:	e000      	b.n	42ac <__sfputs_r+0x22>
    42aa:	2000      	movs	r0, #0
    42ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000042b0 <_vfiprintf_r>:
    42b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    42b2:	b09f      	sub	sp, #124	; 0x7c
    42b4:	1c06      	adds	r6, r0, #0
    42b6:	1c0f      	adds	r7, r1, #0
    42b8:	9203      	str	r2, [sp, #12]
    42ba:	9305      	str	r3, [sp, #20]
    42bc:	2800      	cmp	r0, #0
    42be:	d004      	beq.n	42ca <_vfiprintf_r+0x1a>
    42c0:	6981      	ldr	r1, [r0, #24]
    42c2:	2900      	cmp	r1, #0
    42c4:	d101      	bne.n	42ca <_vfiprintf_r+0x1a>
    42c6:	f001 fd8d 	bl	5de4 <__sinit>
    42ca:	4b75      	ldr	r3, [pc, #468]	; (44a0 <_vfiprintf_r+0x1f0>)
    42cc:	429f      	cmp	r7, r3
    42ce:	d101      	bne.n	42d4 <_vfiprintf_r+0x24>
    42d0:	6877      	ldr	r7, [r6, #4]
    42d2:	e008      	b.n	42e6 <_vfiprintf_r+0x36>
    42d4:	4b73      	ldr	r3, [pc, #460]	; (44a4 <_vfiprintf_r+0x1f4>)
    42d6:	429f      	cmp	r7, r3
    42d8:	d101      	bne.n	42de <_vfiprintf_r+0x2e>
    42da:	68b7      	ldr	r7, [r6, #8]
    42dc:	e003      	b.n	42e6 <_vfiprintf_r+0x36>
    42de:	4b72      	ldr	r3, [pc, #456]	; (44a8 <_vfiprintf_r+0x1f8>)
    42e0:	429f      	cmp	r7, r3
    42e2:	d100      	bne.n	42e6 <_vfiprintf_r+0x36>
    42e4:	68f7      	ldr	r7, [r6, #12]
    42e6:	89bb      	ldrh	r3, [r7, #12]
    42e8:	071a      	lsls	r2, r3, #28
    42ea:	d50a      	bpl.n	4302 <_vfiprintf_r+0x52>
    42ec:	693b      	ldr	r3, [r7, #16]
    42ee:	2b00      	cmp	r3, #0
    42f0:	d007      	beq.n	4302 <_vfiprintf_r+0x52>
    42f2:	ad06      	add	r5, sp, #24
    42f4:	2300      	movs	r3, #0
    42f6:	616b      	str	r3, [r5, #20]
    42f8:	2320      	movs	r3, #32
    42fa:	766b      	strb	r3, [r5, #25]
    42fc:	2330      	movs	r3, #48	; 0x30
    42fe:	76ab      	strb	r3, [r5, #26]
    4300:	e03b      	b.n	437a <_vfiprintf_r+0xca>
    4302:	1c30      	adds	r0, r6, #0
    4304:	1c39      	adds	r1, r7, #0
    4306:	f000 fd89 	bl	4e1c <__swsetup_r>
    430a:	2800      	cmp	r0, #0
    430c:	d0f1      	beq.n	42f2 <_vfiprintf_r+0x42>
    430e:	2001      	movs	r0, #1
    4310:	4240      	negs	r0, r0
    4312:	e0c2      	b.n	449a <_vfiprintf_r+0x1ea>
    4314:	9a05      	ldr	r2, [sp, #20]
    4316:	1d11      	adds	r1, r2, #4
    4318:	6812      	ldr	r2, [r2, #0]
    431a:	9105      	str	r1, [sp, #20]
    431c:	2a00      	cmp	r2, #0
    431e:	db76      	blt.n	440e <_vfiprintf_r+0x15e>
    4320:	9209      	str	r2, [sp, #36]	; 0x24
    4322:	3401      	adds	r4, #1
    4324:	7823      	ldrb	r3, [r4, #0]
    4326:	2b2e      	cmp	r3, #46	; 0x2e
    4328:	d100      	bne.n	432c <_vfiprintf_r+0x7c>
    432a:	e081      	b.n	4430 <_vfiprintf_r+0x180>
    432c:	7821      	ldrb	r1, [r4, #0]
    432e:	485f      	ldr	r0, [pc, #380]	; (44ac <_vfiprintf_r+0x1fc>)
    4330:	2203      	movs	r2, #3
    4332:	f002 f939 	bl	65a8 <memchr>
    4336:	2800      	cmp	r0, #0
    4338:	d007      	beq.n	434a <_vfiprintf_r+0x9a>
    433a:	495c      	ldr	r1, [pc, #368]	; (44ac <_vfiprintf_r+0x1fc>)
    433c:	682a      	ldr	r2, [r5, #0]
    433e:	1a43      	subs	r3, r0, r1
    4340:	2040      	movs	r0, #64	; 0x40
    4342:	4098      	lsls	r0, r3
    4344:	4310      	orrs	r0, r2
    4346:	6028      	str	r0, [r5, #0]
    4348:	3401      	adds	r4, #1
    434a:	7821      	ldrb	r1, [r4, #0]
    434c:	1c63      	adds	r3, r4, #1
    434e:	4858      	ldr	r0, [pc, #352]	; (44b0 <_vfiprintf_r+0x200>)
    4350:	2206      	movs	r2, #6
    4352:	9303      	str	r3, [sp, #12]
    4354:	7629      	strb	r1, [r5, #24]
    4356:	f002 f927 	bl	65a8 <memchr>
    435a:	2800      	cmp	r0, #0
    435c:	d100      	bne.n	4360 <_vfiprintf_r+0xb0>
    435e:	e08a      	b.n	4476 <_vfiprintf_r+0x1c6>
    4360:	4b54      	ldr	r3, [pc, #336]	; (44b4 <_vfiprintf_r+0x204>)
    4362:	2b00      	cmp	r3, #0
    4364:	d17e      	bne.n	4464 <_vfiprintf_r+0x1b4>
    4366:	9b05      	ldr	r3, [sp, #20]
    4368:	2207      	movs	r2, #7
    436a:	3307      	adds	r3, #7
    436c:	4393      	bics	r3, r2
    436e:	3308      	adds	r3, #8
    4370:	9305      	str	r3, [sp, #20]
    4372:	696a      	ldr	r2, [r5, #20]
    4374:	9904      	ldr	r1, [sp, #16]
    4376:	1853      	adds	r3, r2, r1
    4378:	616b      	str	r3, [r5, #20]
    437a:	9c03      	ldr	r4, [sp, #12]
    437c:	7823      	ldrb	r3, [r4, #0]
    437e:	2b00      	cmp	r3, #0
    4380:	d104      	bne.n	438c <_vfiprintf_r+0xdc>
    4382:	9903      	ldr	r1, [sp, #12]
    4384:	1a61      	subs	r1, r4, r1
    4386:	9102      	str	r1, [sp, #8]
    4388:	d010      	beq.n	43ac <_vfiprintf_r+0xfc>
    438a:	e003      	b.n	4394 <_vfiprintf_r+0xe4>
    438c:	2b25      	cmp	r3, #37	; 0x25
    438e:	d0f8      	beq.n	4382 <_vfiprintf_r+0xd2>
    4390:	3401      	adds	r4, #1
    4392:	e7f3      	b.n	437c <_vfiprintf_r+0xcc>
    4394:	1c30      	adds	r0, r6, #0
    4396:	1c39      	adds	r1, r7, #0
    4398:	9a03      	ldr	r2, [sp, #12]
    439a:	9b02      	ldr	r3, [sp, #8]
    439c:	f7ff ff75 	bl	428a <__sfputs_r>
    43a0:	3001      	adds	r0, #1
    43a2:	d075      	beq.n	4490 <_vfiprintf_r+0x1e0>
    43a4:	696a      	ldr	r2, [r5, #20]
    43a6:	9902      	ldr	r1, [sp, #8]
    43a8:	1853      	adds	r3, r2, r1
    43aa:	616b      	str	r3, [r5, #20]
    43ac:	7823      	ldrb	r3, [r4, #0]
    43ae:	2b00      	cmp	r3, #0
    43b0:	d06e      	beq.n	4490 <_vfiprintf_r+0x1e0>
    43b2:	2201      	movs	r2, #1
    43b4:	4252      	negs	r2, r2
    43b6:	606a      	str	r2, [r5, #4]
    43b8:	466a      	mov	r2, sp
    43ba:	2300      	movs	r3, #0
    43bc:	325b      	adds	r2, #91	; 0x5b
    43be:	3401      	adds	r4, #1
    43c0:	602b      	str	r3, [r5, #0]
    43c2:	60eb      	str	r3, [r5, #12]
    43c4:	60ab      	str	r3, [r5, #8]
    43c6:	7013      	strb	r3, [r2, #0]
    43c8:	65ab      	str	r3, [r5, #88]	; 0x58
    43ca:	7821      	ldrb	r1, [r4, #0]
    43cc:	483a      	ldr	r0, [pc, #232]	; (44b8 <_vfiprintf_r+0x208>)
    43ce:	2205      	movs	r2, #5
    43d0:	f002 f8ea 	bl	65a8 <memchr>
    43d4:	2800      	cmp	r0, #0
    43d6:	d008      	beq.n	43ea <_vfiprintf_r+0x13a>
    43d8:	4a37      	ldr	r2, [pc, #220]	; (44b8 <_vfiprintf_r+0x208>)
    43da:	3401      	adds	r4, #1
    43dc:	1a83      	subs	r3, r0, r2
    43de:	2001      	movs	r0, #1
    43e0:	4098      	lsls	r0, r3
    43e2:	682b      	ldr	r3, [r5, #0]
    43e4:	4318      	orrs	r0, r3
    43e6:	6028      	str	r0, [r5, #0]
    43e8:	e7ef      	b.n	43ca <_vfiprintf_r+0x11a>
    43ea:	682b      	ldr	r3, [r5, #0]
    43ec:	06d9      	lsls	r1, r3, #27
    43ee:	d503      	bpl.n	43f8 <_vfiprintf_r+0x148>
    43f0:	466a      	mov	r2, sp
    43f2:	2120      	movs	r1, #32
    43f4:	325b      	adds	r2, #91	; 0x5b
    43f6:	7011      	strb	r1, [r2, #0]
    43f8:	071a      	lsls	r2, r3, #28
    43fa:	d503      	bpl.n	4404 <_vfiprintf_r+0x154>
    43fc:	466a      	mov	r2, sp
    43fe:	212b      	movs	r1, #43	; 0x2b
    4400:	325b      	adds	r2, #91	; 0x5b
    4402:	7011      	strb	r1, [r2, #0]
    4404:	7822      	ldrb	r2, [r4, #0]
    4406:	2a2a      	cmp	r2, #42	; 0x2a
    4408:	d084      	beq.n	4314 <_vfiprintf_r+0x64>
    440a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    440c:	e005      	b.n	441a <_vfiprintf_r+0x16a>
    440e:	4252      	negs	r2, r2
    4410:	60ea      	str	r2, [r5, #12]
    4412:	2202      	movs	r2, #2
    4414:	4313      	orrs	r3, r2
    4416:	602b      	str	r3, [r5, #0]
    4418:	e783      	b.n	4322 <_vfiprintf_r+0x72>
    441a:	7822      	ldrb	r2, [r4, #0]
    441c:	3a30      	subs	r2, #48	; 0x30
    441e:	2a09      	cmp	r2, #9
    4420:	d804      	bhi.n	442c <_vfiprintf_r+0x17c>
    4422:	210a      	movs	r1, #10
    4424:	434b      	muls	r3, r1
    4426:	3401      	adds	r4, #1
    4428:	189b      	adds	r3, r3, r2
    442a:	e7f6      	b.n	441a <_vfiprintf_r+0x16a>
    442c:	9309      	str	r3, [sp, #36]	; 0x24
    442e:	e779      	b.n	4324 <_vfiprintf_r+0x74>
    4430:	7863      	ldrb	r3, [r4, #1]
    4432:	2b2a      	cmp	r3, #42	; 0x2a
    4434:	d109      	bne.n	444a <_vfiprintf_r+0x19a>
    4436:	9b05      	ldr	r3, [sp, #20]
    4438:	3402      	adds	r4, #2
    443a:	1d1a      	adds	r2, r3, #4
    443c:	681b      	ldr	r3, [r3, #0]
    443e:	9205      	str	r2, [sp, #20]
    4440:	2b00      	cmp	r3, #0
    4442:	da0d      	bge.n	4460 <_vfiprintf_r+0x1b0>
    4444:	2301      	movs	r3, #1
    4446:	425b      	negs	r3, r3
    4448:	e00a      	b.n	4460 <_vfiprintf_r+0x1b0>
    444a:	3401      	adds	r4, #1
    444c:	2300      	movs	r3, #0
    444e:	7822      	ldrb	r2, [r4, #0]
    4450:	3a30      	subs	r2, #48	; 0x30
    4452:	2a09      	cmp	r2, #9
    4454:	d804      	bhi.n	4460 <_vfiprintf_r+0x1b0>
    4456:	210a      	movs	r1, #10
    4458:	434b      	muls	r3, r1
    445a:	3401      	adds	r4, #1
    445c:	189b      	adds	r3, r3, r2
    445e:	e7f6      	b.n	444e <_vfiprintf_r+0x19e>
    4460:	9307      	str	r3, [sp, #28]
    4462:	e763      	b.n	432c <_vfiprintf_r+0x7c>
    4464:	ab05      	add	r3, sp, #20
    4466:	9300      	str	r3, [sp, #0]
    4468:	1c30      	adds	r0, r6, #0
    446a:	1c29      	adds	r1, r5, #0
    446c:	1c3a      	adds	r2, r7, #0
    446e:	4b13      	ldr	r3, [pc, #76]	; (44bc <_vfiprintf_r+0x20c>)
    4470:	f000 f8c6 	bl	4600 <_printf_float>
    4474:	e007      	b.n	4486 <_vfiprintf_r+0x1d6>
    4476:	ab05      	add	r3, sp, #20
    4478:	9300      	str	r3, [sp, #0]
    447a:	1c30      	adds	r0, r6, #0
    447c:	1c29      	adds	r1, r5, #0
    447e:	1c3a      	adds	r2, r7, #0
    4480:	4b0e      	ldr	r3, [pc, #56]	; (44bc <_vfiprintf_r+0x20c>)
    4482:	f000 fb5d 	bl	4b40 <_printf_i>
    4486:	9004      	str	r0, [sp, #16]
    4488:	9904      	ldr	r1, [sp, #16]
    448a:	3101      	adds	r1, #1
    448c:	d000      	beq.n	4490 <_vfiprintf_r+0x1e0>
    448e:	e770      	b.n	4372 <_vfiprintf_r+0xc2>
    4490:	89bb      	ldrh	r3, [r7, #12]
    4492:	065a      	lsls	r2, r3, #25
    4494:	d500      	bpl.n	4498 <_vfiprintf_r+0x1e8>
    4496:	e73a      	b.n	430e <_vfiprintf_r+0x5e>
    4498:	980b      	ldr	r0, [sp, #44]	; 0x2c
    449a:	b01f      	add	sp, #124	; 0x7c
    449c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    449e:	46c0      	nop			; (mov r8, r8)
    44a0:	0000a184 	.word	0x0000a184
    44a4:	0000a1a4 	.word	0x0000a1a4
    44a8:	0000a1c4 	.word	0x0000a1c4
    44ac:	0000a036 	.word	0x0000a036
    44b0:	0000a03a 	.word	0x0000a03a
    44b4:	00004601 	.word	0x00004601
    44b8:	0000a030 	.word	0x0000a030
    44bc:	0000428b 	.word	0x0000428b

000044c0 <__cvt>:
    44c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    44c2:	b08b      	sub	sp, #44	; 0x2c
    44c4:	1c16      	adds	r6, r2, #0
    44c6:	1c1c      	adds	r4, r3, #0
    44c8:	9912      	ldr	r1, [sp, #72]	; 0x48
    44ca:	d504      	bpl.n	44d6 <__cvt+0x16>
    44cc:	2280      	movs	r2, #128	; 0x80
    44ce:	0612      	lsls	r2, r2, #24
    44d0:	18a4      	adds	r4, r4, r2
    44d2:	232d      	movs	r3, #45	; 0x2d
    44d4:	e000      	b.n	44d8 <__cvt+0x18>
    44d6:	2300      	movs	r3, #0
    44d8:	9f14      	ldr	r7, [sp, #80]	; 0x50
    44da:	700b      	strb	r3, [r1, #0]
    44dc:	2320      	movs	r3, #32
    44de:	439f      	bics	r7, r3
    44e0:	2f46      	cmp	r7, #70	; 0x46
    44e2:	d008      	beq.n	44f6 <__cvt+0x36>
    44e4:	1c3a      	adds	r2, r7, #0
    44e6:	3a45      	subs	r2, #69	; 0x45
    44e8:	4251      	negs	r1, r2
    44ea:	414a      	adcs	r2, r1
    44ec:	9910      	ldr	r1, [sp, #64]	; 0x40
    44ee:	2302      	movs	r3, #2
    44f0:	1889      	adds	r1, r1, r2
    44f2:	9110      	str	r1, [sp, #64]	; 0x40
    44f4:	e000      	b.n	44f8 <__cvt+0x38>
    44f6:	2303      	movs	r3, #3
    44f8:	9300      	str	r3, [sp, #0]
    44fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    44fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    44fe:	9302      	str	r3, [sp, #8]
    4500:	ab08      	add	r3, sp, #32
    4502:	9303      	str	r3, [sp, #12]
    4504:	ab09      	add	r3, sp, #36	; 0x24
    4506:	9201      	str	r2, [sp, #4]
    4508:	9304      	str	r3, [sp, #16]
    450a:	1c32      	adds	r2, r6, #0
    450c:	1c23      	adds	r3, r4, #0
    450e:	f000 fd83 	bl	5018 <_dtoa_r>
    4512:	1c05      	adds	r5, r0, #0
    4514:	2f47      	cmp	r7, #71	; 0x47
    4516:	d102      	bne.n	451e <__cvt+0x5e>
    4518:	9911      	ldr	r1, [sp, #68]	; 0x44
    451a:	07c9      	lsls	r1, r1, #31
    451c:	d52c      	bpl.n	4578 <__cvt+0xb8>
    451e:	9910      	ldr	r1, [sp, #64]	; 0x40
    4520:	1869      	adds	r1, r5, r1
    4522:	9107      	str	r1, [sp, #28]
    4524:	2f46      	cmp	r7, #70	; 0x46
    4526:	d114      	bne.n	4552 <__cvt+0x92>
    4528:	782b      	ldrb	r3, [r5, #0]
    452a:	2b30      	cmp	r3, #48	; 0x30
    452c:	d10c      	bne.n	4548 <__cvt+0x88>
    452e:	1c30      	adds	r0, r6, #0
    4530:	1c21      	adds	r1, r4, #0
    4532:	4b16      	ldr	r3, [pc, #88]	; (458c <__cvt+0xcc>)
    4534:	4a14      	ldr	r2, [pc, #80]	; (4588 <__cvt+0xc8>)
    4536:	f002 fec5 	bl	72c4 <__aeabi_dcmpeq>
    453a:	2800      	cmp	r0, #0
    453c:	d104      	bne.n	4548 <__cvt+0x88>
    453e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4540:	2301      	movs	r3, #1
    4542:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4544:	1a9b      	subs	r3, r3, r2
    4546:	600b      	str	r3, [r1, #0]
    4548:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    454a:	9907      	ldr	r1, [sp, #28]
    454c:	6813      	ldr	r3, [r2, #0]
    454e:	18c9      	adds	r1, r1, r3
    4550:	9107      	str	r1, [sp, #28]
    4552:	1c30      	adds	r0, r6, #0
    4554:	1c21      	adds	r1, r4, #0
    4556:	4b0d      	ldr	r3, [pc, #52]	; (458c <__cvt+0xcc>)
    4558:	4a0b      	ldr	r2, [pc, #44]	; (4588 <__cvt+0xc8>)
    455a:	f002 feb3 	bl	72c4 <__aeabi_dcmpeq>
    455e:	2800      	cmp	r0, #0
    4560:	d001      	beq.n	4566 <__cvt+0xa6>
    4562:	9a07      	ldr	r2, [sp, #28]
    4564:	9209      	str	r2, [sp, #36]	; 0x24
    4566:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4568:	9907      	ldr	r1, [sp, #28]
    456a:	428b      	cmp	r3, r1
    456c:	d204      	bcs.n	4578 <__cvt+0xb8>
    456e:	1c5a      	adds	r2, r3, #1
    4570:	9209      	str	r2, [sp, #36]	; 0x24
    4572:	2230      	movs	r2, #48	; 0x30
    4574:	701a      	strb	r2, [r3, #0]
    4576:	e7f6      	b.n	4566 <__cvt+0xa6>
    4578:	9b09      	ldr	r3, [sp, #36]	; 0x24
    457a:	1c28      	adds	r0, r5, #0
    457c:	1b5a      	subs	r2, r3, r5
    457e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4580:	601a      	str	r2, [r3, #0]
    4582:	b00b      	add	sp, #44	; 0x2c
    4584:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4586:	46c0      	nop			; (mov r8, r8)
	...

00004590 <__exponent>:
    4590:	b5f0      	push	{r4, r5, r6, r7, lr}
    4592:	232b      	movs	r3, #43	; 0x2b
    4594:	b085      	sub	sp, #20
    4596:	1c05      	adds	r5, r0, #0
    4598:	1c0c      	adds	r4, r1, #0
    459a:	7002      	strb	r2, [r0, #0]
    459c:	1c86      	adds	r6, r0, #2
    459e:	2900      	cmp	r1, #0
    45a0:	da01      	bge.n	45a6 <__exponent+0x16>
    45a2:	424c      	negs	r4, r1
    45a4:	232d      	movs	r3, #45	; 0x2d
    45a6:	706b      	strb	r3, [r5, #1]
    45a8:	2c09      	cmp	r4, #9
    45aa:	dd1e      	ble.n	45ea <__exponent+0x5a>
    45ac:	466f      	mov	r7, sp
    45ae:	370e      	adds	r7, #14
    45b0:	1c20      	adds	r0, r4, #0
    45b2:	210a      	movs	r1, #10
    45b4:	9701      	str	r7, [sp, #4]
    45b6:	f002 fe69 	bl	728c <__aeabi_idivmod>
    45ba:	3130      	adds	r1, #48	; 0x30
    45bc:	7039      	strb	r1, [r7, #0]
    45be:	1c20      	adds	r0, r4, #0
    45c0:	210a      	movs	r1, #10
    45c2:	f002 fe0d 	bl	71e0 <__aeabi_idiv>
    45c6:	3f01      	subs	r7, #1
    45c8:	1e04      	subs	r4, r0, #0
    45ca:	2c09      	cmp	r4, #9
    45cc:	dcf0      	bgt.n	45b0 <__exponent+0x20>
    45ce:	9b01      	ldr	r3, [sp, #4]
    45d0:	3430      	adds	r4, #48	; 0x30
    45d2:	3b01      	subs	r3, #1
    45d4:	701c      	strb	r4, [r3, #0]
    45d6:	466a      	mov	r2, sp
    45d8:	320f      	adds	r2, #15
    45da:	1c30      	adds	r0, r6, #0
    45dc:	4293      	cmp	r3, r2
    45de:	d209      	bcs.n	45f4 <__exponent+0x64>
    45e0:	781a      	ldrb	r2, [r3, #0]
    45e2:	3301      	adds	r3, #1
    45e4:	7032      	strb	r2, [r6, #0]
    45e6:	3601      	adds	r6, #1
    45e8:	e7f5      	b.n	45d6 <__exponent+0x46>
    45ea:	2330      	movs	r3, #48	; 0x30
    45ec:	18e4      	adds	r4, r4, r3
    45ee:	7033      	strb	r3, [r6, #0]
    45f0:	1cb0      	adds	r0, r6, #2
    45f2:	7074      	strb	r4, [r6, #1]
    45f4:	1b40      	subs	r0, r0, r5
    45f6:	b005      	add	sp, #20
    45f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    45fa:	0000      	movs	r0, r0
    45fc:	0000      	movs	r0, r0
	...

00004600 <_printf_float>:
    4600:	b5f0      	push	{r4, r5, r6, r7, lr}
    4602:	b093      	sub	sp, #76	; 0x4c
    4604:	1c0c      	adds	r4, r1, #0
    4606:	920a      	str	r2, [sp, #40]	; 0x28
    4608:	930b      	str	r3, [sp, #44]	; 0x2c
    460a:	9e18      	ldr	r6, [sp, #96]	; 0x60
    460c:	1c05      	adds	r5, r0, #0
    460e:	f001 ff6d 	bl	64ec <_localeconv_r>
    4612:	6800      	ldr	r0, [r0, #0]
    4614:	900c      	str	r0, [sp, #48]	; 0x30
    4616:	f7fe ff0f 	bl	3438 <strlen>
    461a:	2300      	movs	r3, #0
    461c:	9310      	str	r3, [sp, #64]	; 0x40
    461e:	6833      	ldr	r3, [r6, #0]
    4620:	2207      	movs	r2, #7
    4622:	3307      	adds	r3, #7
    4624:	4393      	bics	r3, r2
    4626:	1c1a      	adds	r2, r3, #0
    4628:	3208      	adds	r2, #8
    462a:	900d      	str	r0, [sp, #52]	; 0x34
    462c:	7e27      	ldrb	r7, [r4, #24]
    462e:	6818      	ldr	r0, [r3, #0]
    4630:	6859      	ldr	r1, [r3, #4]
    4632:	6032      	str	r2, [r6, #0]
    4634:	64a0      	str	r0, [r4, #72]	; 0x48
    4636:	64e1      	str	r1, [r4, #76]	; 0x4c
    4638:	f002 fc6a 	bl	6f10 <__fpclassifyd>
    463c:	2801      	cmp	r0, #1
    463e:	d119      	bne.n	4674 <_printf_float+0x74>
    4640:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4642:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4644:	4bb9      	ldr	r3, [pc, #740]	; (492c <_printf_float+0x32c>)
    4646:	4ab8      	ldr	r2, [pc, #736]	; (4928 <_printf_float+0x328>)
    4648:	f002 fe42 	bl	72d0 <__aeabi_dcmplt>
    464c:	2800      	cmp	r0, #0
    464e:	d003      	beq.n	4658 <_printf_float+0x58>
    4650:	1c23      	adds	r3, r4, #0
    4652:	222d      	movs	r2, #45	; 0x2d
    4654:	3343      	adds	r3, #67	; 0x43
    4656:	701a      	strb	r2, [r3, #0]
    4658:	2f47      	cmp	r7, #71	; 0x47
    465a:	d801      	bhi.n	4660 <_printf_float+0x60>
    465c:	4eb4      	ldr	r6, [pc, #720]	; (4930 <_printf_float+0x330>)
    465e:	e000      	b.n	4662 <_printf_float+0x62>
    4660:	4eb4      	ldr	r6, [pc, #720]	; (4934 <_printf_float+0x334>)
    4662:	2303      	movs	r3, #3
    4664:	6820      	ldr	r0, [r4, #0]
    4666:	6123      	str	r3, [r4, #16]
    4668:	2304      	movs	r3, #4
    466a:	4398      	bics	r0, r3
    466c:	2100      	movs	r1, #0
    466e:	6020      	str	r0, [r4, #0]
    4670:	9109      	str	r1, [sp, #36]	; 0x24
    4672:	e091      	b.n	4798 <_printf_float+0x198>
    4674:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4676:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4678:	f002 fc4a 	bl	6f10 <__fpclassifyd>
    467c:	6823      	ldr	r3, [r4, #0]
    467e:	2800      	cmp	r0, #0
    4680:	d10c      	bne.n	469c <_printf_float+0x9c>
    4682:	2f47      	cmp	r7, #71	; 0x47
    4684:	d801      	bhi.n	468a <_printf_float+0x8a>
    4686:	4eac      	ldr	r6, [pc, #688]	; (4938 <_printf_float+0x338>)
    4688:	e000      	b.n	468c <_printf_float+0x8c>
    468a:	4eac      	ldr	r6, [pc, #688]	; (493c <_printf_float+0x33c>)
    468c:	2203      	movs	r2, #3
    468e:	6122      	str	r2, [r4, #16]
    4690:	2204      	movs	r2, #4
    4692:	4393      	bics	r3, r2
    4694:	2200      	movs	r2, #0
    4696:	6023      	str	r3, [r4, #0]
    4698:	9209      	str	r2, [sp, #36]	; 0x24
    469a:	e07d      	b.n	4798 <_printf_float+0x198>
    469c:	6862      	ldr	r2, [r4, #4]
    469e:	1c56      	adds	r6, r2, #1
    46a0:	d101      	bne.n	46a6 <_printf_float+0xa6>
    46a2:	2206      	movs	r2, #6
    46a4:	e007      	b.n	46b6 <_printf_float+0xb6>
    46a6:	2120      	movs	r1, #32
    46a8:	1c38      	adds	r0, r7, #0
    46aa:	4388      	bics	r0, r1
    46ac:	2847      	cmp	r0, #71	; 0x47
    46ae:	d103      	bne.n	46b8 <_printf_float+0xb8>
    46b0:	2a00      	cmp	r2, #0
    46b2:	d101      	bne.n	46b8 <_printf_float+0xb8>
    46b4:	2201      	movs	r2, #1
    46b6:	6062      	str	r2, [r4, #4]
    46b8:	2280      	movs	r2, #128	; 0x80
    46ba:	00d2      	lsls	r2, r2, #3
    46bc:	4313      	orrs	r3, r2
    46be:	6023      	str	r3, [r4, #0]
    46c0:	9301      	str	r3, [sp, #4]
    46c2:	466b      	mov	r3, sp
    46c4:	333b      	adds	r3, #59	; 0x3b
    46c6:	9302      	str	r3, [sp, #8]
    46c8:	ab0f      	add	r3, sp, #60	; 0x3c
    46ca:	6861      	ldr	r1, [r4, #4]
    46cc:	9303      	str	r3, [sp, #12]
    46ce:	ab10      	add	r3, sp, #64	; 0x40
    46d0:	9305      	str	r3, [sp, #20]
    46d2:	2300      	movs	r3, #0
    46d4:	9100      	str	r1, [sp, #0]
    46d6:	9306      	str	r3, [sp, #24]
    46d8:	9704      	str	r7, [sp, #16]
    46da:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    46dc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    46de:	1c28      	adds	r0, r5, #0
    46e0:	f7ff feee 	bl	44c0 <__cvt>
    46e4:	2320      	movs	r3, #32
    46e6:	1c3a      	adds	r2, r7, #0
    46e8:	1c06      	adds	r6, r0, #0
    46ea:	439a      	bics	r2, r3
    46ec:	990f      	ldr	r1, [sp, #60]	; 0x3c
    46ee:	2a47      	cmp	r2, #71	; 0x47
    46f0:	d107      	bne.n	4702 <_printf_float+0x102>
    46f2:	1ccb      	adds	r3, r1, #3
    46f4:	db02      	blt.n	46fc <_printf_float+0xfc>
    46f6:	6860      	ldr	r0, [r4, #4]
    46f8:	4281      	cmp	r1, r0
    46fa:	dd2e      	ble.n	475a <_printf_float+0x15a>
    46fc:	3f02      	subs	r7, #2
    46fe:	b2ff      	uxtb	r7, r7
    4700:	e001      	b.n	4706 <_printf_float+0x106>
    4702:	2f65      	cmp	r7, #101	; 0x65
    4704:	d812      	bhi.n	472c <_printf_float+0x12c>
    4706:	1c20      	adds	r0, r4, #0
    4708:	3901      	subs	r1, #1
    470a:	1c3a      	adds	r2, r7, #0
    470c:	3050      	adds	r0, #80	; 0x50
    470e:	910f      	str	r1, [sp, #60]	; 0x3c
    4710:	f7ff ff3e 	bl	4590 <__exponent>
    4714:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4716:	9009      	str	r0, [sp, #36]	; 0x24
    4718:	18c2      	adds	r2, r0, r3
    471a:	6122      	str	r2, [r4, #16]
    471c:	2b01      	cmp	r3, #1
    471e:	dc02      	bgt.n	4726 <_printf_float+0x126>
    4720:	6821      	ldr	r1, [r4, #0]
    4722:	07c9      	lsls	r1, r1, #31
    4724:	d52f      	bpl.n	4786 <_printf_float+0x186>
    4726:	3201      	adds	r2, #1
    4728:	6122      	str	r2, [r4, #16]
    472a:	e02c      	b.n	4786 <_printf_float+0x186>
    472c:	2f66      	cmp	r7, #102	; 0x66
    472e:	d115      	bne.n	475c <_printf_float+0x15c>
    4730:	6863      	ldr	r3, [r4, #4]
    4732:	2900      	cmp	r1, #0
    4734:	dd08      	ble.n	4748 <_printf_float+0x148>
    4736:	6121      	str	r1, [r4, #16]
    4738:	2b00      	cmp	r3, #0
    473a:	d102      	bne.n	4742 <_printf_float+0x142>
    473c:	6822      	ldr	r2, [r4, #0]
    473e:	07d2      	lsls	r2, r2, #31
    4740:	d51d      	bpl.n	477e <_printf_float+0x17e>
    4742:	3301      	adds	r3, #1
    4744:	18c9      	adds	r1, r1, r3
    4746:	e011      	b.n	476c <_printf_float+0x16c>
    4748:	2b00      	cmp	r3, #0
    474a:	d103      	bne.n	4754 <_printf_float+0x154>
    474c:	6820      	ldr	r0, [r4, #0]
    474e:	2201      	movs	r2, #1
    4750:	4210      	tst	r0, r2
    4752:	d000      	beq.n	4756 <_printf_float+0x156>
    4754:	1c9a      	adds	r2, r3, #2
    4756:	6122      	str	r2, [r4, #16]
    4758:	e011      	b.n	477e <_printf_float+0x17e>
    475a:	2767      	movs	r7, #103	; 0x67
    475c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    475e:	4291      	cmp	r1, r2
    4760:	db06      	blt.n	4770 <_printf_float+0x170>
    4762:	6822      	ldr	r2, [r4, #0]
    4764:	6121      	str	r1, [r4, #16]
    4766:	07d2      	lsls	r2, r2, #31
    4768:	d509      	bpl.n	477e <_printf_float+0x17e>
    476a:	3101      	adds	r1, #1
    476c:	6121      	str	r1, [r4, #16]
    476e:	e006      	b.n	477e <_printf_float+0x17e>
    4770:	2301      	movs	r3, #1
    4772:	2900      	cmp	r1, #0
    4774:	dc01      	bgt.n	477a <_printf_float+0x17a>
    4776:	2302      	movs	r3, #2
    4778:	1a5b      	subs	r3, r3, r1
    477a:	18d3      	adds	r3, r2, r3
    477c:	6123      	str	r3, [r4, #16]
    477e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4780:	2000      	movs	r0, #0
    4782:	65a3      	str	r3, [r4, #88]	; 0x58
    4784:	9009      	str	r0, [sp, #36]	; 0x24
    4786:	466b      	mov	r3, sp
    4788:	333b      	adds	r3, #59	; 0x3b
    478a:	781b      	ldrb	r3, [r3, #0]
    478c:	2b00      	cmp	r3, #0
    478e:	d003      	beq.n	4798 <_printf_float+0x198>
    4790:	1c23      	adds	r3, r4, #0
    4792:	222d      	movs	r2, #45	; 0x2d
    4794:	3343      	adds	r3, #67	; 0x43
    4796:	701a      	strb	r2, [r3, #0]
    4798:	990b      	ldr	r1, [sp, #44]	; 0x2c
    479a:	1c28      	adds	r0, r5, #0
    479c:	9100      	str	r1, [sp, #0]
    479e:	aa11      	add	r2, sp, #68	; 0x44
    47a0:	1c21      	adds	r1, r4, #0
    47a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    47a4:	f000 f958 	bl	4a58 <_printf_common>
    47a8:	3001      	adds	r0, #1
    47aa:	d102      	bne.n	47b2 <_printf_float+0x1b2>
    47ac:	2001      	movs	r0, #1
    47ae:	4240      	negs	r0, r0
    47b0:	e14c      	b.n	4a4c <_printf_float+0x44c>
    47b2:	6822      	ldr	r2, [r4, #0]
    47b4:	0553      	lsls	r3, r2, #21
    47b6:	d404      	bmi.n	47c2 <_printf_float+0x1c2>
    47b8:	1c28      	adds	r0, r5, #0
    47ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    47bc:	1c32      	adds	r2, r6, #0
    47be:	6923      	ldr	r3, [r4, #16]
    47c0:	e067      	b.n	4892 <_printf_float+0x292>
    47c2:	2f65      	cmp	r7, #101	; 0x65
    47c4:	d800      	bhi.n	47c8 <_printf_float+0x1c8>
    47c6:	e0e0      	b.n	498a <_printf_float+0x38a>
    47c8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    47ca:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    47cc:	4b57      	ldr	r3, [pc, #348]	; (492c <_printf_float+0x32c>)
    47ce:	4a56      	ldr	r2, [pc, #344]	; (4928 <_printf_float+0x328>)
    47d0:	f002 fd78 	bl	72c4 <__aeabi_dcmpeq>
    47d4:	2800      	cmp	r0, #0
    47d6:	d02b      	beq.n	4830 <_printf_float+0x230>
    47d8:	1c28      	adds	r0, r5, #0
    47da:	990a      	ldr	r1, [sp, #40]	; 0x28
    47dc:	4a58      	ldr	r2, [pc, #352]	; (4940 <_printf_float+0x340>)
    47de:	2301      	movs	r3, #1
    47e0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    47e2:	47b0      	blx	r6
    47e4:	3001      	adds	r0, #1
    47e6:	d0e1      	beq.n	47ac <_printf_float+0x1ac>
    47e8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    47ea:	9810      	ldr	r0, [sp, #64]	; 0x40
    47ec:	4287      	cmp	r7, r0
    47ee:	db07      	blt.n	4800 <_printf_float+0x200>
    47f0:	6821      	ldr	r1, [r4, #0]
    47f2:	07c9      	lsls	r1, r1, #31
    47f4:	d404      	bmi.n	4800 <_printf_float+0x200>
    47f6:	6827      	ldr	r7, [r4, #0]
    47f8:	07bf      	lsls	r7, r7, #30
    47fa:	d500      	bpl.n	47fe <_printf_float+0x1fe>
    47fc:	e10e      	b.n	4a1c <_printf_float+0x41c>
    47fe:	e113      	b.n	4a28 <_printf_float+0x428>
    4800:	1c28      	adds	r0, r5, #0
    4802:	990a      	ldr	r1, [sp, #40]	; 0x28
    4804:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4806:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4808:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    480a:	47b0      	blx	r6
    480c:	3001      	adds	r0, #1
    480e:	d0cd      	beq.n	47ac <_printf_float+0x1ac>
    4810:	2600      	movs	r6, #0
    4812:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4814:	3b01      	subs	r3, #1
    4816:	429e      	cmp	r6, r3
    4818:	daed      	bge.n	47f6 <_printf_float+0x1f6>
    481a:	1c22      	adds	r2, r4, #0
    481c:	1c28      	adds	r0, r5, #0
    481e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4820:	321a      	adds	r2, #26
    4822:	2301      	movs	r3, #1
    4824:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4826:	47b8      	blx	r7
    4828:	3001      	adds	r0, #1
    482a:	d0bf      	beq.n	47ac <_printf_float+0x1ac>
    482c:	3601      	adds	r6, #1
    482e:	e7f0      	b.n	4812 <_printf_float+0x212>
    4830:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4832:	2800      	cmp	r0, #0
    4834:	dc30      	bgt.n	4898 <_printf_float+0x298>
    4836:	1c28      	adds	r0, r5, #0
    4838:	990a      	ldr	r1, [sp, #40]	; 0x28
    483a:	4a41      	ldr	r2, [pc, #260]	; (4940 <_printf_float+0x340>)
    483c:	2301      	movs	r3, #1
    483e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4840:	47b8      	blx	r7
    4842:	3001      	adds	r0, #1
    4844:	d0b2      	beq.n	47ac <_printf_float+0x1ac>
    4846:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4848:	2800      	cmp	r0, #0
    484a:	d105      	bne.n	4858 <_printf_float+0x258>
    484c:	9910      	ldr	r1, [sp, #64]	; 0x40
    484e:	2900      	cmp	r1, #0
    4850:	d102      	bne.n	4858 <_printf_float+0x258>
    4852:	6822      	ldr	r2, [r4, #0]
    4854:	07d2      	lsls	r2, r2, #31
    4856:	d5ce      	bpl.n	47f6 <_printf_float+0x1f6>
    4858:	1c28      	adds	r0, r5, #0
    485a:	990a      	ldr	r1, [sp, #40]	; 0x28
    485c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    485e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4860:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4862:	47b8      	blx	r7
    4864:	3001      	adds	r0, #1
    4866:	d0a1      	beq.n	47ac <_printf_float+0x1ac>
    4868:	2700      	movs	r7, #0
    486a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    486c:	9709      	str	r7, [sp, #36]	; 0x24
    486e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4870:	4243      	negs	r3, r0
    4872:	990a      	ldr	r1, [sp, #40]	; 0x28
    4874:	1c28      	adds	r0, r5, #0
    4876:	429f      	cmp	r7, r3
    4878:	da09      	bge.n	488e <_printf_float+0x28e>
    487a:	1c22      	adds	r2, r4, #0
    487c:	321a      	adds	r2, #26
    487e:	2301      	movs	r3, #1
    4880:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4882:	47b8      	blx	r7
    4884:	3001      	adds	r0, #1
    4886:	d091      	beq.n	47ac <_printf_float+0x1ac>
    4888:	9f09      	ldr	r7, [sp, #36]	; 0x24
    488a:	3701      	adds	r7, #1
    488c:	e7ed      	b.n	486a <_printf_float+0x26a>
    488e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4890:	1c32      	adds	r2, r6, #0
    4892:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4894:	47b0      	blx	r6
    4896:	e0b5      	b.n	4a04 <_printf_float+0x404>
    4898:	9f10      	ldr	r7, [sp, #64]	; 0x40
    489a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    489c:	9708      	str	r7, [sp, #32]
    489e:	429f      	cmp	r7, r3
    48a0:	dd00      	ble.n	48a4 <_printf_float+0x2a4>
    48a2:	9308      	str	r3, [sp, #32]
    48a4:	9f08      	ldr	r7, [sp, #32]
    48a6:	2f00      	cmp	r7, #0
    48a8:	dc01      	bgt.n	48ae <_printf_float+0x2ae>
    48aa:	2700      	movs	r7, #0
    48ac:	e014      	b.n	48d8 <_printf_float+0x2d8>
    48ae:	1c28      	adds	r0, r5, #0
    48b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    48b2:	1c32      	adds	r2, r6, #0
    48b4:	9b08      	ldr	r3, [sp, #32]
    48b6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    48b8:	47b8      	blx	r7
    48ba:	3001      	adds	r0, #1
    48bc:	d1f5      	bne.n	48aa <_printf_float+0x2aa>
    48be:	e775      	b.n	47ac <_printf_float+0x1ac>
    48c0:	1c22      	adds	r2, r4, #0
    48c2:	1c28      	adds	r0, r5, #0
    48c4:	990a      	ldr	r1, [sp, #40]	; 0x28
    48c6:	321a      	adds	r2, #26
    48c8:	2301      	movs	r3, #1
    48ca:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    48cc:	47b8      	blx	r7
    48ce:	3001      	adds	r0, #1
    48d0:	d100      	bne.n	48d4 <_printf_float+0x2d4>
    48d2:	e76b      	b.n	47ac <_printf_float+0x1ac>
    48d4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    48d6:	3701      	adds	r7, #1
    48d8:	9709      	str	r7, [sp, #36]	; 0x24
    48da:	9f08      	ldr	r7, [sp, #32]
    48dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
    48de:	43fa      	mvns	r2, r7
    48e0:	17d2      	asrs	r2, r2, #31
    48e2:	403a      	ands	r2, r7
    48e4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    48e6:	1a9a      	subs	r2, r3, r2
    48e8:	4297      	cmp	r7, r2
    48ea:	dbe9      	blt.n	48c0 <_printf_float+0x2c0>
    48ec:	980f      	ldr	r0, [sp, #60]	; 0x3c
    48ee:	9910      	ldr	r1, [sp, #64]	; 0x40
    48f0:	18f3      	adds	r3, r6, r3
    48f2:	9309      	str	r3, [sp, #36]	; 0x24
    48f4:	4288      	cmp	r0, r1
    48f6:	db0e      	blt.n	4916 <_printf_float+0x316>
    48f8:	6822      	ldr	r2, [r4, #0]
    48fa:	07d2      	lsls	r2, r2, #31
    48fc:	d40b      	bmi.n	4916 <_printf_float+0x316>
    48fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4900:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4902:	18f6      	adds	r6, r6, r3
    4904:	1bdb      	subs	r3, r3, r7
    4906:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4908:	1bf6      	subs	r6, r6, r7
    490a:	429e      	cmp	r6, r3
    490c:	dd00      	ble.n	4910 <_printf_float+0x310>
    490e:	1c1e      	adds	r6, r3, #0
    4910:	2e00      	cmp	r6, #0
    4912:	dc17      	bgt.n	4944 <_printf_float+0x344>
    4914:	e01f      	b.n	4956 <_printf_float+0x356>
    4916:	1c28      	adds	r0, r5, #0
    4918:	990a      	ldr	r1, [sp, #40]	; 0x28
    491a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    491c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    491e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4920:	47b8      	blx	r7
    4922:	3001      	adds	r0, #1
    4924:	d1eb      	bne.n	48fe <_printf_float+0x2fe>
    4926:	e741      	b.n	47ac <_printf_float+0x1ac>
	...
    4930:	0000a041 	.word	0x0000a041
    4934:	0000a045 	.word	0x0000a045
    4938:	0000a049 	.word	0x0000a049
    493c:	0000a04d 	.word	0x0000a04d
    4940:	0000a051 	.word	0x0000a051
    4944:	1c28      	adds	r0, r5, #0
    4946:	990a      	ldr	r1, [sp, #40]	; 0x28
    4948:	9a09      	ldr	r2, [sp, #36]	; 0x24
    494a:	1c33      	adds	r3, r6, #0
    494c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    494e:	47b8      	blx	r7
    4950:	3001      	adds	r0, #1
    4952:	d100      	bne.n	4956 <_printf_float+0x356>
    4954:	e72a      	b.n	47ac <_printf_float+0x1ac>
    4956:	2700      	movs	r7, #0
    4958:	e00b      	b.n	4972 <_printf_float+0x372>
    495a:	1c22      	adds	r2, r4, #0
    495c:	1c28      	adds	r0, r5, #0
    495e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4960:	321a      	adds	r2, #26
    4962:	2301      	movs	r3, #1
    4964:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4966:	47b8      	blx	r7
    4968:	3001      	adds	r0, #1
    496a:	d100      	bne.n	496e <_printf_float+0x36e>
    496c:	e71e      	b.n	47ac <_printf_float+0x1ac>
    496e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4970:	3701      	adds	r7, #1
    4972:	9709      	str	r7, [sp, #36]	; 0x24
    4974:	9810      	ldr	r0, [sp, #64]	; 0x40
    4976:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4978:	43f3      	mvns	r3, r6
    497a:	17db      	asrs	r3, r3, #31
    497c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    497e:	1a42      	subs	r2, r0, r1
    4980:	4033      	ands	r3, r6
    4982:	1ad3      	subs	r3, r2, r3
    4984:	429f      	cmp	r7, r3
    4986:	dbe8      	blt.n	495a <_printf_float+0x35a>
    4988:	e735      	b.n	47f6 <_printf_float+0x1f6>
    498a:	9810      	ldr	r0, [sp, #64]	; 0x40
    498c:	2801      	cmp	r0, #1
    498e:	dc02      	bgt.n	4996 <_printf_float+0x396>
    4990:	2301      	movs	r3, #1
    4992:	421a      	tst	r2, r3
    4994:	d03a      	beq.n	4a0c <_printf_float+0x40c>
    4996:	1c28      	adds	r0, r5, #0
    4998:	990a      	ldr	r1, [sp, #40]	; 0x28
    499a:	1c32      	adds	r2, r6, #0
    499c:	2301      	movs	r3, #1
    499e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    49a0:	47b8      	blx	r7
    49a2:	3001      	adds	r0, #1
    49a4:	d100      	bne.n	49a8 <_printf_float+0x3a8>
    49a6:	e701      	b.n	47ac <_printf_float+0x1ac>
    49a8:	1c28      	adds	r0, r5, #0
    49aa:	990a      	ldr	r1, [sp, #40]	; 0x28
    49ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    49ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    49b0:	47b8      	blx	r7
    49b2:	3001      	adds	r0, #1
    49b4:	d100      	bne.n	49b8 <_printf_float+0x3b8>
    49b6:	e6f9      	b.n	47ac <_printf_float+0x1ac>
    49b8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    49ba:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    49bc:	4b25      	ldr	r3, [pc, #148]	; (4a54 <_printf_float+0x454>)
    49be:	4a24      	ldr	r2, [pc, #144]	; (4a50 <_printf_float+0x450>)
    49c0:	f002 fc80 	bl	72c4 <__aeabi_dcmpeq>
    49c4:	2800      	cmp	r0, #0
    49c6:	d001      	beq.n	49cc <_printf_float+0x3cc>
    49c8:	2600      	movs	r6, #0
    49ca:	e010      	b.n	49ee <_printf_float+0x3ee>
    49cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    49ce:	1c72      	adds	r2, r6, #1
    49d0:	3b01      	subs	r3, #1
    49d2:	1c28      	adds	r0, r5, #0
    49d4:	990a      	ldr	r1, [sp, #40]	; 0x28
    49d6:	e01c      	b.n	4a12 <_printf_float+0x412>
    49d8:	1c22      	adds	r2, r4, #0
    49da:	1c28      	adds	r0, r5, #0
    49dc:	990a      	ldr	r1, [sp, #40]	; 0x28
    49de:	321a      	adds	r2, #26
    49e0:	2301      	movs	r3, #1
    49e2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    49e4:	47b8      	blx	r7
    49e6:	3001      	adds	r0, #1
    49e8:	d100      	bne.n	49ec <_printf_float+0x3ec>
    49ea:	e6df      	b.n	47ac <_printf_float+0x1ac>
    49ec:	3601      	adds	r6, #1
    49ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
    49f0:	3b01      	subs	r3, #1
    49f2:	429e      	cmp	r6, r3
    49f4:	dbf0      	blt.n	49d8 <_printf_float+0x3d8>
    49f6:	1c22      	adds	r2, r4, #0
    49f8:	1c28      	adds	r0, r5, #0
    49fa:	990a      	ldr	r1, [sp, #40]	; 0x28
    49fc:	3250      	adds	r2, #80	; 0x50
    49fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a00:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4a02:	47b8      	blx	r7
    4a04:	3001      	adds	r0, #1
    4a06:	d000      	beq.n	4a0a <_printf_float+0x40a>
    4a08:	e6f5      	b.n	47f6 <_printf_float+0x1f6>
    4a0a:	e6cf      	b.n	47ac <_printf_float+0x1ac>
    4a0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a0e:	1c28      	adds	r0, r5, #0
    4a10:	1c32      	adds	r2, r6, #0
    4a12:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4a14:	47b0      	blx	r6
    4a16:	3001      	adds	r0, #1
    4a18:	d1ed      	bne.n	49f6 <_printf_float+0x3f6>
    4a1a:	e6c7      	b.n	47ac <_printf_float+0x1ac>
    4a1c:	2600      	movs	r6, #0
    4a1e:	68e0      	ldr	r0, [r4, #12]
    4a20:	9911      	ldr	r1, [sp, #68]	; 0x44
    4a22:	1a43      	subs	r3, r0, r1
    4a24:	429e      	cmp	r6, r3
    4a26:	db05      	blt.n	4a34 <_printf_float+0x434>
    4a28:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4a2a:	68e0      	ldr	r0, [r4, #12]
    4a2c:	4298      	cmp	r0, r3
    4a2e:	da0d      	bge.n	4a4c <_printf_float+0x44c>
    4a30:	1c18      	adds	r0, r3, #0
    4a32:	e00b      	b.n	4a4c <_printf_float+0x44c>
    4a34:	1c22      	adds	r2, r4, #0
    4a36:	1c28      	adds	r0, r5, #0
    4a38:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a3a:	3219      	adds	r2, #25
    4a3c:	2301      	movs	r3, #1
    4a3e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4a40:	47b8      	blx	r7
    4a42:	3001      	adds	r0, #1
    4a44:	d100      	bne.n	4a48 <_printf_float+0x448>
    4a46:	e6b1      	b.n	47ac <_printf_float+0x1ac>
    4a48:	3601      	adds	r6, #1
    4a4a:	e7e8      	b.n	4a1e <_printf_float+0x41e>
    4a4c:	b013      	add	sp, #76	; 0x4c
    4a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004a58 <_printf_common>:
    4a58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4a5a:	1c15      	adds	r5, r2, #0
    4a5c:	9301      	str	r3, [sp, #4]
    4a5e:	690a      	ldr	r2, [r1, #16]
    4a60:	688b      	ldr	r3, [r1, #8]
    4a62:	1c06      	adds	r6, r0, #0
    4a64:	1c0c      	adds	r4, r1, #0
    4a66:	4293      	cmp	r3, r2
    4a68:	da00      	bge.n	4a6c <_printf_common+0x14>
    4a6a:	1c13      	adds	r3, r2, #0
    4a6c:	1c22      	adds	r2, r4, #0
    4a6e:	602b      	str	r3, [r5, #0]
    4a70:	3243      	adds	r2, #67	; 0x43
    4a72:	7812      	ldrb	r2, [r2, #0]
    4a74:	2a00      	cmp	r2, #0
    4a76:	d001      	beq.n	4a7c <_printf_common+0x24>
    4a78:	3301      	adds	r3, #1
    4a7a:	602b      	str	r3, [r5, #0]
    4a7c:	6820      	ldr	r0, [r4, #0]
    4a7e:	0680      	lsls	r0, r0, #26
    4a80:	d502      	bpl.n	4a88 <_printf_common+0x30>
    4a82:	682b      	ldr	r3, [r5, #0]
    4a84:	3302      	adds	r3, #2
    4a86:	602b      	str	r3, [r5, #0]
    4a88:	6821      	ldr	r1, [r4, #0]
    4a8a:	2706      	movs	r7, #6
    4a8c:	400f      	ands	r7, r1
    4a8e:	d01f      	beq.n	4ad0 <_printf_common+0x78>
    4a90:	1c23      	adds	r3, r4, #0
    4a92:	3343      	adds	r3, #67	; 0x43
    4a94:	781b      	ldrb	r3, [r3, #0]
    4a96:	1e5a      	subs	r2, r3, #1
    4a98:	4193      	sbcs	r3, r2
    4a9a:	6822      	ldr	r2, [r4, #0]
    4a9c:	0692      	lsls	r2, r2, #26
    4a9e:	d51f      	bpl.n	4ae0 <_printf_common+0x88>
    4aa0:	18e1      	adds	r1, r4, r3
    4aa2:	3140      	adds	r1, #64	; 0x40
    4aa4:	2030      	movs	r0, #48	; 0x30
    4aa6:	70c8      	strb	r0, [r1, #3]
    4aa8:	1c21      	adds	r1, r4, #0
    4aaa:	1c5a      	adds	r2, r3, #1
    4aac:	3145      	adds	r1, #69	; 0x45
    4aae:	7809      	ldrb	r1, [r1, #0]
    4ab0:	18a2      	adds	r2, r4, r2
    4ab2:	3240      	adds	r2, #64	; 0x40
    4ab4:	3302      	adds	r3, #2
    4ab6:	70d1      	strb	r1, [r2, #3]
    4ab8:	e012      	b.n	4ae0 <_printf_common+0x88>
    4aba:	1c22      	adds	r2, r4, #0
    4abc:	1c30      	adds	r0, r6, #0
    4abe:	9901      	ldr	r1, [sp, #4]
    4ac0:	3219      	adds	r2, #25
    4ac2:	2301      	movs	r3, #1
    4ac4:	9f08      	ldr	r7, [sp, #32]
    4ac6:	47b8      	blx	r7
    4ac8:	3001      	adds	r0, #1
    4aca:	d011      	beq.n	4af0 <_printf_common+0x98>
    4acc:	9f00      	ldr	r7, [sp, #0]
    4ace:	3701      	adds	r7, #1
    4ad0:	9700      	str	r7, [sp, #0]
    4ad2:	68e0      	ldr	r0, [r4, #12]
    4ad4:	6829      	ldr	r1, [r5, #0]
    4ad6:	9f00      	ldr	r7, [sp, #0]
    4ad8:	1a43      	subs	r3, r0, r1
    4ada:	429f      	cmp	r7, r3
    4adc:	dbed      	blt.n	4aba <_printf_common+0x62>
    4ade:	e7d7      	b.n	4a90 <_printf_common+0x38>
    4ae0:	1c22      	adds	r2, r4, #0
    4ae2:	1c30      	adds	r0, r6, #0
    4ae4:	9901      	ldr	r1, [sp, #4]
    4ae6:	3243      	adds	r2, #67	; 0x43
    4ae8:	9f08      	ldr	r7, [sp, #32]
    4aea:	47b8      	blx	r7
    4aec:	3001      	adds	r0, #1
    4aee:	d102      	bne.n	4af6 <_printf_common+0x9e>
    4af0:	2001      	movs	r0, #1
    4af2:	4240      	negs	r0, r0
    4af4:	e023      	b.n	4b3e <_printf_common+0xe6>
    4af6:	6820      	ldr	r0, [r4, #0]
    4af8:	2106      	movs	r1, #6
    4afa:	682b      	ldr	r3, [r5, #0]
    4afc:	68e2      	ldr	r2, [r4, #12]
    4afe:	4001      	ands	r1, r0
    4b00:	2500      	movs	r5, #0
    4b02:	2904      	cmp	r1, #4
    4b04:	d103      	bne.n	4b0e <_printf_common+0xb6>
    4b06:	1ad5      	subs	r5, r2, r3
    4b08:	43eb      	mvns	r3, r5
    4b0a:	17db      	asrs	r3, r3, #31
    4b0c:	401d      	ands	r5, r3
    4b0e:	68a2      	ldr	r2, [r4, #8]
    4b10:	6923      	ldr	r3, [r4, #16]
    4b12:	429a      	cmp	r2, r3
    4b14:	dd01      	ble.n	4b1a <_printf_common+0xc2>
    4b16:	1ad3      	subs	r3, r2, r3
    4b18:	18ed      	adds	r5, r5, r3
    4b1a:	2700      	movs	r7, #0
    4b1c:	9700      	str	r7, [sp, #0]
    4b1e:	9f00      	ldr	r7, [sp, #0]
    4b20:	42af      	cmp	r7, r5
    4b22:	da0b      	bge.n	4b3c <_printf_common+0xe4>
    4b24:	1c22      	adds	r2, r4, #0
    4b26:	1c30      	adds	r0, r6, #0
    4b28:	9901      	ldr	r1, [sp, #4]
    4b2a:	321a      	adds	r2, #26
    4b2c:	2301      	movs	r3, #1
    4b2e:	9f08      	ldr	r7, [sp, #32]
    4b30:	47b8      	blx	r7
    4b32:	3001      	adds	r0, #1
    4b34:	d0dc      	beq.n	4af0 <_printf_common+0x98>
    4b36:	9f00      	ldr	r7, [sp, #0]
    4b38:	3701      	adds	r7, #1
    4b3a:	e7ef      	b.n	4b1c <_printf_common+0xc4>
    4b3c:	2000      	movs	r0, #0
    4b3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004b40 <_printf_i>:
    4b40:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b42:	1c0d      	adds	r5, r1, #0
    4b44:	b08b      	sub	sp, #44	; 0x2c
    4b46:	3543      	adds	r5, #67	; 0x43
    4b48:	9206      	str	r2, [sp, #24]
    4b4a:	9005      	str	r0, [sp, #20]
    4b4c:	9307      	str	r3, [sp, #28]
    4b4e:	9504      	str	r5, [sp, #16]
    4b50:	7e0b      	ldrb	r3, [r1, #24]
    4b52:	1c0c      	adds	r4, r1, #0
    4b54:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4b56:	2b6e      	cmp	r3, #110	; 0x6e
    4b58:	d100      	bne.n	4b5c <_printf_i+0x1c>
    4b5a:	e0a7      	b.n	4cac <_printf_i+0x16c>
    4b5c:	d811      	bhi.n	4b82 <_printf_i+0x42>
    4b5e:	2b63      	cmp	r3, #99	; 0x63
    4b60:	d022      	beq.n	4ba8 <_printf_i+0x68>
    4b62:	d809      	bhi.n	4b78 <_printf_i+0x38>
    4b64:	2b00      	cmp	r3, #0
    4b66:	d100      	bne.n	4b6a <_printf_i+0x2a>
    4b68:	e0b0      	b.n	4ccc <_printf_i+0x18c>
    4b6a:	2b58      	cmp	r3, #88	; 0x58
    4b6c:	d000      	beq.n	4b70 <_printf_i+0x30>
    4b6e:	e0c0      	b.n	4cf2 <_printf_i+0x1b2>
    4b70:	3145      	adds	r1, #69	; 0x45
    4b72:	700b      	strb	r3, [r1, #0]
    4b74:	4d7b      	ldr	r5, [pc, #492]	; (4d64 <_printf_i+0x224>)
    4b76:	e04e      	b.n	4c16 <_printf_i+0xd6>
    4b78:	2b64      	cmp	r3, #100	; 0x64
    4b7a:	d01c      	beq.n	4bb6 <_printf_i+0x76>
    4b7c:	2b69      	cmp	r3, #105	; 0x69
    4b7e:	d01a      	beq.n	4bb6 <_printf_i+0x76>
    4b80:	e0b7      	b.n	4cf2 <_printf_i+0x1b2>
    4b82:	2b73      	cmp	r3, #115	; 0x73
    4b84:	d100      	bne.n	4b88 <_printf_i+0x48>
    4b86:	e0a5      	b.n	4cd4 <_printf_i+0x194>
    4b88:	d809      	bhi.n	4b9e <_printf_i+0x5e>
    4b8a:	2b6f      	cmp	r3, #111	; 0x6f
    4b8c:	d029      	beq.n	4be2 <_printf_i+0xa2>
    4b8e:	2b70      	cmp	r3, #112	; 0x70
    4b90:	d000      	beq.n	4b94 <_printf_i+0x54>
    4b92:	e0ae      	b.n	4cf2 <_printf_i+0x1b2>
    4b94:	680e      	ldr	r6, [r1, #0]
    4b96:	2320      	movs	r3, #32
    4b98:	4333      	orrs	r3, r6
    4b9a:	600b      	str	r3, [r1, #0]
    4b9c:	e036      	b.n	4c0c <_printf_i+0xcc>
    4b9e:	2b75      	cmp	r3, #117	; 0x75
    4ba0:	d01f      	beq.n	4be2 <_printf_i+0xa2>
    4ba2:	2b78      	cmp	r3, #120	; 0x78
    4ba4:	d032      	beq.n	4c0c <_printf_i+0xcc>
    4ba6:	e0a4      	b.n	4cf2 <_printf_i+0x1b2>
    4ba8:	6813      	ldr	r3, [r2, #0]
    4baa:	1c0d      	adds	r5, r1, #0
    4bac:	1d19      	adds	r1, r3, #4
    4bae:	3542      	adds	r5, #66	; 0x42
    4bb0:	6011      	str	r1, [r2, #0]
    4bb2:	681b      	ldr	r3, [r3, #0]
    4bb4:	e09f      	b.n	4cf6 <_printf_i+0x1b6>
    4bb6:	6821      	ldr	r1, [r4, #0]
    4bb8:	6813      	ldr	r3, [r2, #0]
    4bba:	060e      	lsls	r6, r1, #24
    4bbc:	d503      	bpl.n	4bc6 <_printf_i+0x86>
    4bbe:	1d19      	adds	r1, r3, #4
    4bc0:	6011      	str	r1, [r2, #0]
    4bc2:	681e      	ldr	r6, [r3, #0]
    4bc4:	e005      	b.n	4bd2 <_printf_i+0x92>
    4bc6:	0648      	lsls	r0, r1, #25
    4bc8:	d5f9      	bpl.n	4bbe <_printf_i+0x7e>
    4bca:	1d19      	adds	r1, r3, #4
    4bcc:	6011      	str	r1, [r2, #0]
    4bce:	2100      	movs	r1, #0
    4bd0:	5e5e      	ldrsh	r6, [r3, r1]
    4bd2:	4b64      	ldr	r3, [pc, #400]	; (4d64 <_printf_i+0x224>)
    4bd4:	2e00      	cmp	r6, #0
    4bd6:	da3b      	bge.n	4c50 <_printf_i+0x110>
    4bd8:	9d04      	ldr	r5, [sp, #16]
    4bda:	222d      	movs	r2, #45	; 0x2d
    4bdc:	4276      	negs	r6, r6
    4bde:	702a      	strb	r2, [r5, #0]
    4be0:	e036      	b.n	4c50 <_printf_i+0x110>
    4be2:	6821      	ldr	r1, [r4, #0]
    4be4:	6813      	ldr	r3, [r2, #0]
    4be6:	060e      	lsls	r6, r1, #24
    4be8:	d503      	bpl.n	4bf2 <_printf_i+0xb2>
    4bea:	1d19      	adds	r1, r3, #4
    4bec:	6011      	str	r1, [r2, #0]
    4bee:	681e      	ldr	r6, [r3, #0]
    4bf0:	e004      	b.n	4bfc <_printf_i+0xbc>
    4bf2:	0648      	lsls	r0, r1, #25
    4bf4:	d5f9      	bpl.n	4bea <_printf_i+0xaa>
    4bf6:	1d19      	adds	r1, r3, #4
    4bf8:	881e      	ldrh	r6, [r3, #0]
    4bfa:	6011      	str	r1, [r2, #0]
    4bfc:	4b59      	ldr	r3, [pc, #356]	; (4d64 <_printf_i+0x224>)
    4bfe:	7e22      	ldrb	r2, [r4, #24]
    4c00:	9303      	str	r3, [sp, #12]
    4c02:	2708      	movs	r7, #8
    4c04:	2a6f      	cmp	r2, #111	; 0x6f
    4c06:	d01e      	beq.n	4c46 <_printf_i+0x106>
    4c08:	270a      	movs	r7, #10
    4c0a:	e01c      	b.n	4c46 <_printf_i+0x106>
    4c0c:	1c23      	adds	r3, r4, #0
    4c0e:	2178      	movs	r1, #120	; 0x78
    4c10:	3345      	adds	r3, #69	; 0x45
    4c12:	4d55      	ldr	r5, [pc, #340]	; (4d68 <_printf_i+0x228>)
    4c14:	7019      	strb	r1, [r3, #0]
    4c16:	6811      	ldr	r1, [r2, #0]
    4c18:	6823      	ldr	r3, [r4, #0]
    4c1a:	1d08      	adds	r0, r1, #4
    4c1c:	9503      	str	r5, [sp, #12]
    4c1e:	6010      	str	r0, [r2, #0]
    4c20:	061e      	lsls	r6, r3, #24
    4c22:	d501      	bpl.n	4c28 <_printf_i+0xe8>
    4c24:	680e      	ldr	r6, [r1, #0]
    4c26:	e002      	b.n	4c2e <_printf_i+0xee>
    4c28:	0658      	lsls	r0, r3, #25
    4c2a:	d5fb      	bpl.n	4c24 <_printf_i+0xe4>
    4c2c:	880e      	ldrh	r6, [r1, #0]
    4c2e:	07d9      	lsls	r1, r3, #31
    4c30:	d502      	bpl.n	4c38 <_printf_i+0xf8>
    4c32:	2220      	movs	r2, #32
    4c34:	4313      	orrs	r3, r2
    4c36:	6023      	str	r3, [r4, #0]
    4c38:	2710      	movs	r7, #16
    4c3a:	2e00      	cmp	r6, #0
    4c3c:	d103      	bne.n	4c46 <_printf_i+0x106>
    4c3e:	6822      	ldr	r2, [r4, #0]
    4c40:	2320      	movs	r3, #32
    4c42:	439a      	bics	r2, r3
    4c44:	6022      	str	r2, [r4, #0]
    4c46:	1c23      	adds	r3, r4, #0
    4c48:	2200      	movs	r2, #0
    4c4a:	3343      	adds	r3, #67	; 0x43
    4c4c:	701a      	strb	r2, [r3, #0]
    4c4e:	e001      	b.n	4c54 <_printf_i+0x114>
    4c50:	9303      	str	r3, [sp, #12]
    4c52:	270a      	movs	r7, #10
    4c54:	6863      	ldr	r3, [r4, #4]
    4c56:	60a3      	str	r3, [r4, #8]
    4c58:	2b00      	cmp	r3, #0
    4c5a:	db03      	blt.n	4c64 <_printf_i+0x124>
    4c5c:	6825      	ldr	r5, [r4, #0]
    4c5e:	2204      	movs	r2, #4
    4c60:	4395      	bics	r5, r2
    4c62:	6025      	str	r5, [r4, #0]
    4c64:	2e00      	cmp	r6, #0
    4c66:	d102      	bne.n	4c6e <_printf_i+0x12e>
    4c68:	9d04      	ldr	r5, [sp, #16]
    4c6a:	2b00      	cmp	r3, #0
    4c6c:	d00e      	beq.n	4c8c <_printf_i+0x14c>
    4c6e:	9d04      	ldr	r5, [sp, #16]
    4c70:	1c30      	adds	r0, r6, #0
    4c72:	1c39      	adds	r1, r7, #0
    4c74:	f002 faaa 	bl	71cc <__aeabi_uidivmod>
    4c78:	9803      	ldr	r0, [sp, #12]
    4c7a:	3d01      	subs	r5, #1
    4c7c:	5c43      	ldrb	r3, [r0, r1]
    4c7e:	1c30      	adds	r0, r6, #0
    4c80:	702b      	strb	r3, [r5, #0]
    4c82:	1c39      	adds	r1, r7, #0
    4c84:	f002 fa5e 	bl	7144 <__aeabi_uidiv>
    4c88:	1e06      	subs	r6, r0, #0
    4c8a:	d1f1      	bne.n	4c70 <_printf_i+0x130>
    4c8c:	2f08      	cmp	r7, #8
    4c8e:	d109      	bne.n	4ca4 <_printf_i+0x164>
    4c90:	6821      	ldr	r1, [r4, #0]
    4c92:	07c9      	lsls	r1, r1, #31
    4c94:	d506      	bpl.n	4ca4 <_printf_i+0x164>
    4c96:	6862      	ldr	r2, [r4, #4]
    4c98:	6923      	ldr	r3, [r4, #16]
    4c9a:	429a      	cmp	r2, r3
    4c9c:	dc02      	bgt.n	4ca4 <_printf_i+0x164>
    4c9e:	3d01      	subs	r5, #1
    4ca0:	2330      	movs	r3, #48	; 0x30
    4ca2:	702b      	strb	r3, [r5, #0]
    4ca4:	9e04      	ldr	r6, [sp, #16]
    4ca6:	1b73      	subs	r3, r6, r5
    4ca8:	6123      	str	r3, [r4, #16]
    4caa:	e02a      	b.n	4d02 <_printf_i+0x1c2>
    4cac:	6808      	ldr	r0, [r1, #0]
    4cae:	6813      	ldr	r3, [r2, #0]
    4cb0:	6949      	ldr	r1, [r1, #20]
    4cb2:	0605      	lsls	r5, r0, #24
    4cb4:	d504      	bpl.n	4cc0 <_printf_i+0x180>
    4cb6:	1d18      	adds	r0, r3, #4
    4cb8:	6010      	str	r0, [r2, #0]
    4cba:	681b      	ldr	r3, [r3, #0]
    4cbc:	6019      	str	r1, [r3, #0]
    4cbe:	e005      	b.n	4ccc <_printf_i+0x18c>
    4cc0:	0646      	lsls	r6, r0, #25
    4cc2:	d5f8      	bpl.n	4cb6 <_printf_i+0x176>
    4cc4:	1d18      	adds	r0, r3, #4
    4cc6:	6010      	str	r0, [r2, #0]
    4cc8:	681b      	ldr	r3, [r3, #0]
    4cca:	8019      	strh	r1, [r3, #0]
    4ccc:	2300      	movs	r3, #0
    4cce:	6123      	str	r3, [r4, #16]
    4cd0:	9d04      	ldr	r5, [sp, #16]
    4cd2:	e016      	b.n	4d02 <_printf_i+0x1c2>
    4cd4:	6813      	ldr	r3, [r2, #0]
    4cd6:	1d19      	adds	r1, r3, #4
    4cd8:	6011      	str	r1, [r2, #0]
    4cda:	681d      	ldr	r5, [r3, #0]
    4cdc:	1c28      	adds	r0, r5, #0
    4cde:	f7fe fbab 	bl	3438 <strlen>
    4ce2:	6863      	ldr	r3, [r4, #4]
    4ce4:	6120      	str	r0, [r4, #16]
    4ce6:	4298      	cmp	r0, r3
    4ce8:	d900      	bls.n	4cec <_printf_i+0x1ac>
    4cea:	6123      	str	r3, [r4, #16]
    4cec:	6920      	ldr	r0, [r4, #16]
    4cee:	6060      	str	r0, [r4, #4]
    4cf0:	e004      	b.n	4cfc <_printf_i+0x1bc>
    4cf2:	1c25      	adds	r5, r4, #0
    4cf4:	3542      	adds	r5, #66	; 0x42
    4cf6:	702b      	strb	r3, [r5, #0]
    4cf8:	2301      	movs	r3, #1
    4cfa:	6123      	str	r3, [r4, #16]
    4cfc:	9e04      	ldr	r6, [sp, #16]
    4cfe:	2300      	movs	r3, #0
    4d00:	7033      	strb	r3, [r6, #0]
    4d02:	9e07      	ldr	r6, [sp, #28]
    4d04:	9805      	ldr	r0, [sp, #20]
    4d06:	9600      	str	r6, [sp, #0]
    4d08:	1c21      	adds	r1, r4, #0
    4d0a:	aa09      	add	r2, sp, #36	; 0x24
    4d0c:	9b06      	ldr	r3, [sp, #24]
    4d0e:	f7ff fea3 	bl	4a58 <_printf_common>
    4d12:	3001      	adds	r0, #1
    4d14:	d102      	bne.n	4d1c <_printf_i+0x1dc>
    4d16:	2001      	movs	r0, #1
    4d18:	4240      	negs	r0, r0
    4d1a:	e021      	b.n	4d60 <_printf_i+0x220>
    4d1c:	1c2a      	adds	r2, r5, #0
    4d1e:	9805      	ldr	r0, [sp, #20]
    4d20:	9906      	ldr	r1, [sp, #24]
    4d22:	6923      	ldr	r3, [r4, #16]
    4d24:	9d07      	ldr	r5, [sp, #28]
    4d26:	47a8      	blx	r5
    4d28:	3001      	adds	r0, #1
    4d2a:	d0f4      	beq.n	4d16 <_printf_i+0x1d6>
    4d2c:	6826      	ldr	r6, [r4, #0]
    4d2e:	07b6      	lsls	r6, r6, #30
    4d30:	d405      	bmi.n	4d3e <_printf_i+0x1fe>
    4d32:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4d34:	68e0      	ldr	r0, [r4, #12]
    4d36:	4298      	cmp	r0, r3
    4d38:	da12      	bge.n	4d60 <_printf_i+0x220>
    4d3a:	1c18      	adds	r0, r3, #0
    4d3c:	e010      	b.n	4d60 <_printf_i+0x220>
    4d3e:	2500      	movs	r5, #0
    4d40:	68e0      	ldr	r0, [r4, #12]
    4d42:	9909      	ldr	r1, [sp, #36]	; 0x24
    4d44:	1a43      	subs	r3, r0, r1
    4d46:	429d      	cmp	r5, r3
    4d48:	daf3      	bge.n	4d32 <_printf_i+0x1f2>
    4d4a:	1c22      	adds	r2, r4, #0
    4d4c:	9805      	ldr	r0, [sp, #20]
    4d4e:	9906      	ldr	r1, [sp, #24]
    4d50:	3219      	adds	r2, #25
    4d52:	2301      	movs	r3, #1
    4d54:	9e07      	ldr	r6, [sp, #28]
    4d56:	47b0      	blx	r6
    4d58:	3001      	adds	r0, #1
    4d5a:	d0dc      	beq.n	4d16 <_printf_i+0x1d6>
    4d5c:	3501      	adds	r5, #1
    4d5e:	e7ef      	b.n	4d40 <_printf_i+0x200>
    4d60:	b00b      	add	sp, #44	; 0x2c
    4d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d64:	0000a053 	.word	0x0000a053
    4d68:	0000a064 	.word	0x0000a064

00004d6c <__swbuf_r>:
    4d6c:	b570      	push	{r4, r5, r6, lr}
    4d6e:	1c05      	adds	r5, r0, #0
    4d70:	1c0e      	adds	r6, r1, #0
    4d72:	1c14      	adds	r4, r2, #0
    4d74:	2800      	cmp	r0, #0
    4d76:	d004      	beq.n	4d82 <__swbuf_r+0x16>
    4d78:	6982      	ldr	r2, [r0, #24]
    4d7a:	2a00      	cmp	r2, #0
    4d7c:	d101      	bne.n	4d82 <__swbuf_r+0x16>
    4d7e:	f001 f831 	bl	5de4 <__sinit>
    4d82:	4b23      	ldr	r3, [pc, #140]	; (4e10 <__swbuf_r+0xa4>)
    4d84:	429c      	cmp	r4, r3
    4d86:	d101      	bne.n	4d8c <__swbuf_r+0x20>
    4d88:	686c      	ldr	r4, [r5, #4]
    4d8a:	e008      	b.n	4d9e <__swbuf_r+0x32>
    4d8c:	4b21      	ldr	r3, [pc, #132]	; (4e14 <__swbuf_r+0xa8>)
    4d8e:	429c      	cmp	r4, r3
    4d90:	d101      	bne.n	4d96 <__swbuf_r+0x2a>
    4d92:	68ac      	ldr	r4, [r5, #8]
    4d94:	e003      	b.n	4d9e <__swbuf_r+0x32>
    4d96:	4b20      	ldr	r3, [pc, #128]	; (4e18 <__swbuf_r+0xac>)
    4d98:	429c      	cmp	r4, r3
    4d9a:	d100      	bne.n	4d9e <__swbuf_r+0x32>
    4d9c:	68ec      	ldr	r4, [r5, #12]
    4d9e:	69a3      	ldr	r3, [r4, #24]
    4da0:	60a3      	str	r3, [r4, #8]
    4da2:	89a3      	ldrh	r3, [r4, #12]
    4da4:	071a      	lsls	r2, r3, #28
    4da6:	d50a      	bpl.n	4dbe <__swbuf_r+0x52>
    4da8:	6923      	ldr	r3, [r4, #16]
    4daa:	2b00      	cmp	r3, #0
    4dac:	d007      	beq.n	4dbe <__swbuf_r+0x52>
    4dae:	6822      	ldr	r2, [r4, #0]
    4db0:	6923      	ldr	r3, [r4, #16]
    4db2:	b2f6      	uxtb	r6, r6
    4db4:	1ad0      	subs	r0, r2, r3
    4db6:	6962      	ldr	r2, [r4, #20]
    4db8:	4290      	cmp	r0, r2
    4dba:	db0f      	blt.n	4ddc <__swbuf_r+0x70>
    4dbc:	e008      	b.n	4dd0 <__swbuf_r+0x64>
    4dbe:	1c28      	adds	r0, r5, #0
    4dc0:	1c21      	adds	r1, r4, #0
    4dc2:	f000 f82b 	bl	4e1c <__swsetup_r>
    4dc6:	2800      	cmp	r0, #0
    4dc8:	d0f1      	beq.n	4dae <__swbuf_r+0x42>
    4dca:	2001      	movs	r0, #1
    4dcc:	4240      	negs	r0, r0
    4dce:	e01d      	b.n	4e0c <__swbuf_r+0xa0>
    4dd0:	1c28      	adds	r0, r5, #0
    4dd2:	1c21      	adds	r1, r4, #0
    4dd4:	f000 ff86 	bl	5ce4 <_fflush_r>
    4dd8:	2800      	cmp	r0, #0
    4dda:	d1f6      	bne.n	4dca <__swbuf_r+0x5e>
    4ddc:	68a3      	ldr	r3, [r4, #8]
    4dde:	3001      	adds	r0, #1
    4de0:	3b01      	subs	r3, #1
    4de2:	60a3      	str	r3, [r4, #8]
    4de4:	6823      	ldr	r3, [r4, #0]
    4de6:	1c5a      	adds	r2, r3, #1
    4de8:	6022      	str	r2, [r4, #0]
    4dea:	701e      	strb	r6, [r3, #0]
    4dec:	6963      	ldr	r3, [r4, #20]
    4dee:	4298      	cmp	r0, r3
    4df0:	d005      	beq.n	4dfe <__swbuf_r+0x92>
    4df2:	89a3      	ldrh	r3, [r4, #12]
    4df4:	1c30      	adds	r0, r6, #0
    4df6:	07da      	lsls	r2, r3, #31
    4df8:	d508      	bpl.n	4e0c <__swbuf_r+0xa0>
    4dfa:	2e0a      	cmp	r6, #10
    4dfc:	d106      	bne.n	4e0c <__swbuf_r+0xa0>
    4dfe:	1c28      	adds	r0, r5, #0
    4e00:	1c21      	adds	r1, r4, #0
    4e02:	f000 ff6f 	bl	5ce4 <_fflush_r>
    4e06:	2800      	cmp	r0, #0
    4e08:	d1df      	bne.n	4dca <__swbuf_r+0x5e>
    4e0a:	1c30      	adds	r0, r6, #0
    4e0c:	bd70      	pop	{r4, r5, r6, pc}
    4e0e:	46c0      	nop			; (mov r8, r8)
    4e10:	0000a184 	.word	0x0000a184
    4e14:	0000a1a4 	.word	0x0000a1a4
    4e18:	0000a1c4 	.word	0x0000a1c4

00004e1c <__swsetup_r>:
    4e1c:	4b34      	ldr	r3, [pc, #208]	; (4ef0 <__swsetup_r+0xd4>)
    4e1e:	b570      	push	{r4, r5, r6, lr}
    4e20:	681d      	ldr	r5, [r3, #0]
    4e22:	1c06      	adds	r6, r0, #0
    4e24:	1c0c      	adds	r4, r1, #0
    4e26:	2d00      	cmp	r5, #0
    4e28:	d005      	beq.n	4e36 <__swsetup_r+0x1a>
    4e2a:	69a9      	ldr	r1, [r5, #24]
    4e2c:	2900      	cmp	r1, #0
    4e2e:	d102      	bne.n	4e36 <__swsetup_r+0x1a>
    4e30:	1c28      	adds	r0, r5, #0
    4e32:	f000 ffd7 	bl	5de4 <__sinit>
    4e36:	4b2f      	ldr	r3, [pc, #188]	; (4ef4 <__swsetup_r+0xd8>)
    4e38:	429c      	cmp	r4, r3
    4e3a:	d101      	bne.n	4e40 <__swsetup_r+0x24>
    4e3c:	686c      	ldr	r4, [r5, #4]
    4e3e:	e008      	b.n	4e52 <__swsetup_r+0x36>
    4e40:	4b2d      	ldr	r3, [pc, #180]	; (4ef8 <__swsetup_r+0xdc>)
    4e42:	429c      	cmp	r4, r3
    4e44:	d101      	bne.n	4e4a <__swsetup_r+0x2e>
    4e46:	68ac      	ldr	r4, [r5, #8]
    4e48:	e003      	b.n	4e52 <__swsetup_r+0x36>
    4e4a:	4b2c      	ldr	r3, [pc, #176]	; (4efc <__swsetup_r+0xe0>)
    4e4c:	429c      	cmp	r4, r3
    4e4e:	d100      	bne.n	4e52 <__swsetup_r+0x36>
    4e50:	68ec      	ldr	r4, [r5, #12]
    4e52:	89a2      	ldrh	r2, [r4, #12]
    4e54:	b293      	uxth	r3, r2
    4e56:	0719      	lsls	r1, r3, #28
    4e58:	d421      	bmi.n	4e9e <__swsetup_r+0x82>
    4e5a:	06d9      	lsls	r1, r3, #27
    4e5c:	d405      	bmi.n	4e6a <__swsetup_r+0x4e>
    4e5e:	2309      	movs	r3, #9
    4e60:	6033      	str	r3, [r6, #0]
    4e62:	2340      	movs	r3, #64	; 0x40
    4e64:	431a      	orrs	r2, r3
    4e66:	81a2      	strh	r2, [r4, #12]
    4e68:	e03f      	b.n	4eea <__swsetup_r+0xce>
    4e6a:	075a      	lsls	r2, r3, #29
    4e6c:	d513      	bpl.n	4e96 <__swsetup_r+0x7a>
    4e6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4e70:	2900      	cmp	r1, #0
    4e72:	d008      	beq.n	4e86 <__swsetup_r+0x6a>
    4e74:	1c23      	adds	r3, r4, #0
    4e76:	3344      	adds	r3, #68	; 0x44
    4e78:	4299      	cmp	r1, r3
    4e7a:	d002      	beq.n	4e82 <__swsetup_r+0x66>
    4e7c:	1c30      	adds	r0, r6, #0
    4e7e:	f001 ffab 	bl	6dd8 <_free_r>
    4e82:	2300      	movs	r3, #0
    4e84:	6363      	str	r3, [r4, #52]	; 0x34
    4e86:	89a3      	ldrh	r3, [r4, #12]
    4e88:	2224      	movs	r2, #36	; 0x24
    4e8a:	4393      	bics	r3, r2
    4e8c:	81a3      	strh	r3, [r4, #12]
    4e8e:	2300      	movs	r3, #0
    4e90:	6063      	str	r3, [r4, #4]
    4e92:	6923      	ldr	r3, [r4, #16]
    4e94:	6023      	str	r3, [r4, #0]
    4e96:	89a3      	ldrh	r3, [r4, #12]
    4e98:	2208      	movs	r2, #8
    4e9a:	4313      	orrs	r3, r2
    4e9c:	81a3      	strh	r3, [r4, #12]
    4e9e:	6921      	ldr	r1, [r4, #16]
    4ea0:	2900      	cmp	r1, #0
    4ea2:	d10b      	bne.n	4ebc <__swsetup_r+0xa0>
    4ea4:	89a3      	ldrh	r3, [r4, #12]
    4ea6:	22a0      	movs	r2, #160	; 0xa0
    4ea8:	0092      	lsls	r2, r2, #2
    4eaa:	401a      	ands	r2, r3
    4eac:	2380      	movs	r3, #128	; 0x80
    4eae:	009b      	lsls	r3, r3, #2
    4eb0:	429a      	cmp	r2, r3
    4eb2:	d003      	beq.n	4ebc <__swsetup_r+0xa0>
    4eb4:	1c30      	adds	r0, r6, #0
    4eb6:	1c21      	adds	r1, r4, #0
    4eb8:	f001 fb1c 	bl	64f4 <__smakebuf_r>
    4ebc:	89a3      	ldrh	r3, [r4, #12]
    4ebe:	2201      	movs	r2, #1
    4ec0:	401a      	ands	r2, r3
    4ec2:	d005      	beq.n	4ed0 <__swsetup_r+0xb4>
    4ec4:	6961      	ldr	r1, [r4, #20]
    4ec6:	2200      	movs	r2, #0
    4ec8:	60a2      	str	r2, [r4, #8]
    4eca:	424a      	negs	r2, r1
    4ecc:	61a2      	str	r2, [r4, #24]
    4ece:	e003      	b.n	4ed8 <__swsetup_r+0xbc>
    4ed0:	0799      	lsls	r1, r3, #30
    4ed2:	d400      	bmi.n	4ed6 <__swsetup_r+0xba>
    4ed4:	6962      	ldr	r2, [r4, #20]
    4ed6:	60a2      	str	r2, [r4, #8]
    4ed8:	6922      	ldr	r2, [r4, #16]
    4eda:	2000      	movs	r0, #0
    4edc:	4282      	cmp	r2, r0
    4ede:	d106      	bne.n	4eee <__swsetup_r+0xd2>
    4ee0:	0619      	lsls	r1, r3, #24
    4ee2:	d504      	bpl.n	4eee <__swsetup_r+0xd2>
    4ee4:	2240      	movs	r2, #64	; 0x40
    4ee6:	4313      	orrs	r3, r2
    4ee8:	81a3      	strh	r3, [r4, #12]
    4eea:	2001      	movs	r0, #1
    4eec:	4240      	negs	r0, r0
    4eee:	bd70      	pop	{r4, r5, r6, pc}
    4ef0:	20000168 	.word	0x20000168
    4ef4:	0000a184 	.word	0x0000a184
    4ef8:	0000a1a4 	.word	0x0000a1a4
    4efc:	0000a1c4 	.word	0x0000a1c4

00004f00 <quorem>:
    4f00:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f02:	b089      	sub	sp, #36	; 0x24
    4f04:	9106      	str	r1, [sp, #24]
    4f06:	690b      	ldr	r3, [r1, #16]
    4f08:	6901      	ldr	r1, [r0, #16]
    4f0a:	1c05      	adds	r5, r0, #0
    4f0c:	2600      	movs	r6, #0
    4f0e:	4299      	cmp	r1, r3
    4f10:	db7f      	blt.n	5012 <quorem+0x112>
    4f12:	9c06      	ldr	r4, [sp, #24]
    4f14:	1e5f      	subs	r7, r3, #1
    4f16:	3414      	adds	r4, #20
    4f18:	9404      	str	r4, [sp, #16]
    4f1a:	9904      	ldr	r1, [sp, #16]
    4f1c:	00bc      	lsls	r4, r7, #2
    4f1e:	1909      	adds	r1, r1, r4
    4f20:	1c02      	adds	r2, r0, #0
    4f22:	680b      	ldr	r3, [r1, #0]
    4f24:	3214      	adds	r2, #20
    4f26:	9105      	str	r1, [sp, #20]
    4f28:	1914      	adds	r4, r2, r4
    4f2a:	1c19      	adds	r1, r3, #0
    4f2c:	3101      	adds	r1, #1
    4f2e:	6820      	ldr	r0, [r4, #0]
    4f30:	9203      	str	r2, [sp, #12]
    4f32:	f002 f907 	bl	7144 <__aeabi_uidiv>
    4f36:	9002      	str	r0, [sp, #8]
    4f38:	42b0      	cmp	r0, r6
    4f3a:	d038      	beq.n	4fae <quorem+0xae>
    4f3c:	9904      	ldr	r1, [sp, #16]
    4f3e:	9b03      	ldr	r3, [sp, #12]
    4f40:	468c      	mov	ip, r1
    4f42:	9601      	str	r6, [sp, #4]
    4f44:	9607      	str	r6, [sp, #28]
    4f46:	4662      	mov	r2, ip
    4f48:	3204      	adds	r2, #4
    4f4a:	4694      	mov	ip, r2
    4f4c:	3a04      	subs	r2, #4
    4f4e:	ca40      	ldmia	r2!, {r6}
    4f50:	9902      	ldr	r1, [sp, #8]
    4f52:	b2b0      	uxth	r0, r6
    4f54:	4348      	muls	r0, r1
    4f56:	0c31      	lsrs	r1, r6, #16
    4f58:	9e02      	ldr	r6, [sp, #8]
    4f5a:	9a01      	ldr	r2, [sp, #4]
    4f5c:	4371      	muls	r1, r6
    4f5e:	1810      	adds	r0, r2, r0
    4f60:	0c02      	lsrs	r2, r0, #16
    4f62:	1851      	adds	r1, r2, r1
    4f64:	0c0a      	lsrs	r2, r1, #16
    4f66:	9201      	str	r2, [sp, #4]
    4f68:	681a      	ldr	r2, [r3, #0]
    4f6a:	b280      	uxth	r0, r0
    4f6c:	b296      	uxth	r6, r2
    4f6e:	9a07      	ldr	r2, [sp, #28]
    4f70:	b289      	uxth	r1, r1
    4f72:	18b6      	adds	r6, r6, r2
    4f74:	1a30      	subs	r0, r6, r0
    4f76:	681e      	ldr	r6, [r3, #0]
    4f78:	0c32      	lsrs	r2, r6, #16
    4f7a:	1a52      	subs	r2, r2, r1
    4f7c:	1406      	asrs	r6, r0, #16
    4f7e:	1992      	adds	r2, r2, r6
    4f80:	1411      	asrs	r1, r2, #16
    4f82:	b280      	uxth	r0, r0
    4f84:	0412      	lsls	r2, r2, #16
    4f86:	9e05      	ldr	r6, [sp, #20]
    4f88:	4310      	orrs	r0, r2
    4f8a:	9107      	str	r1, [sp, #28]
    4f8c:	c301      	stmia	r3!, {r0}
    4f8e:	4566      	cmp	r6, ip
    4f90:	d2d9      	bcs.n	4f46 <quorem+0x46>
    4f92:	6821      	ldr	r1, [r4, #0]
    4f94:	2900      	cmp	r1, #0
    4f96:	d10a      	bne.n	4fae <quorem+0xae>
    4f98:	9e03      	ldr	r6, [sp, #12]
    4f9a:	3c04      	subs	r4, #4
    4f9c:	42b4      	cmp	r4, r6
    4f9e:	d801      	bhi.n	4fa4 <quorem+0xa4>
    4fa0:	612f      	str	r7, [r5, #16]
    4fa2:	e004      	b.n	4fae <quorem+0xae>
    4fa4:	6821      	ldr	r1, [r4, #0]
    4fa6:	2900      	cmp	r1, #0
    4fa8:	d1fa      	bne.n	4fa0 <quorem+0xa0>
    4faa:	3f01      	subs	r7, #1
    4fac:	e7f4      	b.n	4f98 <quorem+0x98>
    4fae:	1c28      	adds	r0, r5, #0
    4fb0:	9906      	ldr	r1, [sp, #24]
    4fb2:	f001 fd59 	bl	6a68 <__mcmp>
    4fb6:	2800      	cmp	r0, #0
    4fb8:	db2a      	blt.n	5010 <quorem+0x110>
    4fba:	9c02      	ldr	r4, [sp, #8]
    4fbc:	9a03      	ldr	r2, [sp, #12]
    4fbe:	3401      	adds	r4, #1
    4fc0:	9b04      	ldr	r3, [sp, #16]
    4fc2:	9402      	str	r4, [sp, #8]
    4fc4:	2400      	movs	r4, #0
    4fc6:	6811      	ldr	r1, [r2, #0]
    4fc8:	cb40      	ldmia	r3!, {r6}
    4fca:	b288      	uxth	r0, r1
    4fcc:	1900      	adds	r0, r0, r4
    4fce:	6814      	ldr	r4, [r2, #0]
    4fd0:	b2b1      	uxth	r1, r6
    4fd2:	1a40      	subs	r0, r0, r1
    4fd4:	0c36      	lsrs	r6, r6, #16
    4fd6:	0c21      	lsrs	r1, r4, #16
    4fd8:	1b89      	subs	r1, r1, r6
    4fda:	1404      	asrs	r4, r0, #16
    4fdc:	1909      	adds	r1, r1, r4
    4fde:	140c      	asrs	r4, r1, #16
    4fe0:	b280      	uxth	r0, r0
    4fe2:	0409      	lsls	r1, r1, #16
    4fe4:	9e05      	ldr	r6, [sp, #20]
    4fe6:	4301      	orrs	r1, r0
    4fe8:	c202      	stmia	r2!, {r1}
    4fea:	429e      	cmp	r6, r3
    4fec:	d2eb      	bcs.n	4fc6 <quorem+0xc6>
    4fee:	9c03      	ldr	r4, [sp, #12]
    4ff0:	00bb      	lsls	r3, r7, #2
    4ff2:	18e3      	adds	r3, r4, r3
    4ff4:	681e      	ldr	r6, [r3, #0]
    4ff6:	2e00      	cmp	r6, #0
    4ff8:	d10a      	bne.n	5010 <quorem+0x110>
    4ffa:	9c03      	ldr	r4, [sp, #12]
    4ffc:	3b04      	subs	r3, #4
    4ffe:	42a3      	cmp	r3, r4
    5000:	d801      	bhi.n	5006 <quorem+0x106>
    5002:	612f      	str	r7, [r5, #16]
    5004:	e004      	b.n	5010 <quorem+0x110>
    5006:	681e      	ldr	r6, [r3, #0]
    5008:	2e00      	cmp	r6, #0
    500a:	d1fa      	bne.n	5002 <quorem+0x102>
    500c:	3f01      	subs	r7, #1
    500e:	e7f4      	b.n	4ffa <quorem+0xfa>
    5010:	9e02      	ldr	r6, [sp, #8]
    5012:	1c30      	adds	r0, r6, #0
    5014:	b009      	add	sp, #36	; 0x24
    5016:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005018 <_dtoa_r>:
    5018:	b5f0      	push	{r4, r5, r6, r7, lr}
    501a:	6a44      	ldr	r4, [r0, #36]	; 0x24
    501c:	b09b      	sub	sp, #108	; 0x6c
    501e:	9007      	str	r0, [sp, #28]
    5020:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    5022:	9204      	str	r2, [sp, #16]
    5024:	9305      	str	r3, [sp, #20]
    5026:	2c00      	cmp	r4, #0
    5028:	d108      	bne.n	503c <_dtoa_r+0x24>
    502a:	2010      	movs	r0, #16
    502c:	f001 fab2 	bl	6594 <malloc>
    5030:	9907      	ldr	r1, [sp, #28]
    5032:	6248      	str	r0, [r1, #36]	; 0x24
    5034:	6044      	str	r4, [r0, #4]
    5036:	6084      	str	r4, [r0, #8]
    5038:	6004      	str	r4, [r0, #0]
    503a:	60c4      	str	r4, [r0, #12]
    503c:	9c07      	ldr	r4, [sp, #28]
    503e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5040:	6819      	ldr	r1, [r3, #0]
    5042:	2900      	cmp	r1, #0
    5044:	d00a      	beq.n	505c <_dtoa_r+0x44>
    5046:	685b      	ldr	r3, [r3, #4]
    5048:	2201      	movs	r2, #1
    504a:	409a      	lsls	r2, r3
    504c:	604b      	str	r3, [r1, #4]
    504e:	608a      	str	r2, [r1, #8]
    5050:	1c20      	adds	r0, r4, #0
    5052:	f001 faec 	bl	662e <_Bfree>
    5056:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5058:	2200      	movs	r2, #0
    505a:	601a      	str	r2, [r3, #0]
    505c:	9805      	ldr	r0, [sp, #20]
    505e:	2800      	cmp	r0, #0
    5060:	da05      	bge.n	506e <_dtoa_r+0x56>
    5062:	2301      	movs	r3, #1
    5064:	602b      	str	r3, [r5, #0]
    5066:	0043      	lsls	r3, r0, #1
    5068:	085b      	lsrs	r3, r3, #1
    506a:	9305      	str	r3, [sp, #20]
    506c:	e001      	b.n	5072 <_dtoa_r+0x5a>
    506e:	2300      	movs	r3, #0
    5070:	602b      	str	r3, [r5, #0]
    5072:	9e05      	ldr	r6, [sp, #20]
    5074:	4bbe      	ldr	r3, [pc, #760]	; (5370 <_dtoa_r+0x358>)
    5076:	1c32      	adds	r2, r6, #0
    5078:	401a      	ands	r2, r3
    507a:	429a      	cmp	r2, r3
    507c:	d118      	bne.n	50b0 <_dtoa_r+0x98>
    507e:	4bbd      	ldr	r3, [pc, #756]	; (5374 <_dtoa_r+0x35c>)
    5080:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5082:	9d04      	ldr	r5, [sp, #16]
    5084:	6023      	str	r3, [r4, #0]
    5086:	2d00      	cmp	r5, #0
    5088:	d101      	bne.n	508e <_dtoa_r+0x76>
    508a:	0336      	lsls	r6, r6, #12
    508c:	d001      	beq.n	5092 <_dtoa_r+0x7a>
    508e:	48ba      	ldr	r0, [pc, #744]	; (5378 <_dtoa_r+0x360>)
    5090:	e000      	b.n	5094 <_dtoa_r+0x7c>
    5092:	48ba      	ldr	r0, [pc, #744]	; (537c <_dtoa_r+0x364>)
    5094:	9c24      	ldr	r4, [sp, #144]	; 0x90
    5096:	2c00      	cmp	r4, #0
    5098:	d101      	bne.n	509e <_dtoa_r+0x86>
    509a:	f000 fd93 	bl	5bc4 <_dtoa_r+0xbac>
    509e:	78c2      	ldrb	r2, [r0, #3]
    50a0:	1cc3      	adds	r3, r0, #3
    50a2:	2a00      	cmp	r2, #0
    50a4:	d000      	beq.n	50a8 <_dtoa_r+0x90>
    50a6:	3305      	adds	r3, #5
    50a8:	9d24      	ldr	r5, [sp, #144]	; 0x90
    50aa:	602b      	str	r3, [r5, #0]
    50ac:	f000 fd8a 	bl	5bc4 <_dtoa_r+0xbac>
    50b0:	9c04      	ldr	r4, [sp, #16]
    50b2:	9d05      	ldr	r5, [sp, #20]
    50b4:	4ba5      	ldr	r3, [pc, #660]	; (534c <_dtoa_r+0x334>)
    50b6:	4aa4      	ldr	r2, [pc, #656]	; (5348 <_dtoa_r+0x330>)
    50b8:	1c20      	adds	r0, r4, #0
    50ba:	1c29      	adds	r1, r5, #0
    50bc:	f002 f902 	bl	72c4 <__aeabi_dcmpeq>
    50c0:	1e07      	subs	r7, r0, #0
    50c2:	d00c      	beq.n	50de <_dtoa_r+0xc6>
    50c4:	9c22      	ldr	r4, [sp, #136]	; 0x88
    50c6:	9d24      	ldr	r5, [sp, #144]	; 0x90
    50c8:	2301      	movs	r3, #1
    50ca:	6023      	str	r3, [r4, #0]
    50cc:	2d00      	cmp	r5, #0
    50ce:	d101      	bne.n	50d4 <_dtoa_r+0xbc>
    50d0:	f000 fd75 	bl	5bbe <_dtoa_r+0xba6>
    50d4:	48aa      	ldr	r0, [pc, #680]	; (5380 <_dtoa_r+0x368>)
    50d6:	6028      	str	r0, [r5, #0]
    50d8:	3801      	subs	r0, #1
    50da:	f000 fd73 	bl	5bc4 <_dtoa_r+0xbac>
    50de:	ab19      	add	r3, sp, #100	; 0x64
    50e0:	9300      	str	r3, [sp, #0]
    50e2:	ab18      	add	r3, sp, #96	; 0x60
    50e4:	9301      	str	r3, [sp, #4]
    50e6:	9807      	ldr	r0, [sp, #28]
    50e8:	1c2b      	adds	r3, r5, #0
    50ea:	1c22      	adds	r2, r4, #0
    50ec:	f001 fdb2 	bl	6c54 <__d2b>
    50f0:	0073      	lsls	r3, r6, #1
    50f2:	900a      	str	r0, [sp, #40]	; 0x28
    50f4:	0d5b      	lsrs	r3, r3, #21
    50f6:	d009      	beq.n	510c <_dtoa_r+0xf4>
    50f8:	1c20      	adds	r0, r4, #0
    50fa:	4ca2      	ldr	r4, [pc, #648]	; (5384 <_dtoa_r+0x36c>)
    50fc:	032a      	lsls	r2, r5, #12
    50fe:	0b12      	lsrs	r2, r2, #12
    5100:	1c21      	adds	r1, r4, #0
    5102:	4311      	orrs	r1, r2
    5104:	4aa0      	ldr	r2, [pc, #640]	; (5388 <_dtoa_r+0x370>)
    5106:	9716      	str	r7, [sp, #88]	; 0x58
    5108:	189e      	adds	r6, r3, r2
    510a:	e01b      	b.n	5144 <_dtoa_r+0x12c>
    510c:	9b18      	ldr	r3, [sp, #96]	; 0x60
    510e:	9c19      	ldr	r4, [sp, #100]	; 0x64
    5110:	191d      	adds	r5, r3, r4
    5112:	4b9e      	ldr	r3, [pc, #632]	; (538c <_dtoa_r+0x374>)
    5114:	429d      	cmp	r5, r3
    5116:	db09      	blt.n	512c <_dtoa_r+0x114>
    5118:	499d      	ldr	r1, [pc, #628]	; (5390 <_dtoa_r+0x378>)
    511a:	9a04      	ldr	r2, [sp, #16]
    511c:	4b9d      	ldr	r3, [pc, #628]	; (5394 <_dtoa_r+0x37c>)
    511e:	1868      	adds	r0, r5, r1
    5120:	40c2      	lsrs	r2, r0
    5122:	1b5b      	subs	r3, r3, r5
    5124:	1c10      	adds	r0, r2, #0
    5126:	409e      	lsls	r6, r3
    5128:	4330      	orrs	r0, r6
    512a:	e004      	b.n	5136 <_dtoa_r+0x11e>
    512c:	489a      	ldr	r0, [pc, #616]	; (5398 <_dtoa_r+0x380>)
    512e:	9b04      	ldr	r3, [sp, #16]
    5130:	1b40      	subs	r0, r0, r5
    5132:	4083      	lsls	r3, r0
    5134:	1c18      	adds	r0, r3, #0
    5136:	f003 fef9 	bl	8f2c <__aeabi_ui2d>
    513a:	4c98      	ldr	r4, [pc, #608]	; (539c <_dtoa_r+0x384>)
    513c:	1e6e      	subs	r6, r5, #1
    513e:	2501      	movs	r5, #1
    5140:	1909      	adds	r1, r1, r4
    5142:	9516      	str	r5, [sp, #88]	; 0x58
    5144:	4a82      	ldr	r2, [pc, #520]	; (5350 <_dtoa_r+0x338>)
    5146:	4b83      	ldr	r3, [pc, #524]	; (5354 <_dtoa_r+0x33c>)
    5148:	f003 fb4a 	bl	87e0 <__aeabi_dsub>
    514c:	4a82      	ldr	r2, [pc, #520]	; (5358 <_dtoa_r+0x340>)
    514e:	4b83      	ldr	r3, [pc, #524]	; (535c <_dtoa_r+0x344>)
    5150:	f003 f8b6 	bl	82c0 <__aeabi_dmul>
    5154:	4a82      	ldr	r2, [pc, #520]	; (5360 <_dtoa_r+0x348>)
    5156:	4b83      	ldr	r3, [pc, #524]	; (5364 <_dtoa_r+0x34c>)
    5158:	f002 f926 	bl	73a8 <__aeabi_dadd>
    515c:	1c04      	adds	r4, r0, #0
    515e:	1c30      	adds	r0, r6, #0
    5160:	1c0d      	adds	r5, r1, #0
    5162:	f003 fea5 	bl	8eb0 <__aeabi_i2d>
    5166:	4a80      	ldr	r2, [pc, #512]	; (5368 <_dtoa_r+0x350>)
    5168:	4b80      	ldr	r3, [pc, #512]	; (536c <_dtoa_r+0x354>)
    516a:	f003 f8a9 	bl	82c0 <__aeabi_dmul>
    516e:	1c02      	adds	r2, r0, #0
    5170:	1c0b      	adds	r3, r1, #0
    5172:	1c20      	adds	r0, r4, #0
    5174:	1c29      	adds	r1, r5, #0
    5176:	f002 f917 	bl	73a8 <__aeabi_dadd>
    517a:	1c04      	adds	r4, r0, #0
    517c:	1c0d      	adds	r5, r1, #0
    517e:	f003 fe63 	bl	8e48 <__aeabi_d2iz>
    5182:	4b72      	ldr	r3, [pc, #456]	; (534c <_dtoa_r+0x334>)
    5184:	4a70      	ldr	r2, [pc, #448]	; (5348 <_dtoa_r+0x330>)
    5186:	9006      	str	r0, [sp, #24]
    5188:	1c29      	adds	r1, r5, #0
    518a:	1c20      	adds	r0, r4, #0
    518c:	f002 f8a0 	bl	72d0 <__aeabi_dcmplt>
    5190:	2800      	cmp	r0, #0
    5192:	d00d      	beq.n	51b0 <_dtoa_r+0x198>
    5194:	9806      	ldr	r0, [sp, #24]
    5196:	f003 fe8b 	bl	8eb0 <__aeabi_i2d>
    519a:	1c0b      	adds	r3, r1, #0
    519c:	1c02      	adds	r2, r0, #0
    519e:	1c29      	adds	r1, r5, #0
    51a0:	1c20      	adds	r0, r4, #0
    51a2:	f002 f88f 	bl	72c4 <__aeabi_dcmpeq>
    51a6:	9c06      	ldr	r4, [sp, #24]
    51a8:	4243      	negs	r3, r0
    51aa:	4143      	adcs	r3, r0
    51ac:	1ae4      	subs	r4, r4, r3
    51ae:	9406      	str	r4, [sp, #24]
    51b0:	9c06      	ldr	r4, [sp, #24]
    51b2:	2501      	movs	r5, #1
    51b4:	9513      	str	r5, [sp, #76]	; 0x4c
    51b6:	2c16      	cmp	r4, #22
    51b8:	d810      	bhi.n	51dc <_dtoa_r+0x1c4>
    51ba:	4a79      	ldr	r2, [pc, #484]	; (53a0 <_dtoa_r+0x388>)
    51bc:	00e3      	lsls	r3, r4, #3
    51be:	18d3      	adds	r3, r2, r3
    51c0:	6818      	ldr	r0, [r3, #0]
    51c2:	6859      	ldr	r1, [r3, #4]
    51c4:	9a04      	ldr	r2, [sp, #16]
    51c6:	9b05      	ldr	r3, [sp, #20]
    51c8:	f002 f896 	bl	72f8 <__aeabi_dcmpgt>
    51cc:	2800      	cmp	r0, #0
    51ce:	d004      	beq.n	51da <_dtoa_r+0x1c2>
    51d0:	3c01      	subs	r4, #1
    51d2:	2500      	movs	r5, #0
    51d4:	9406      	str	r4, [sp, #24]
    51d6:	9513      	str	r5, [sp, #76]	; 0x4c
    51d8:	e000      	b.n	51dc <_dtoa_r+0x1c4>
    51da:	9013      	str	r0, [sp, #76]	; 0x4c
    51dc:	9818      	ldr	r0, [sp, #96]	; 0x60
    51de:	2400      	movs	r4, #0
    51e0:	1b86      	subs	r6, r0, r6
    51e2:	1c35      	adds	r5, r6, #0
    51e4:	9402      	str	r4, [sp, #8]
    51e6:	3d01      	subs	r5, #1
    51e8:	9509      	str	r5, [sp, #36]	; 0x24
    51ea:	d504      	bpl.n	51f6 <_dtoa_r+0x1de>
    51ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
    51ee:	2500      	movs	r5, #0
    51f0:	4264      	negs	r4, r4
    51f2:	9402      	str	r4, [sp, #8]
    51f4:	9509      	str	r5, [sp, #36]	; 0x24
    51f6:	9c06      	ldr	r4, [sp, #24]
    51f8:	2c00      	cmp	r4, #0
    51fa:	db06      	blt.n	520a <_dtoa_r+0x1f2>
    51fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    51fe:	9412      	str	r4, [sp, #72]	; 0x48
    5200:	192d      	adds	r5, r5, r4
    5202:	2400      	movs	r4, #0
    5204:	9509      	str	r5, [sp, #36]	; 0x24
    5206:	940d      	str	r4, [sp, #52]	; 0x34
    5208:	e007      	b.n	521a <_dtoa_r+0x202>
    520a:	9c06      	ldr	r4, [sp, #24]
    520c:	9d02      	ldr	r5, [sp, #8]
    520e:	1b2d      	subs	r5, r5, r4
    5210:	9502      	str	r5, [sp, #8]
    5212:	4265      	negs	r5, r4
    5214:	2400      	movs	r4, #0
    5216:	950d      	str	r5, [sp, #52]	; 0x34
    5218:	9412      	str	r4, [sp, #72]	; 0x48
    521a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    521c:	2401      	movs	r4, #1
    521e:	2d09      	cmp	r5, #9
    5220:	d824      	bhi.n	526c <_dtoa_r+0x254>
    5222:	2d05      	cmp	r5, #5
    5224:	dd02      	ble.n	522c <_dtoa_r+0x214>
    5226:	3d04      	subs	r5, #4
    5228:	9520      	str	r5, [sp, #128]	; 0x80
    522a:	2400      	movs	r4, #0
    522c:	9820      	ldr	r0, [sp, #128]	; 0x80
    522e:	3802      	subs	r0, #2
    5230:	2803      	cmp	r0, #3
    5232:	d823      	bhi.n	527c <_dtoa_r+0x264>
    5234:	f001 ff7c 	bl	7130 <__gnu_thumb1_case_uqi>
    5238:	04020e06 	.word	0x04020e06
    523c:	2501      	movs	r5, #1
    523e:	e002      	b.n	5246 <_dtoa_r+0x22e>
    5240:	2501      	movs	r5, #1
    5242:	e008      	b.n	5256 <_dtoa_r+0x23e>
    5244:	2500      	movs	r5, #0
    5246:	9510      	str	r5, [sp, #64]	; 0x40
    5248:	9d21      	ldr	r5, [sp, #132]	; 0x84
    524a:	2d00      	cmp	r5, #0
    524c:	dd1f      	ble.n	528e <_dtoa_r+0x276>
    524e:	950c      	str	r5, [sp, #48]	; 0x30
    5250:	9508      	str	r5, [sp, #32]
    5252:	e009      	b.n	5268 <_dtoa_r+0x250>
    5254:	2500      	movs	r5, #0
    5256:	9510      	str	r5, [sp, #64]	; 0x40
    5258:	9806      	ldr	r0, [sp, #24]
    525a:	9d21      	ldr	r5, [sp, #132]	; 0x84
    525c:	182d      	adds	r5, r5, r0
    525e:	950c      	str	r5, [sp, #48]	; 0x30
    5260:	3501      	adds	r5, #1
    5262:	9508      	str	r5, [sp, #32]
    5264:	2d00      	cmp	r5, #0
    5266:	dd18      	ble.n	529a <_dtoa_r+0x282>
    5268:	1c2b      	adds	r3, r5, #0
    526a:	e017      	b.n	529c <_dtoa_r+0x284>
    526c:	4263      	negs	r3, r4
    526e:	2500      	movs	r5, #0
    5270:	930c      	str	r3, [sp, #48]	; 0x30
    5272:	9308      	str	r3, [sp, #32]
    5274:	9520      	str	r5, [sp, #128]	; 0x80
    5276:	9410      	str	r4, [sp, #64]	; 0x40
    5278:	2312      	movs	r3, #18
    527a:	e006      	b.n	528a <_dtoa_r+0x272>
    527c:	2501      	movs	r5, #1
    527e:	426b      	negs	r3, r5
    5280:	9510      	str	r5, [sp, #64]	; 0x40
    5282:	930c      	str	r3, [sp, #48]	; 0x30
    5284:	9308      	str	r3, [sp, #32]
    5286:	2500      	movs	r5, #0
    5288:	2312      	movs	r3, #18
    528a:	9521      	str	r5, [sp, #132]	; 0x84
    528c:	e006      	b.n	529c <_dtoa_r+0x284>
    528e:	2501      	movs	r5, #1
    5290:	950c      	str	r5, [sp, #48]	; 0x30
    5292:	9508      	str	r5, [sp, #32]
    5294:	1c2b      	adds	r3, r5, #0
    5296:	9521      	str	r5, [sp, #132]	; 0x84
    5298:	e000      	b.n	529c <_dtoa_r+0x284>
    529a:	2301      	movs	r3, #1
    529c:	9807      	ldr	r0, [sp, #28]
    529e:	2200      	movs	r2, #0
    52a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    52a2:	606a      	str	r2, [r5, #4]
    52a4:	2204      	movs	r2, #4
    52a6:	1c10      	adds	r0, r2, #0
    52a8:	3014      	adds	r0, #20
    52aa:	6869      	ldr	r1, [r5, #4]
    52ac:	4298      	cmp	r0, r3
    52ae:	d803      	bhi.n	52b8 <_dtoa_r+0x2a0>
    52b0:	3101      	adds	r1, #1
    52b2:	6069      	str	r1, [r5, #4]
    52b4:	0052      	lsls	r2, r2, #1
    52b6:	e7f6      	b.n	52a6 <_dtoa_r+0x28e>
    52b8:	9807      	ldr	r0, [sp, #28]
    52ba:	f001 f980 	bl	65be <_Balloc>
    52be:	6028      	str	r0, [r5, #0]
    52c0:	9d07      	ldr	r5, [sp, #28]
    52c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    52c4:	9d08      	ldr	r5, [sp, #32]
    52c6:	681b      	ldr	r3, [r3, #0]
    52c8:	930b      	str	r3, [sp, #44]	; 0x2c
    52ca:	2d0e      	cmp	r5, #14
    52cc:	d900      	bls.n	52d0 <_dtoa_r+0x2b8>
    52ce:	e187      	b.n	55e0 <_dtoa_r+0x5c8>
    52d0:	2c00      	cmp	r4, #0
    52d2:	d100      	bne.n	52d6 <_dtoa_r+0x2be>
    52d4:	e184      	b.n	55e0 <_dtoa_r+0x5c8>
    52d6:	9c04      	ldr	r4, [sp, #16]
    52d8:	9d05      	ldr	r5, [sp, #20]
    52da:	9414      	str	r4, [sp, #80]	; 0x50
    52dc:	9515      	str	r5, [sp, #84]	; 0x54
    52de:	9d06      	ldr	r5, [sp, #24]
    52e0:	2d00      	cmp	r5, #0
    52e2:	dd61      	ble.n	53a8 <_dtoa_r+0x390>
    52e4:	1c2a      	adds	r2, r5, #0
    52e6:	230f      	movs	r3, #15
    52e8:	401a      	ands	r2, r3
    52ea:	492d      	ldr	r1, [pc, #180]	; (53a0 <_dtoa_r+0x388>)
    52ec:	00d2      	lsls	r2, r2, #3
    52ee:	188a      	adds	r2, r1, r2
    52f0:	6814      	ldr	r4, [r2, #0]
    52f2:	6855      	ldr	r5, [r2, #4]
    52f4:	940e      	str	r4, [sp, #56]	; 0x38
    52f6:	950f      	str	r5, [sp, #60]	; 0x3c
    52f8:	9d06      	ldr	r5, [sp, #24]
    52fa:	4c2a      	ldr	r4, [pc, #168]	; (53a4 <_dtoa_r+0x38c>)
    52fc:	112f      	asrs	r7, r5, #4
    52fe:	2502      	movs	r5, #2
    5300:	06f8      	lsls	r0, r7, #27
    5302:	d517      	bpl.n	5334 <_dtoa_r+0x31c>
    5304:	401f      	ands	r7, r3
    5306:	9814      	ldr	r0, [sp, #80]	; 0x50
    5308:	9915      	ldr	r1, [sp, #84]	; 0x54
    530a:	6a22      	ldr	r2, [r4, #32]
    530c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    530e:	f002 fb6d 	bl	79ec <__aeabi_ddiv>
    5312:	2503      	movs	r5, #3
    5314:	9004      	str	r0, [sp, #16]
    5316:	9105      	str	r1, [sp, #20]
    5318:	e00c      	b.n	5334 <_dtoa_r+0x31c>
    531a:	07f9      	lsls	r1, r7, #31
    531c:	d508      	bpl.n	5330 <_dtoa_r+0x318>
    531e:	980e      	ldr	r0, [sp, #56]	; 0x38
    5320:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5322:	6822      	ldr	r2, [r4, #0]
    5324:	6863      	ldr	r3, [r4, #4]
    5326:	f002 ffcb 	bl	82c0 <__aeabi_dmul>
    532a:	900e      	str	r0, [sp, #56]	; 0x38
    532c:	910f      	str	r1, [sp, #60]	; 0x3c
    532e:	3501      	adds	r5, #1
    5330:	107f      	asrs	r7, r7, #1
    5332:	3408      	adds	r4, #8
    5334:	2f00      	cmp	r7, #0
    5336:	d1f0      	bne.n	531a <_dtoa_r+0x302>
    5338:	9804      	ldr	r0, [sp, #16]
    533a:	9905      	ldr	r1, [sp, #20]
    533c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    533e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5340:	f002 fb54 	bl	79ec <__aeabi_ddiv>
    5344:	e04e      	b.n	53e4 <_dtoa_r+0x3cc>
    5346:	46c0      	nop			; (mov r8, r8)
	...
    5354:	3ff80000 	.word	0x3ff80000
    5358:	636f4361 	.word	0x636f4361
    535c:	3fd287a7 	.word	0x3fd287a7
    5360:	8b60c8b3 	.word	0x8b60c8b3
    5364:	3fc68a28 	.word	0x3fc68a28
    5368:	509f79fb 	.word	0x509f79fb
    536c:	3fd34413 	.word	0x3fd34413
    5370:	7ff00000 	.word	0x7ff00000
    5374:	0000270f 	.word	0x0000270f
    5378:	0000a17f 	.word	0x0000a17f
    537c:	0000a176 	.word	0x0000a176
    5380:	0000a052 	.word	0x0000a052
    5384:	3ff00000 	.word	0x3ff00000
    5388:	fffffc01 	.word	0xfffffc01
    538c:	fffffbef 	.word	0xfffffbef
    5390:	00000412 	.word	0x00000412
    5394:	fffffc0e 	.word	0xfffffc0e
    5398:	fffffbee 	.word	0xfffffbee
    539c:	fe100000 	.word	0xfe100000
    53a0:	0000a1f0 	.word	0x0000a1f0
    53a4:	0000a2b8 	.word	0x0000a2b8
    53a8:	9c06      	ldr	r4, [sp, #24]
    53aa:	2502      	movs	r5, #2
    53ac:	4267      	negs	r7, r4
    53ae:	2f00      	cmp	r7, #0
    53b0:	d01a      	beq.n	53e8 <_dtoa_r+0x3d0>
    53b2:	230f      	movs	r3, #15
    53b4:	403b      	ands	r3, r7
    53b6:	4acc      	ldr	r2, [pc, #816]	; (56e8 <_dtoa_r+0x6d0>)
    53b8:	00db      	lsls	r3, r3, #3
    53ba:	18d3      	adds	r3, r2, r3
    53bc:	9814      	ldr	r0, [sp, #80]	; 0x50
    53be:	9915      	ldr	r1, [sp, #84]	; 0x54
    53c0:	681a      	ldr	r2, [r3, #0]
    53c2:	685b      	ldr	r3, [r3, #4]
    53c4:	f002 ff7c 	bl	82c0 <__aeabi_dmul>
    53c8:	4ec8      	ldr	r6, [pc, #800]	; (56ec <_dtoa_r+0x6d4>)
    53ca:	113f      	asrs	r7, r7, #4
    53cc:	2f00      	cmp	r7, #0
    53ce:	d009      	beq.n	53e4 <_dtoa_r+0x3cc>
    53d0:	07fa      	lsls	r2, r7, #31
    53d2:	d504      	bpl.n	53de <_dtoa_r+0x3c6>
    53d4:	6832      	ldr	r2, [r6, #0]
    53d6:	6873      	ldr	r3, [r6, #4]
    53d8:	3501      	adds	r5, #1
    53da:	f002 ff71 	bl	82c0 <__aeabi_dmul>
    53de:	107f      	asrs	r7, r7, #1
    53e0:	3608      	adds	r6, #8
    53e2:	e7f3      	b.n	53cc <_dtoa_r+0x3b4>
    53e4:	9004      	str	r0, [sp, #16]
    53e6:	9105      	str	r1, [sp, #20]
    53e8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    53ea:	2c00      	cmp	r4, #0
    53ec:	d01e      	beq.n	542c <_dtoa_r+0x414>
    53ee:	9e04      	ldr	r6, [sp, #16]
    53f0:	9f05      	ldr	r7, [sp, #20]
    53f2:	4bb4      	ldr	r3, [pc, #720]	; (56c4 <_dtoa_r+0x6ac>)
    53f4:	4ab2      	ldr	r2, [pc, #712]	; (56c0 <_dtoa_r+0x6a8>)
    53f6:	1c30      	adds	r0, r6, #0
    53f8:	1c39      	adds	r1, r7, #0
    53fa:	f001 ff69 	bl	72d0 <__aeabi_dcmplt>
    53fe:	2800      	cmp	r0, #0
    5400:	d014      	beq.n	542c <_dtoa_r+0x414>
    5402:	9c08      	ldr	r4, [sp, #32]
    5404:	2c00      	cmp	r4, #0
    5406:	d011      	beq.n	542c <_dtoa_r+0x414>
    5408:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    540a:	2c00      	cmp	r4, #0
    540c:	dc00      	bgt.n	5410 <_dtoa_r+0x3f8>
    540e:	e0e3      	b.n	55d8 <_dtoa_r+0x5c0>
    5410:	9c06      	ldr	r4, [sp, #24]
    5412:	1c30      	adds	r0, r6, #0
    5414:	3c01      	subs	r4, #1
    5416:	1c39      	adds	r1, r7, #0
    5418:	4aab      	ldr	r2, [pc, #684]	; (56c8 <_dtoa_r+0x6b0>)
    541a:	4bac      	ldr	r3, [pc, #688]	; (56cc <_dtoa_r+0x6b4>)
    541c:	9411      	str	r4, [sp, #68]	; 0x44
    541e:	f002 ff4f 	bl	82c0 <__aeabi_dmul>
    5422:	3501      	adds	r5, #1
    5424:	9004      	str	r0, [sp, #16]
    5426:	9105      	str	r1, [sp, #20]
    5428:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    542a:	e002      	b.n	5432 <_dtoa_r+0x41a>
    542c:	9c06      	ldr	r4, [sp, #24]
    542e:	9411      	str	r4, [sp, #68]	; 0x44
    5430:	9c08      	ldr	r4, [sp, #32]
    5432:	1c28      	adds	r0, r5, #0
    5434:	9e04      	ldr	r6, [sp, #16]
    5436:	9f05      	ldr	r7, [sp, #20]
    5438:	940e      	str	r4, [sp, #56]	; 0x38
    543a:	f003 fd39 	bl	8eb0 <__aeabi_i2d>
    543e:	1c32      	adds	r2, r6, #0
    5440:	1c3b      	adds	r3, r7, #0
    5442:	f002 ff3d 	bl	82c0 <__aeabi_dmul>
    5446:	4aa2      	ldr	r2, [pc, #648]	; (56d0 <_dtoa_r+0x6b8>)
    5448:	4ba2      	ldr	r3, [pc, #648]	; (56d4 <_dtoa_r+0x6bc>)
    544a:	f001 ffad 	bl	73a8 <__aeabi_dadd>
    544e:	1c04      	adds	r4, r0, #0
    5450:	48a7      	ldr	r0, [pc, #668]	; (56f0 <_dtoa_r+0x6d8>)
    5452:	1808      	adds	r0, r1, r0
    5454:	990e      	ldr	r1, [sp, #56]	; 0x38
    5456:	9004      	str	r0, [sp, #16]
    5458:	1c05      	adds	r5, r0, #0
    545a:	2900      	cmp	r1, #0
    545c:	d11b      	bne.n	5496 <_dtoa_r+0x47e>
    545e:	4a9e      	ldr	r2, [pc, #632]	; (56d8 <_dtoa_r+0x6c0>)
    5460:	4b9e      	ldr	r3, [pc, #632]	; (56dc <_dtoa_r+0x6c4>)
    5462:	1c30      	adds	r0, r6, #0
    5464:	1c39      	adds	r1, r7, #0
    5466:	f003 f9bb 	bl	87e0 <__aeabi_dsub>
    546a:	1c22      	adds	r2, r4, #0
    546c:	9b04      	ldr	r3, [sp, #16]
    546e:	1c06      	adds	r6, r0, #0
    5470:	1c0f      	adds	r7, r1, #0
    5472:	f001 ff41 	bl	72f8 <__aeabi_dcmpgt>
    5476:	2800      	cmp	r0, #0
    5478:	d000      	beq.n	547c <_dtoa_r+0x464>
    547a:	e25c      	b.n	5936 <_dtoa_r+0x91e>
    547c:	1c22      	adds	r2, r4, #0
    547e:	2580      	movs	r5, #128	; 0x80
    5480:	9c04      	ldr	r4, [sp, #16]
    5482:	062d      	lsls	r5, r5, #24
    5484:	1c30      	adds	r0, r6, #0
    5486:	1c39      	adds	r1, r7, #0
    5488:	1963      	adds	r3, r4, r5
    548a:	f001 ff21 	bl	72d0 <__aeabi_dcmplt>
    548e:	2800      	cmp	r0, #0
    5490:	d000      	beq.n	5494 <_dtoa_r+0x47c>
    5492:	e247      	b.n	5924 <_dtoa_r+0x90c>
    5494:	e0a0      	b.n	55d8 <_dtoa_r+0x5c0>
    5496:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5498:	4b93      	ldr	r3, [pc, #588]	; (56e8 <_dtoa_r+0x6d0>)
    549a:	3a01      	subs	r2, #1
    549c:	9810      	ldr	r0, [sp, #64]	; 0x40
    549e:	00d2      	lsls	r2, r2, #3
    54a0:	189b      	adds	r3, r3, r2
    54a2:	2800      	cmp	r0, #0
    54a4:	d049      	beq.n	553a <_dtoa_r+0x522>
    54a6:	681a      	ldr	r2, [r3, #0]
    54a8:	685b      	ldr	r3, [r3, #4]
    54aa:	488d      	ldr	r0, [pc, #564]	; (56e0 <_dtoa_r+0x6c8>)
    54ac:	498d      	ldr	r1, [pc, #564]	; (56e4 <_dtoa_r+0x6cc>)
    54ae:	f002 fa9d 	bl	79ec <__aeabi_ddiv>
    54b2:	1c2b      	adds	r3, r5, #0
    54b4:	1c22      	adds	r2, r4, #0
    54b6:	f003 f993 	bl	87e0 <__aeabi_dsub>
    54ba:	9004      	str	r0, [sp, #16]
    54bc:	9105      	str	r1, [sp, #20]
    54be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    54c0:	1c39      	adds	r1, r7, #0
    54c2:	1c30      	adds	r0, r6, #0
    54c4:	f003 fcc0 	bl	8e48 <__aeabi_d2iz>
    54c8:	1c04      	adds	r4, r0, #0
    54ca:	f003 fcf1 	bl	8eb0 <__aeabi_i2d>
    54ce:	1c02      	adds	r2, r0, #0
    54d0:	1c0b      	adds	r3, r1, #0
    54d2:	1c30      	adds	r0, r6, #0
    54d4:	1c39      	adds	r1, r7, #0
    54d6:	f003 f983 	bl	87e0 <__aeabi_dsub>
    54da:	3501      	adds	r5, #1
    54dc:	1e6b      	subs	r3, r5, #1
    54de:	3430      	adds	r4, #48	; 0x30
    54e0:	701c      	strb	r4, [r3, #0]
    54e2:	9a04      	ldr	r2, [sp, #16]
    54e4:	9b05      	ldr	r3, [sp, #20]
    54e6:	1c06      	adds	r6, r0, #0
    54e8:	1c0f      	adds	r7, r1, #0
    54ea:	f001 fef1 	bl	72d0 <__aeabi_dcmplt>
    54ee:	2800      	cmp	r0, #0
    54f0:	d000      	beq.n	54f4 <_dtoa_r+0x4dc>
    54f2:	e353      	b.n	5b9c <_dtoa_r+0xb84>
    54f4:	1c32      	adds	r2, r6, #0
    54f6:	1c3b      	adds	r3, r7, #0
    54f8:	4972      	ldr	r1, [pc, #456]	; (56c4 <_dtoa_r+0x6ac>)
    54fa:	4871      	ldr	r0, [pc, #452]	; (56c0 <_dtoa_r+0x6a8>)
    54fc:	f003 f970 	bl	87e0 <__aeabi_dsub>
    5500:	9a04      	ldr	r2, [sp, #16]
    5502:	9b05      	ldr	r3, [sp, #20]
    5504:	f001 fee4 	bl	72d0 <__aeabi_dcmplt>
    5508:	2800      	cmp	r0, #0
    550a:	d000      	beq.n	550e <_dtoa_r+0x4f6>
    550c:	e0cb      	b.n	56a6 <_dtoa_r+0x68e>
    550e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5510:	1b2b      	subs	r3, r5, r4
    5512:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    5514:	42a3      	cmp	r3, r4
    5516:	da5f      	bge.n	55d8 <_dtoa_r+0x5c0>
    5518:	9804      	ldr	r0, [sp, #16]
    551a:	9905      	ldr	r1, [sp, #20]
    551c:	4a6a      	ldr	r2, [pc, #424]	; (56c8 <_dtoa_r+0x6b0>)
    551e:	4b6b      	ldr	r3, [pc, #428]	; (56cc <_dtoa_r+0x6b4>)
    5520:	f002 fece 	bl	82c0 <__aeabi_dmul>
    5524:	4a68      	ldr	r2, [pc, #416]	; (56c8 <_dtoa_r+0x6b0>)
    5526:	4b69      	ldr	r3, [pc, #420]	; (56cc <_dtoa_r+0x6b4>)
    5528:	9004      	str	r0, [sp, #16]
    552a:	9105      	str	r1, [sp, #20]
    552c:	1c30      	adds	r0, r6, #0
    552e:	1c39      	adds	r1, r7, #0
    5530:	f002 fec6 	bl	82c0 <__aeabi_dmul>
    5534:	1c06      	adds	r6, r0, #0
    5536:	1c0f      	adds	r7, r1, #0
    5538:	e7c2      	b.n	54c0 <_dtoa_r+0x4a8>
    553a:	6818      	ldr	r0, [r3, #0]
    553c:	6859      	ldr	r1, [r3, #4]
    553e:	1c22      	adds	r2, r4, #0
    5540:	1c2b      	adds	r3, r5, #0
    5542:	f002 febd 	bl	82c0 <__aeabi_dmul>
    5546:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5548:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    554a:	9004      	str	r0, [sp, #16]
    554c:	9105      	str	r1, [sp, #20]
    554e:	1965      	adds	r5, r4, r5
    5550:	9517      	str	r5, [sp, #92]	; 0x5c
    5552:	1c39      	adds	r1, r7, #0
    5554:	1c30      	adds	r0, r6, #0
    5556:	f003 fc77 	bl	8e48 <__aeabi_d2iz>
    555a:	1c05      	adds	r5, r0, #0
    555c:	f003 fca8 	bl	8eb0 <__aeabi_i2d>
    5560:	1c02      	adds	r2, r0, #0
    5562:	1c0b      	adds	r3, r1, #0
    5564:	1c30      	adds	r0, r6, #0
    5566:	1c39      	adds	r1, r7, #0
    5568:	f003 f93a 	bl	87e0 <__aeabi_dsub>
    556c:	3530      	adds	r5, #48	; 0x30
    556e:	7025      	strb	r5, [r4, #0]
    5570:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    5572:	3401      	adds	r4, #1
    5574:	1c06      	adds	r6, r0, #0
    5576:	1c0f      	adds	r7, r1, #0
    5578:	42ac      	cmp	r4, r5
    557a:	d126      	bne.n	55ca <_dtoa_r+0x5b2>
    557c:	980e      	ldr	r0, [sp, #56]	; 0x38
    557e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5580:	4a57      	ldr	r2, [pc, #348]	; (56e0 <_dtoa_r+0x6c8>)
    5582:	4b58      	ldr	r3, [pc, #352]	; (56e4 <_dtoa_r+0x6cc>)
    5584:	1825      	adds	r5, r4, r0
    5586:	9804      	ldr	r0, [sp, #16]
    5588:	9905      	ldr	r1, [sp, #20]
    558a:	f001 ff0d 	bl	73a8 <__aeabi_dadd>
    558e:	1c02      	adds	r2, r0, #0
    5590:	1c0b      	adds	r3, r1, #0
    5592:	1c30      	adds	r0, r6, #0
    5594:	1c39      	adds	r1, r7, #0
    5596:	f001 feaf 	bl	72f8 <__aeabi_dcmpgt>
    559a:	2800      	cmp	r0, #0
    559c:	d000      	beq.n	55a0 <_dtoa_r+0x588>
    559e:	e082      	b.n	56a6 <_dtoa_r+0x68e>
    55a0:	9a04      	ldr	r2, [sp, #16]
    55a2:	9b05      	ldr	r3, [sp, #20]
    55a4:	484e      	ldr	r0, [pc, #312]	; (56e0 <_dtoa_r+0x6c8>)
    55a6:	494f      	ldr	r1, [pc, #316]	; (56e4 <_dtoa_r+0x6cc>)
    55a8:	f003 f91a 	bl	87e0 <__aeabi_dsub>
    55ac:	1c02      	adds	r2, r0, #0
    55ae:	1c0b      	adds	r3, r1, #0
    55b0:	1c30      	adds	r0, r6, #0
    55b2:	1c39      	adds	r1, r7, #0
    55b4:	f001 fe8c 	bl	72d0 <__aeabi_dcmplt>
    55b8:	2800      	cmp	r0, #0
    55ba:	d00d      	beq.n	55d8 <_dtoa_r+0x5c0>
    55bc:	1e6b      	subs	r3, r5, #1
    55be:	781a      	ldrb	r2, [r3, #0]
    55c0:	2a30      	cmp	r2, #48	; 0x30
    55c2:	d000      	beq.n	55c6 <_dtoa_r+0x5ae>
    55c4:	e2ea      	b.n	5b9c <_dtoa_r+0xb84>
    55c6:	1c1d      	adds	r5, r3, #0
    55c8:	e7f8      	b.n	55bc <_dtoa_r+0x5a4>
    55ca:	4a3f      	ldr	r2, [pc, #252]	; (56c8 <_dtoa_r+0x6b0>)
    55cc:	4b3f      	ldr	r3, [pc, #252]	; (56cc <_dtoa_r+0x6b4>)
    55ce:	f002 fe77 	bl	82c0 <__aeabi_dmul>
    55d2:	1c06      	adds	r6, r0, #0
    55d4:	1c0f      	adds	r7, r1, #0
    55d6:	e7bc      	b.n	5552 <_dtoa_r+0x53a>
    55d8:	9c14      	ldr	r4, [sp, #80]	; 0x50
    55da:	9d15      	ldr	r5, [sp, #84]	; 0x54
    55dc:	9404      	str	r4, [sp, #16]
    55de:	9505      	str	r5, [sp, #20]
    55e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
    55e2:	2b00      	cmp	r3, #0
    55e4:	da00      	bge.n	55e8 <_dtoa_r+0x5d0>
    55e6:	e09f      	b.n	5728 <_dtoa_r+0x710>
    55e8:	9d06      	ldr	r5, [sp, #24]
    55ea:	2d0e      	cmp	r5, #14
    55ec:	dd00      	ble.n	55f0 <_dtoa_r+0x5d8>
    55ee:	e09b      	b.n	5728 <_dtoa_r+0x710>
    55f0:	4a3d      	ldr	r2, [pc, #244]	; (56e8 <_dtoa_r+0x6d0>)
    55f2:	00eb      	lsls	r3, r5, #3
    55f4:	18d3      	adds	r3, r2, r3
    55f6:	681c      	ldr	r4, [r3, #0]
    55f8:	685d      	ldr	r5, [r3, #4]
    55fa:	9402      	str	r4, [sp, #8]
    55fc:	9503      	str	r5, [sp, #12]
    55fe:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5600:	2d00      	cmp	r5, #0
    5602:	da14      	bge.n	562e <_dtoa_r+0x616>
    5604:	9c08      	ldr	r4, [sp, #32]
    5606:	2c00      	cmp	r4, #0
    5608:	dc11      	bgt.n	562e <_dtoa_r+0x616>
    560a:	d000      	beq.n	560e <_dtoa_r+0x5f6>
    560c:	e18c      	b.n	5928 <_dtoa_r+0x910>
    560e:	4a32      	ldr	r2, [pc, #200]	; (56d8 <_dtoa_r+0x6c0>)
    5610:	4b32      	ldr	r3, [pc, #200]	; (56dc <_dtoa_r+0x6c4>)
    5612:	9802      	ldr	r0, [sp, #8]
    5614:	9903      	ldr	r1, [sp, #12]
    5616:	f002 fe53 	bl	82c0 <__aeabi_dmul>
    561a:	9a04      	ldr	r2, [sp, #16]
    561c:	9b05      	ldr	r3, [sp, #20]
    561e:	f001 fe75 	bl	730c <__aeabi_dcmpge>
    5622:	9f08      	ldr	r7, [sp, #32]
    5624:	1c3e      	adds	r6, r7, #0
    5626:	2800      	cmp	r0, #0
    5628:	d000      	beq.n	562c <_dtoa_r+0x614>
    562a:	e17f      	b.n	592c <_dtoa_r+0x914>
    562c:	e187      	b.n	593e <_dtoa_r+0x926>
    562e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5630:	9e04      	ldr	r6, [sp, #16]
    5632:	9f05      	ldr	r7, [sp, #20]
    5634:	9a02      	ldr	r2, [sp, #8]
    5636:	9b03      	ldr	r3, [sp, #12]
    5638:	1c30      	adds	r0, r6, #0
    563a:	1c39      	adds	r1, r7, #0
    563c:	f002 f9d6 	bl	79ec <__aeabi_ddiv>
    5640:	f003 fc02 	bl	8e48 <__aeabi_d2iz>
    5644:	1c04      	adds	r4, r0, #0
    5646:	f003 fc33 	bl	8eb0 <__aeabi_i2d>
    564a:	9a02      	ldr	r2, [sp, #8]
    564c:	9b03      	ldr	r3, [sp, #12]
    564e:	f002 fe37 	bl	82c0 <__aeabi_dmul>
    5652:	1c02      	adds	r2, r0, #0
    5654:	1c0b      	adds	r3, r1, #0
    5656:	1c30      	adds	r0, r6, #0
    5658:	1c39      	adds	r1, r7, #0
    565a:	f003 f8c1 	bl	87e0 <__aeabi_dsub>
    565e:	3501      	adds	r5, #1
    5660:	1c02      	adds	r2, r0, #0
    5662:	1c20      	adds	r0, r4, #0
    5664:	3030      	adds	r0, #48	; 0x30
    5666:	1c0b      	adds	r3, r1, #0
    5668:	1e69      	subs	r1, r5, #1
    566a:	7008      	strb	r0, [r1, #0]
    566c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    566e:	1a29      	subs	r1, r5, r0
    5670:	9808      	ldr	r0, [sp, #32]
    5672:	4281      	cmp	r1, r0
    5674:	d148      	bne.n	5708 <_dtoa_r+0x6f0>
    5676:	1c10      	adds	r0, r2, #0
    5678:	1c19      	adds	r1, r3, #0
    567a:	f001 fe95 	bl	73a8 <__aeabi_dadd>
    567e:	9a02      	ldr	r2, [sp, #8]
    5680:	9b03      	ldr	r3, [sp, #12]
    5682:	1c06      	adds	r6, r0, #0
    5684:	1c0f      	adds	r7, r1, #0
    5686:	f001 fe37 	bl	72f8 <__aeabi_dcmpgt>
    568a:	2800      	cmp	r0, #0
    568c:	d10d      	bne.n	56aa <_dtoa_r+0x692>
    568e:	1c30      	adds	r0, r6, #0
    5690:	1c39      	adds	r1, r7, #0
    5692:	9a02      	ldr	r2, [sp, #8]
    5694:	9b03      	ldr	r3, [sp, #12]
    5696:	f001 fe15 	bl	72c4 <__aeabi_dcmpeq>
    569a:	2800      	cmp	r0, #0
    569c:	d100      	bne.n	56a0 <_dtoa_r+0x688>
    569e:	e27f      	b.n	5ba0 <_dtoa_r+0xb88>
    56a0:	07e1      	lsls	r1, r4, #31
    56a2:	d402      	bmi.n	56aa <_dtoa_r+0x692>
    56a4:	e27c      	b.n	5ba0 <_dtoa_r+0xb88>
    56a6:	9c11      	ldr	r4, [sp, #68]	; 0x44
    56a8:	9406      	str	r4, [sp, #24]
    56aa:	1e6b      	subs	r3, r5, #1
    56ac:	781a      	ldrb	r2, [r3, #0]
    56ae:	2a39      	cmp	r2, #57	; 0x39
    56b0:	d126      	bne.n	5700 <_dtoa_r+0x6e8>
    56b2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    56b4:	42a3      	cmp	r3, r4
    56b6:	d01d      	beq.n	56f4 <_dtoa_r+0x6dc>
    56b8:	1c1d      	adds	r5, r3, #0
    56ba:	e7f6      	b.n	56aa <_dtoa_r+0x692>
    56bc:	46c0      	nop			; (mov r8, r8)
    56be:	46c0      	nop			; (mov r8, r8)
    56c0:	00000000 	.word	0x00000000
    56c4:	3ff00000 	.word	0x3ff00000
    56c8:	00000000 	.word	0x00000000
    56cc:	40240000 	.word	0x40240000
    56d0:	00000000 	.word	0x00000000
    56d4:	401c0000 	.word	0x401c0000
    56d8:	00000000 	.word	0x00000000
    56dc:	40140000 	.word	0x40140000
    56e0:	00000000 	.word	0x00000000
    56e4:	3fe00000 	.word	0x3fe00000
    56e8:	0000a1f0 	.word	0x0000a1f0
    56ec:	0000a2b8 	.word	0x0000a2b8
    56f0:	fcc00000 	.word	0xfcc00000
    56f4:	9c06      	ldr	r4, [sp, #24]
    56f6:	2230      	movs	r2, #48	; 0x30
    56f8:	3401      	adds	r4, #1
    56fa:	9406      	str	r4, [sp, #24]
    56fc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    56fe:	7022      	strb	r2, [r4, #0]
    5700:	781a      	ldrb	r2, [r3, #0]
    5702:	3201      	adds	r2, #1
    5704:	701a      	strb	r2, [r3, #0]
    5706:	e24b      	b.n	5ba0 <_dtoa_r+0xb88>
    5708:	1c10      	adds	r0, r2, #0
    570a:	1c19      	adds	r1, r3, #0
    570c:	4bc9      	ldr	r3, [pc, #804]	; (5a34 <_dtoa_r+0xa1c>)
    570e:	4ac8      	ldr	r2, [pc, #800]	; (5a30 <_dtoa_r+0xa18>)
    5710:	f002 fdd6 	bl	82c0 <__aeabi_dmul>
    5714:	4ac8      	ldr	r2, [pc, #800]	; (5a38 <_dtoa_r+0xa20>)
    5716:	4bc9      	ldr	r3, [pc, #804]	; (5a3c <_dtoa_r+0xa24>)
    5718:	1c06      	adds	r6, r0, #0
    571a:	1c0f      	adds	r7, r1, #0
    571c:	f001 fdd2 	bl	72c4 <__aeabi_dcmpeq>
    5720:	2800      	cmp	r0, #0
    5722:	d100      	bne.n	5726 <_dtoa_r+0x70e>
    5724:	e786      	b.n	5634 <_dtoa_r+0x61c>
    5726:	e23b      	b.n	5ba0 <_dtoa_r+0xb88>
    5728:	9d10      	ldr	r5, [sp, #64]	; 0x40
    572a:	2d00      	cmp	r5, #0
    572c:	d031      	beq.n	5792 <_dtoa_r+0x77a>
    572e:	9c20      	ldr	r4, [sp, #128]	; 0x80
    5730:	2c01      	cmp	r4, #1
    5732:	dc0b      	bgt.n	574c <_dtoa_r+0x734>
    5734:	9d16      	ldr	r5, [sp, #88]	; 0x58
    5736:	2d00      	cmp	r5, #0
    5738:	d002      	beq.n	5740 <_dtoa_r+0x728>
    573a:	48c1      	ldr	r0, [pc, #772]	; (5a40 <_dtoa_r+0xa28>)
    573c:	181b      	adds	r3, r3, r0
    573e:	e002      	b.n	5746 <_dtoa_r+0x72e>
    5740:	9918      	ldr	r1, [sp, #96]	; 0x60
    5742:	2336      	movs	r3, #54	; 0x36
    5744:	1a5b      	subs	r3, r3, r1
    5746:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5748:	9c02      	ldr	r4, [sp, #8]
    574a:	e016      	b.n	577a <_dtoa_r+0x762>
    574c:	9d08      	ldr	r5, [sp, #32]
    574e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5750:	3d01      	subs	r5, #1
    5752:	42ac      	cmp	r4, r5
    5754:	db01      	blt.n	575a <_dtoa_r+0x742>
    5756:	1b65      	subs	r5, r4, r5
    5758:	e006      	b.n	5768 <_dtoa_r+0x750>
    575a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    575c:	950d      	str	r5, [sp, #52]	; 0x34
    575e:	1b2b      	subs	r3, r5, r4
    5760:	9c12      	ldr	r4, [sp, #72]	; 0x48
    5762:	2500      	movs	r5, #0
    5764:	18e4      	adds	r4, r4, r3
    5766:	9412      	str	r4, [sp, #72]	; 0x48
    5768:	9c08      	ldr	r4, [sp, #32]
    576a:	2c00      	cmp	r4, #0
    576c:	da03      	bge.n	5776 <_dtoa_r+0x75e>
    576e:	9802      	ldr	r0, [sp, #8]
    5770:	2300      	movs	r3, #0
    5772:	1b04      	subs	r4, r0, r4
    5774:	e001      	b.n	577a <_dtoa_r+0x762>
    5776:	9c02      	ldr	r4, [sp, #8]
    5778:	9b08      	ldr	r3, [sp, #32]
    577a:	9902      	ldr	r1, [sp, #8]
    577c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    577e:	18c9      	adds	r1, r1, r3
    5780:	9102      	str	r1, [sp, #8]
    5782:	18d2      	adds	r2, r2, r3
    5784:	9807      	ldr	r0, [sp, #28]
    5786:	2101      	movs	r1, #1
    5788:	9209      	str	r2, [sp, #36]	; 0x24
    578a:	f001 f830 	bl	67ee <__i2b>
    578e:	1c06      	adds	r6, r0, #0
    5790:	e002      	b.n	5798 <_dtoa_r+0x780>
    5792:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5794:	9c02      	ldr	r4, [sp, #8]
    5796:	9e10      	ldr	r6, [sp, #64]	; 0x40
    5798:	2c00      	cmp	r4, #0
    579a:	d00c      	beq.n	57b6 <_dtoa_r+0x79e>
    579c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    579e:	2b00      	cmp	r3, #0
    57a0:	dd09      	ble.n	57b6 <_dtoa_r+0x79e>
    57a2:	42a3      	cmp	r3, r4
    57a4:	dd00      	ble.n	57a8 <_dtoa_r+0x790>
    57a6:	1c23      	adds	r3, r4, #0
    57a8:	9802      	ldr	r0, [sp, #8]
    57aa:	9909      	ldr	r1, [sp, #36]	; 0x24
    57ac:	1ac0      	subs	r0, r0, r3
    57ae:	1ac9      	subs	r1, r1, r3
    57b0:	9002      	str	r0, [sp, #8]
    57b2:	1ae4      	subs	r4, r4, r3
    57b4:	9109      	str	r1, [sp, #36]	; 0x24
    57b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    57b8:	2a00      	cmp	r2, #0
    57ba:	dd21      	ble.n	5800 <_dtoa_r+0x7e8>
    57bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    57be:	2b00      	cmp	r3, #0
    57c0:	d018      	beq.n	57f4 <_dtoa_r+0x7dc>
    57c2:	2d00      	cmp	r5, #0
    57c4:	dd10      	ble.n	57e8 <_dtoa_r+0x7d0>
    57c6:	1c31      	adds	r1, r6, #0
    57c8:	1c2a      	adds	r2, r5, #0
    57ca:	9807      	ldr	r0, [sp, #28]
    57cc:	f001 f8a8 	bl	6920 <__pow5mult>
    57d0:	1c06      	adds	r6, r0, #0
    57d2:	1c31      	adds	r1, r6, #0
    57d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    57d6:	9807      	ldr	r0, [sp, #28]
    57d8:	f001 f812 	bl	6800 <__multiply>
    57dc:	990a      	ldr	r1, [sp, #40]	; 0x28
    57de:	1c07      	adds	r7, r0, #0
    57e0:	9807      	ldr	r0, [sp, #28]
    57e2:	f000 ff24 	bl	662e <_Bfree>
    57e6:	970a      	str	r7, [sp, #40]	; 0x28
    57e8:	980d      	ldr	r0, [sp, #52]	; 0x34
    57ea:	1b42      	subs	r2, r0, r5
    57ec:	d008      	beq.n	5800 <_dtoa_r+0x7e8>
    57ee:	9807      	ldr	r0, [sp, #28]
    57f0:	990a      	ldr	r1, [sp, #40]	; 0x28
    57f2:	e002      	b.n	57fa <_dtoa_r+0x7e2>
    57f4:	9807      	ldr	r0, [sp, #28]
    57f6:	990a      	ldr	r1, [sp, #40]	; 0x28
    57f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    57fa:	f001 f891 	bl	6920 <__pow5mult>
    57fe:	900a      	str	r0, [sp, #40]	; 0x28
    5800:	9807      	ldr	r0, [sp, #28]
    5802:	2101      	movs	r1, #1
    5804:	f000 fff3 	bl	67ee <__i2b>
    5808:	9d12      	ldr	r5, [sp, #72]	; 0x48
    580a:	1c07      	adds	r7, r0, #0
    580c:	2d00      	cmp	r5, #0
    580e:	dd05      	ble.n	581c <_dtoa_r+0x804>
    5810:	1c39      	adds	r1, r7, #0
    5812:	9807      	ldr	r0, [sp, #28]
    5814:	1c2a      	adds	r2, r5, #0
    5816:	f001 f883 	bl	6920 <__pow5mult>
    581a:	1c07      	adds	r7, r0, #0
    581c:	9820      	ldr	r0, [sp, #128]	; 0x80
    581e:	2500      	movs	r5, #0
    5820:	2801      	cmp	r0, #1
    5822:	dc10      	bgt.n	5846 <_dtoa_r+0x82e>
    5824:	9904      	ldr	r1, [sp, #16]
    5826:	42a9      	cmp	r1, r5
    5828:	d10d      	bne.n	5846 <_dtoa_r+0x82e>
    582a:	9a05      	ldr	r2, [sp, #20]
    582c:	0313      	lsls	r3, r2, #12
    582e:	42ab      	cmp	r3, r5
    5830:	d109      	bne.n	5846 <_dtoa_r+0x82e>
    5832:	4b84      	ldr	r3, [pc, #528]	; (5a44 <_dtoa_r+0xa2c>)
    5834:	4213      	tst	r3, r2
    5836:	d006      	beq.n	5846 <_dtoa_r+0x82e>
    5838:	9d02      	ldr	r5, [sp, #8]
    583a:	3501      	adds	r5, #1
    583c:	9502      	str	r5, [sp, #8]
    583e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5840:	3501      	adds	r5, #1
    5842:	9509      	str	r5, [sp, #36]	; 0x24
    5844:	2501      	movs	r5, #1
    5846:	9912      	ldr	r1, [sp, #72]	; 0x48
    5848:	2001      	movs	r0, #1
    584a:	2900      	cmp	r1, #0
    584c:	d008      	beq.n	5860 <_dtoa_r+0x848>
    584e:	693b      	ldr	r3, [r7, #16]
    5850:	3303      	adds	r3, #3
    5852:	009b      	lsls	r3, r3, #2
    5854:	18fb      	adds	r3, r7, r3
    5856:	6858      	ldr	r0, [r3, #4]
    5858:	f000 ff80 	bl	675c <__hi0bits>
    585c:	2320      	movs	r3, #32
    585e:	1a18      	subs	r0, r3, r0
    5860:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5862:	231f      	movs	r3, #31
    5864:	1880      	adds	r0, r0, r2
    5866:	4018      	ands	r0, r3
    5868:	d00d      	beq.n	5886 <_dtoa_r+0x86e>
    586a:	2320      	movs	r3, #32
    586c:	1a1b      	subs	r3, r3, r0
    586e:	2b04      	cmp	r3, #4
    5870:	dd06      	ble.n	5880 <_dtoa_r+0x868>
    5872:	231c      	movs	r3, #28
    5874:	1a18      	subs	r0, r3, r0
    5876:	9b02      	ldr	r3, [sp, #8]
    5878:	1824      	adds	r4, r4, r0
    587a:	181b      	adds	r3, r3, r0
    587c:	9302      	str	r3, [sp, #8]
    587e:	e008      	b.n	5892 <_dtoa_r+0x87a>
    5880:	2b04      	cmp	r3, #4
    5882:	d008      	beq.n	5896 <_dtoa_r+0x87e>
    5884:	1c18      	adds	r0, r3, #0
    5886:	9902      	ldr	r1, [sp, #8]
    5888:	301c      	adds	r0, #28
    588a:	1809      	adds	r1, r1, r0
    588c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    588e:	9102      	str	r1, [sp, #8]
    5890:	1824      	adds	r4, r4, r0
    5892:	1812      	adds	r2, r2, r0
    5894:	9209      	str	r2, [sp, #36]	; 0x24
    5896:	9b02      	ldr	r3, [sp, #8]
    5898:	2b00      	cmp	r3, #0
    589a:	dd05      	ble.n	58a8 <_dtoa_r+0x890>
    589c:	9807      	ldr	r0, [sp, #28]
    589e:	990a      	ldr	r1, [sp, #40]	; 0x28
    58a0:	1c1a      	adds	r2, r3, #0
    58a2:	f001 f88f 	bl	69c4 <__lshift>
    58a6:	900a      	str	r0, [sp, #40]	; 0x28
    58a8:	9809      	ldr	r0, [sp, #36]	; 0x24
    58aa:	2800      	cmp	r0, #0
    58ac:	dd05      	ble.n	58ba <_dtoa_r+0x8a2>
    58ae:	1c39      	adds	r1, r7, #0
    58b0:	9807      	ldr	r0, [sp, #28]
    58b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    58b4:	f001 f886 	bl	69c4 <__lshift>
    58b8:	1c07      	adds	r7, r0, #0
    58ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
    58bc:	2900      	cmp	r1, #0
    58be:	d01b      	beq.n	58f8 <_dtoa_r+0x8e0>
    58c0:	980a      	ldr	r0, [sp, #40]	; 0x28
    58c2:	1c39      	adds	r1, r7, #0
    58c4:	f001 f8d0 	bl	6a68 <__mcmp>
    58c8:	2800      	cmp	r0, #0
    58ca:	da15      	bge.n	58f8 <_dtoa_r+0x8e0>
    58cc:	9a06      	ldr	r2, [sp, #24]
    58ce:	2300      	movs	r3, #0
    58d0:	3a01      	subs	r2, #1
    58d2:	9206      	str	r2, [sp, #24]
    58d4:	9807      	ldr	r0, [sp, #28]
    58d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    58d8:	220a      	movs	r2, #10
    58da:	f000 fec1 	bl	6660 <__multadd>
    58de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    58e0:	900a      	str	r0, [sp, #40]	; 0x28
    58e2:	9810      	ldr	r0, [sp, #64]	; 0x40
    58e4:	9308      	str	r3, [sp, #32]
    58e6:	2800      	cmp	r0, #0
    58e8:	d006      	beq.n	58f8 <_dtoa_r+0x8e0>
    58ea:	1c31      	adds	r1, r6, #0
    58ec:	9807      	ldr	r0, [sp, #28]
    58ee:	220a      	movs	r2, #10
    58f0:	2300      	movs	r3, #0
    58f2:	f000 feb5 	bl	6660 <__multadd>
    58f6:	1c06      	adds	r6, r0, #0
    58f8:	9908      	ldr	r1, [sp, #32]
    58fa:	2900      	cmp	r1, #0
    58fc:	dc2a      	bgt.n	5954 <_dtoa_r+0x93c>
    58fe:	9a20      	ldr	r2, [sp, #128]	; 0x80
    5900:	2a02      	cmp	r2, #2
    5902:	dd27      	ble.n	5954 <_dtoa_r+0x93c>
    5904:	2900      	cmp	r1, #0
    5906:	d111      	bne.n	592c <_dtoa_r+0x914>
    5908:	1c39      	adds	r1, r7, #0
    590a:	9807      	ldr	r0, [sp, #28]
    590c:	2205      	movs	r2, #5
    590e:	9b08      	ldr	r3, [sp, #32]
    5910:	f000 fea6 	bl	6660 <__multadd>
    5914:	1c07      	adds	r7, r0, #0
    5916:	1c39      	adds	r1, r7, #0
    5918:	980a      	ldr	r0, [sp, #40]	; 0x28
    591a:	f001 f8a5 	bl	6a68 <__mcmp>
    591e:	2800      	cmp	r0, #0
    5920:	dc0d      	bgt.n	593e <_dtoa_r+0x926>
    5922:	e003      	b.n	592c <_dtoa_r+0x914>
    5924:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5926:	e000      	b.n	592a <_dtoa_r+0x912>
    5928:	2700      	movs	r7, #0
    592a:	1c3e      	adds	r6, r7, #0
    592c:	9c21      	ldr	r4, [sp, #132]	; 0x84
    592e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5930:	43e4      	mvns	r4, r4
    5932:	9406      	str	r4, [sp, #24]
    5934:	e00b      	b.n	594e <_dtoa_r+0x936>
    5936:	9d11      	ldr	r5, [sp, #68]	; 0x44
    5938:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    593a:	9506      	str	r5, [sp, #24]
    593c:	1c3e      	adds	r6, r7, #0
    593e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5940:	2331      	movs	r3, #49	; 0x31
    5942:	7023      	strb	r3, [r4, #0]
    5944:	9c06      	ldr	r4, [sp, #24]
    5946:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5948:	3401      	adds	r4, #1
    594a:	3501      	adds	r5, #1
    594c:	9406      	str	r4, [sp, #24]
    594e:	9602      	str	r6, [sp, #8]
    5950:	2600      	movs	r6, #0
    5952:	e10f      	b.n	5b74 <_dtoa_r+0xb5c>
    5954:	9810      	ldr	r0, [sp, #64]	; 0x40
    5956:	2800      	cmp	r0, #0
    5958:	d100      	bne.n	595c <_dtoa_r+0x944>
    595a:	e0c5      	b.n	5ae8 <_dtoa_r+0xad0>
    595c:	2c00      	cmp	r4, #0
    595e:	dd05      	ble.n	596c <_dtoa_r+0x954>
    5960:	1c31      	adds	r1, r6, #0
    5962:	9807      	ldr	r0, [sp, #28]
    5964:	1c22      	adds	r2, r4, #0
    5966:	f001 f82d 	bl	69c4 <__lshift>
    596a:	1c06      	adds	r6, r0, #0
    596c:	9602      	str	r6, [sp, #8]
    596e:	2d00      	cmp	r5, #0
    5970:	d012      	beq.n	5998 <_dtoa_r+0x980>
    5972:	6871      	ldr	r1, [r6, #4]
    5974:	9807      	ldr	r0, [sp, #28]
    5976:	f000 fe22 	bl	65be <_Balloc>
    597a:	6932      	ldr	r2, [r6, #16]
    597c:	1c31      	adds	r1, r6, #0
    597e:	3202      	adds	r2, #2
    5980:	1c04      	adds	r4, r0, #0
    5982:	0092      	lsls	r2, r2, #2
    5984:	310c      	adds	r1, #12
    5986:	300c      	adds	r0, #12
    5988:	f7fd fc7c 	bl	3284 <memcpy>
    598c:	9807      	ldr	r0, [sp, #28]
    598e:	1c21      	adds	r1, r4, #0
    5990:	2201      	movs	r2, #1
    5992:	f001 f817 	bl	69c4 <__lshift>
    5996:	9002      	str	r0, [sp, #8]
    5998:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    599a:	9d08      	ldr	r5, [sp, #32]
    599c:	1c23      	adds	r3, r4, #0
    599e:	3b01      	subs	r3, #1
    59a0:	195b      	adds	r3, r3, r5
    59a2:	9409      	str	r4, [sp, #36]	; 0x24
    59a4:	9310      	str	r3, [sp, #64]	; 0x40
    59a6:	1c39      	adds	r1, r7, #0
    59a8:	980a      	ldr	r0, [sp, #40]	; 0x28
    59aa:	f7ff faa9 	bl	4f00 <quorem>
    59ae:	1c31      	adds	r1, r6, #0
    59b0:	900d      	str	r0, [sp, #52]	; 0x34
    59b2:	1c04      	adds	r4, r0, #0
    59b4:	980a      	ldr	r0, [sp, #40]	; 0x28
    59b6:	f001 f857 	bl	6a68 <__mcmp>
    59ba:	1c39      	adds	r1, r7, #0
    59bc:	900c      	str	r0, [sp, #48]	; 0x30
    59be:	9a02      	ldr	r2, [sp, #8]
    59c0:	9807      	ldr	r0, [sp, #28]
    59c2:	f001 f86c 	bl	6a9e <__mdiff>
    59c6:	1c05      	adds	r5, r0, #0
    59c8:	68c0      	ldr	r0, [r0, #12]
    59ca:	3430      	adds	r4, #48	; 0x30
    59cc:	2800      	cmp	r0, #0
    59ce:	d105      	bne.n	59dc <_dtoa_r+0x9c4>
    59d0:	980a      	ldr	r0, [sp, #40]	; 0x28
    59d2:	1c29      	adds	r1, r5, #0
    59d4:	f001 f848 	bl	6a68 <__mcmp>
    59d8:	9008      	str	r0, [sp, #32]
    59da:	e001      	b.n	59e0 <_dtoa_r+0x9c8>
    59dc:	2101      	movs	r1, #1
    59de:	9108      	str	r1, [sp, #32]
    59e0:	1c29      	adds	r1, r5, #0
    59e2:	9807      	ldr	r0, [sp, #28]
    59e4:	f000 fe23 	bl	662e <_Bfree>
    59e8:	9b08      	ldr	r3, [sp, #32]
    59ea:	9d20      	ldr	r5, [sp, #128]	; 0x80
    59ec:	432b      	orrs	r3, r5
    59ee:	d10d      	bne.n	5a0c <_dtoa_r+0x9f4>
    59f0:	9804      	ldr	r0, [sp, #16]
    59f2:	2301      	movs	r3, #1
    59f4:	4203      	tst	r3, r0
    59f6:	d109      	bne.n	5a0c <_dtoa_r+0x9f4>
    59f8:	2c39      	cmp	r4, #57	; 0x39
    59fa:	d044      	beq.n	5a86 <_dtoa_r+0xa6e>
    59fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    59fe:	2d00      	cmp	r5, #0
    5a00:	dd01      	ble.n	5a06 <_dtoa_r+0x9ee>
    5a02:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5a04:	3431      	adds	r4, #49	; 0x31
    5a06:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5a08:	3501      	adds	r5, #1
    5a0a:	e044      	b.n	5a96 <_dtoa_r+0xa7e>
    5a0c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5a0e:	2d00      	cmp	r5, #0
    5a10:	da03      	bge.n	5a1a <_dtoa_r+0xa02>
    5a12:	9d08      	ldr	r5, [sp, #32]
    5a14:	2d00      	cmp	r5, #0
    5a16:	dc17      	bgt.n	5a48 <_dtoa_r+0xa30>
    5a18:	e028      	b.n	5a6c <_dtoa_r+0xa54>
    5a1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5a1c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5a1e:	432b      	orrs	r3, r5
    5a20:	d129      	bne.n	5a76 <_dtoa_r+0xa5e>
    5a22:	9804      	ldr	r0, [sp, #16]
    5a24:	2301      	movs	r3, #1
    5a26:	4203      	tst	r3, r0
    5a28:	d125      	bne.n	5a76 <_dtoa_r+0xa5e>
    5a2a:	e7f2      	b.n	5a12 <_dtoa_r+0x9fa>
    5a2c:	46c0      	nop			; (mov r8, r8)
    5a2e:	46c0      	nop			; (mov r8, r8)
    5a30:	00000000 	.word	0x00000000
    5a34:	40240000 	.word	0x40240000
	...
    5a40:	00000433 	.word	0x00000433
    5a44:	7ff00000 	.word	0x7ff00000
    5a48:	990a      	ldr	r1, [sp, #40]	; 0x28
    5a4a:	9807      	ldr	r0, [sp, #28]
    5a4c:	2201      	movs	r2, #1
    5a4e:	f000 ffb9 	bl	69c4 <__lshift>
    5a52:	1c39      	adds	r1, r7, #0
    5a54:	900a      	str	r0, [sp, #40]	; 0x28
    5a56:	f001 f807 	bl	6a68 <__mcmp>
    5a5a:	2800      	cmp	r0, #0
    5a5c:	dc02      	bgt.n	5a64 <_dtoa_r+0xa4c>
    5a5e:	d105      	bne.n	5a6c <_dtoa_r+0xa54>
    5a60:	07e1      	lsls	r1, r4, #31
    5a62:	d503      	bpl.n	5a6c <_dtoa_r+0xa54>
    5a64:	2c39      	cmp	r4, #57	; 0x39
    5a66:	d00e      	beq.n	5a86 <_dtoa_r+0xa6e>
    5a68:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5a6a:	3431      	adds	r4, #49	; 0x31
    5a6c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5a6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5a70:	3501      	adds	r5, #1
    5a72:	7014      	strb	r4, [r2, #0]
    5a74:	e07e      	b.n	5b74 <_dtoa_r+0xb5c>
    5a76:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5a78:	3501      	adds	r5, #1
    5a7a:	950c      	str	r5, [sp, #48]	; 0x30
    5a7c:	9d08      	ldr	r5, [sp, #32]
    5a7e:	2d00      	cmp	r5, #0
    5a80:	dd0c      	ble.n	5a9c <_dtoa_r+0xa84>
    5a82:	2c39      	cmp	r4, #57	; 0x39
    5a84:	d105      	bne.n	5a92 <_dtoa_r+0xa7a>
    5a86:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5a88:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5a8a:	2339      	movs	r3, #57	; 0x39
    5a8c:	3501      	adds	r5, #1
    5a8e:	7023      	strb	r3, [r4, #0]
    5a90:	e05b      	b.n	5b4a <_dtoa_r+0xb32>
    5a92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5a94:	3401      	adds	r4, #1
    5a96:	9809      	ldr	r0, [sp, #36]	; 0x24
    5a98:	7004      	strb	r4, [r0, #0]
    5a9a:	e06b      	b.n	5b74 <_dtoa_r+0xb5c>
    5a9c:	9909      	ldr	r1, [sp, #36]	; 0x24
    5a9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5aa0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5aa2:	700c      	strb	r4, [r1, #0]
    5aa4:	4291      	cmp	r1, r2
    5aa6:	d03d      	beq.n	5b24 <_dtoa_r+0xb0c>
    5aa8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5aaa:	220a      	movs	r2, #10
    5aac:	2300      	movs	r3, #0
    5aae:	9807      	ldr	r0, [sp, #28]
    5ab0:	f000 fdd6 	bl	6660 <__multadd>
    5ab4:	9c02      	ldr	r4, [sp, #8]
    5ab6:	900a      	str	r0, [sp, #40]	; 0x28
    5ab8:	1c31      	adds	r1, r6, #0
    5aba:	9807      	ldr	r0, [sp, #28]
    5abc:	220a      	movs	r2, #10
    5abe:	2300      	movs	r3, #0
    5ac0:	42a6      	cmp	r6, r4
    5ac2:	d104      	bne.n	5ace <_dtoa_r+0xab6>
    5ac4:	f000 fdcc 	bl	6660 <__multadd>
    5ac8:	1c06      	adds	r6, r0, #0
    5aca:	9002      	str	r0, [sp, #8]
    5acc:	e009      	b.n	5ae2 <_dtoa_r+0xaca>
    5ace:	f000 fdc7 	bl	6660 <__multadd>
    5ad2:	9902      	ldr	r1, [sp, #8]
    5ad4:	1c06      	adds	r6, r0, #0
    5ad6:	220a      	movs	r2, #10
    5ad8:	9807      	ldr	r0, [sp, #28]
    5ada:	2300      	movs	r3, #0
    5adc:	f000 fdc0 	bl	6660 <__multadd>
    5ae0:	9002      	str	r0, [sp, #8]
    5ae2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5ae4:	9509      	str	r5, [sp, #36]	; 0x24
    5ae6:	e75e      	b.n	59a6 <_dtoa_r+0x98e>
    5ae8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5aea:	1c39      	adds	r1, r7, #0
    5aec:	980a      	ldr	r0, [sp, #40]	; 0x28
    5aee:	f7ff fa07 	bl	4f00 <quorem>
    5af2:	1c04      	adds	r4, r0, #0
    5af4:	3430      	adds	r4, #48	; 0x30
    5af6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5af8:	9908      	ldr	r1, [sp, #32]
    5afa:	702c      	strb	r4, [r5, #0]
    5afc:	3501      	adds	r5, #1
    5afe:	1a2b      	subs	r3, r5, r0
    5b00:	428b      	cmp	r3, r1
    5b02:	db07      	blt.n	5b14 <_dtoa_r+0xafc>
    5b04:	1e0b      	subs	r3, r1, #0
    5b06:	dc00      	bgt.n	5b0a <_dtoa_r+0xaf2>
    5b08:	2301      	movs	r3, #1
    5b0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5b0c:	9602      	str	r6, [sp, #8]
    5b0e:	18d5      	adds	r5, r2, r3
    5b10:	2600      	movs	r6, #0
    5b12:	e007      	b.n	5b24 <_dtoa_r+0xb0c>
    5b14:	9807      	ldr	r0, [sp, #28]
    5b16:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b18:	220a      	movs	r2, #10
    5b1a:	2300      	movs	r3, #0
    5b1c:	f000 fda0 	bl	6660 <__multadd>
    5b20:	900a      	str	r0, [sp, #40]	; 0x28
    5b22:	e7e2      	b.n	5aea <_dtoa_r+0xad2>
    5b24:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b26:	9807      	ldr	r0, [sp, #28]
    5b28:	2201      	movs	r2, #1
    5b2a:	f000 ff4b 	bl	69c4 <__lshift>
    5b2e:	1c39      	adds	r1, r7, #0
    5b30:	900a      	str	r0, [sp, #40]	; 0x28
    5b32:	f000 ff99 	bl	6a68 <__mcmp>
    5b36:	2800      	cmp	r0, #0
    5b38:	dc07      	bgt.n	5b4a <_dtoa_r+0xb32>
    5b3a:	d115      	bne.n	5b68 <_dtoa_r+0xb50>
    5b3c:	07e3      	lsls	r3, r4, #31
    5b3e:	d404      	bmi.n	5b4a <_dtoa_r+0xb32>
    5b40:	e012      	b.n	5b68 <_dtoa_r+0xb50>
    5b42:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5b44:	42a3      	cmp	r3, r4
    5b46:	d005      	beq.n	5b54 <_dtoa_r+0xb3c>
    5b48:	1c1d      	adds	r5, r3, #0
    5b4a:	1e6b      	subs	r3, r5, #1
    5b4c:	781a      	ldrb	r2, [r3, #0]
    5b4e:	2a39      	cmp	r2, #57	; 0x39
    5b50:	d0f7      	beq.n	5b42 <_dtoa_r+0xb2a>
    5b52:	e006      	b.n	5b62 <_dtoa_r+0xb4a>
    5b54:	9c06      	ldr	r4, [sp, #24]
    5b56:	2331      	movs	r3, #49	; 0x31
    5b58:	3401      	adds	r4, #1
    5b5a:	9406      	str	r4, [sp, #24]
    5b5c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5b5e:	7023      	strb	r3, [r4, #0]
    5b60:	e008      	b.n	5b74 <_dtoa_r+0xb5c>
    5b62:	3201      	adds	r2, #1
    5b64:	701a      	strb	r2, [r3, #0]
    5b66:	e005      	b.n	5b74 <_dtoa_r+0xb5c>
    5b68:	1e6b      	subs	r3, r5, #1
    5b6a:	781a      	ldrb	r2, [r3, #0]
    5b6c:	2a30      	cmp	r2, #48	; 0x30
    5b6e:	d101      	bne.n	5b74 <_dtoa_r+0xb5c>
    5b70:	1c1d      	adds	r5, r3, #0
    5b72:	e7f9      	b.n	5b68 <_dtoa_r+0xb50>
    5b74:	9807      	ldr	r0, [sp, #28]
    5b76:	1c39      	adds	r1, r7, #0
    5b78:	f000 fd59 	bl	662e <_Bfree>
    5b7c:	9c02      	ldr	r4, [sp, #8]
    5b7e:	2c00      	cmp	r4, #0
    5b80:	d00e      	beq.n	5ba0 <_dtoa_r+0xb88>
    5b82:	2e00      	cmp	r6, #0
    5b84:	d005      	beq.n	5b92 <_dtoa_r+0xb7a>
    5b86:	42a6      	cmp	r6, r4
    5b88:	d003      	beq.n	5b92 <_dtoa_r+0xb7a>
    5b8a:	9807      	ldr	r0, [sp, #28]
    5b8c:	1c31      	adds	r1, r6, #0
    5b8e:	f000 fd4e 	bl	662e <_Bfree>
    5b92:	9807      	ldr	r0, [sp, #28]
    5b94:	9902      	ldr	r1, [sp, #8]
    5b96:	f000 fd4a 	bl	662e <_Bfree>
    5b9a:	e001      	b.n	5ba0 <_dtoa_r+0xb88>
    5b9c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5b9e:	9406      	str	r4, [sp, #24]
    5ba0:	9807      	ldr	r0, [sp, #28]
    5ba2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ba4:	f000 fd43 	bl	662e <_Bfree>
    5ba8:	2300      	movs	r3, #0
    5baa:	702b      	strb	r3, [r5, #0]
    5bac:	9b06      	ldr	r3, [sp, #24]
    5bae:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5bb0:	3301      	adds	r3, #1
    5bb2:	6023      	str	r3, [r4, #0]
    5bb4:	9c24      	ldr	r4, [sp, #144]	; 0x90
    5bb6:	2c00      	cmp	r4, #0
    5bb8:	d003      	beq.n	5bc2 <_dtoa_r+0xbaa>
    5bba:	6025      	str	r5, [r4, #0]
    5bbc:	e001      	b.n	5bc2 <_dtoa_r+0xbaa>
    5bbe:	4802      	ldr	r0, [pc, #8]	; (5bc8 <_dtoa_r+0xbb0>)
    5bc0:	e000      	b.n	5bc4 <_dtoa_r+0xbac>
    5bc2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5bc4:	b01b      	add	sp, #108	; 0x6c
    5bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5bc8:	0000a051 	.word	0x0000a051
    5bcc:	46c0      	nop			; (mov r8, r8)
    5bce:	46c0      	nop			; (mov r8, r8)

00005bd0 <__sflush_r>:
    5bd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5bd2:	898b      	ldrh	r3, [r1, #12]
    5bd4:	1c05      	adds	r5, r0, #0
    5bd6:	1c0c      	adds	r4, r1, #0
    5bd8:	0719      	lsls	r1, r3, #28
    5bda:	d45e      	bmi.n	5c9a <__sflush_r+0xca>
    5bdc:	6862      	ldr	r2, [r4, #4]
    5bde:	2a00      	cmp	r2, #0
    5be0:	dc02      	bgt.n	5be8 <__sflush_r+0x18>
    5be2:	6c27      	ldr	r7, [r4, #64]	; 0x40
    5be4:	2f00      	cmp	r7, #0
    5be6:	dd1a      	ble.n	5c1e <__sflush_r+0x4e>
    5be8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5bea:	2f00      	cmp	r7, #0
    5bec:	d017      	beq.n	5c1e <__sflush_r+0x4e>
    5bee:	2200      	movs	r2, #0
    5bf0:	682e      	ldr	r6, [r5, #0]
    5bf2:	602a      	str	r2, [r5, #0]
    5bf4:	2280      	movs	r2, #128	; 0x80
    5bf6:	0152      	lsls	r2, r2, #5
    5bf8:	401a      	ands	r2, r3
    5bfa:	d001      	beq.n	5c00 <__sflush_r+0x30>
    5bfc:	6d62      	ldr	r2, [r4, #84]	; 0x54
    5bfe:	e015      	b.n	5c2c <__sflush_r+0x5c>
    5c00:	1c28      	adds	r0, r5, #0
    5c02:	6a21      	ldr	r1, [r4, #32]
    5c04:	2301      	movs	r3, #1
    5c06:	47b8      	blx	r7
    5c08:	1c02      	adds	r2, r0, #0
    5c0a:	1c41      	adds	r1, r0, #1
    5c0c:	d10e      	bne.n	5c2c <__sflush_r+0x5c>
    5c0e:	682b      	ldr	r3, [r5, #0]
    5c10:	2b00      	cmp	r3, #0
    5c12:	d00b      	beq.n	5c2c <__sflush_r+0x5c>
    5c14:	2b1d      	cmp	r3, #29
    5c16:	d001      	beq.n	5c1c <__sflush_r+0x4c>
    5c18:	2b16      	cmp	r3, #22
    5c1a:	d102      	bne.n	5c22 <__sflush_r+0x52>
    5c1c:	602e      	str	r6, [r5, #0]
    5c1e:	2000      	movs	r0, #0
    5c20:	e05e      	b.n	5ce0 <__sflush_r+0x110>
    5c22:	89a3      	ldrh	r3, [r4, #12]
    5c24:	2140      	movs	r1, #64	; 0x40
    5c26:	430b      	orrs	r3, r1
    5c28:	81a3      	strh	r3, [r4, #12]
    5c2a:	e059      	b.n	5ce0 <__sflush_r+0x110>
    5c2c:	89a3      	ldrh	r3, [r4, #12]
    5c2e:	075f      	lsls	r7, r3, #29
    5c30:	d506      	bpl.n	5c40 <__sflush_r+0x70>
    5c32:	6861      	ldr	r1, [r4, #4]
    5c34:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5c36:	1a52      	subs	r2, r2, r1
    5c38:	2b00      	cmp	r3, #0
    5c3a:	d001      	beq.n	5c40 <__sflush_r+0x70>
    5c3c:	6c27      	ldr	r7, [r4, #64]	; 0x40
    5c3e:	1bd2      	subs	r2, r2, r7
    5c40:	1c28      	adds	r0, r5, #0
    5c42:	6a21      	ldr	r1, [r4, #32]
    5c44:	2300      	movs	r3, #0
    5c46:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5c48:	47b8      	blx	r7
    5c4a:	89a2      	ldrh	r2, [r4, #12]
    5c4c:	1c41      	adds	r1, r0, #1
    5c4e:	d106      	bne.n	5c5e <__sflush_r+0x8e>
    5c50:	682b      	ldr	r3, [r5, #0]
    5c52:	2b00      	cmp	r3, #0
    5c54:	d003      	beq.n	5c5e <__sflush_r+0x8e>
    5c56:	2b1d      	cmp	r3, #29
    5c58:	d001      	beq.n	5c5e <__sflush_r+0x8e>
    5c5a:	2b16      	cmp	r3, #22
    5c5c:	d119      	bne.n	5c92 <__sflush_r+0xc2>
    5c5e:	2300      	movs	r3, #0
    5c60:	6063      	str	r3, [r4, #4]
    5c62:	6923      	ldr	r3, [r4, #16]
    5c64:	6023      	str	r3, [r4, #0]
    5c66:	04d7      	lsls	r7, r2, #19
    5c68:	d505      	bpl.n	5c76 <__sflush_r+0xa6>
    5c6a:	1c41      	adds	r1, r0, #1
    5c6c:	d102      	bne.n	5c74 <__sflush_r+0xa4>
    5c6e:	682a      	ldr	r2, [r5, #0]
    5c70:	2a00      	cmp	r2, #0
    5c72:	d100      	bne.n	5c76 <__sflush_r+0xa6>
    5c74:	6560      	str	r0, [r4, #84]	; 0x54
    5c76:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5c78:	602e      	str	r6, [r5, #0]
    5c7a:	2900      	cmp	r1, #0
    5c7c:	d0cf      	beq.n	5c1e <__sflush_r+0x4e>
    5c7e:	1c23      	adds	r3, r4, #0
    5c80:	3344      	adds	r3, #68	; 0x44
    5c82:	4299      	cmp	r1, r3
    5c84:	d002      	beq.n	5c8c <__sflush_r+0xbc>
    5c86:	1c28      	adds	r0, r5, #0
    5c88:	f001 f8a6 	bl	6dd8 <_free_r>
    5c8c:	2000      	movs	r0, #0
    5c8e:	6360      	str	r0, [r4, #52]	; 0x34
    5c90:	e026      	b.n	5ce0 <__sflush_r+0x110>
    5c92:	2340      	movs	r3, #64	; 0x40
    5c94:	431a      	orrs	r2, r3
    5c96:	81a2      	strh	r2, [r4, #12]
    5c98:	e022      	b.n	5ce0 <__sflush_r+0x110>
    5c9a:	6926      	ldr	r6, [r4, #16]
    5c9c:	2e00      	cmp	r6, #0
    5c9e:	d0be      	beq.n	5c1e <__sflush_r+0x4e>
    5ca0:	6827      	ldr	r7, [r4, #0]
    5ca2:	2200      	movs	r2, #0
    5ca4:	1bbf      	subs	r7, r7, r6
    5ca6:	9701      	str	r7, [sp, #4]
    5ca8:	6026      	str	r6, [r4, #0]
    5caa:	0799      	lsls	r1, r3, #30
    5cac:	d100      	bne.n	5cb0 <__sflush_r+0xe0>
    5cae:	6962      	ldr	r2, [r4, #20]
    5cb0:	60a2      	str	r2, [r4, #8]
    5cb2:	9f01      	ldr	r7, [sp, #4]
    5cb4:	2f00      	cmp	r7, #0
    5cb6:	ddb2      	ble.n	5c1e <__sflush_r+0x4e>
    5cb8:	1c28      	adds	r0, r5, #0
    5cba:	6a21      	ldr	r1, [r4, #32]
    5cbc:	1c32      	adds	r2, r6, #0
    5cbe:	9b01      	ldr	r3, [sp, #4]
    5cc0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    5cc2:	47b8      	blx	r7
    5cc4:	2800      	cmp	r0, #0
    5cc6:	dc06      	bgt.n	5cd6 <__sflush_r+0x106>
    5cc8:	89a3      	ldrh	r3, [r4, #12]
    5cca:	2240      	movs	r2, #64	; 0x40
    5ccc:	4313      	orrs	r3, r2
    5cce:	2001      	movs	r0, #1
    5cd0:	81a3      	strh	r3, [r4, #12]
    5cd2:	4240      	negs	r0, r0
    5cd4:	e004      	b.n	5ce0 <__sflush_r+0x110>
    5cd6:	9f01      	ldr	r7, [sp, #4]
    5cd8:	1836      	adds	r6, r6, r0
    5cda:	1a3f      	subs	r7, r7, r0
    5cdc:	9701      	str	r7, [sp, #4]
    5cde:	e7e8      	b.n	5cb2 <__sflush_r+0xe2>
    5ce0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00005ce4 <_fflush_r>:
    5ce4:	690a      	ldr	r2, [r1, #16]
    5ce6:	b538      	push	{r3, r4, r5, lr}
    5ce8:	1c05      	adds	r5, r0, #0
    5cea:	1c0c      	adds	r4, r1, #0
    5cec:	2a00      	cmp	r2, #0
    5cee:	d101      	bne.n	5cf4 <_fflush_r+0x10>
    5cf0:	2000      	movs	r0, #0
    5cf2:	e01c      	b.n	5d2e <_fflush_r+0x4a>
    5cf4:	2800      	cmp	r0, #0
    5cf6:	d004      	beq.n	5d02 <_fflush_r+0x1e>
    5cf8:	6983      	ldr	r3, [r0, #24]
    5cfa:	2b00      	cmp	r3, #0
    5cfc:	d101      	bne.n	5d02 <_fflush_r+0x1e>
    5cfe:	f000 f871 	bl	5de4 <__sinit>
    5d02:	4b0b      	ldr	r3, [pc, #44]	; (5d30 <_fflush_r+0x4c>)
    5d04:	429c      	cmp	r4, r3
    5d06:	d101      	bne.n	5d0c <_fflush_r+0x28>
    5d08:	686c      	ldr	r4, [r5, #4]
    5d0a:	e008      	b.n	5d1e <_fflush_r+0x3a>
    5d0c:	4b09      	ldr	r3, [pc, #36]	; (5d34 <_fflush_r+0x50>)
    5d0e:	429c      	cmp	r4, r3
    5d10:	d101      	bne.n	5d16 <_fflush_r+0x32>
    5d12:	68ac      	ldr	r4, [r5, #8]
    5d14:	e003      	b.n	5d1e <_fflush_r+0x3a>
    5d16:	4b08      	ldr	r3, [pc, #32]	; (5d38 <_fflush_r+0x54>)
    5d18:	429c      	cmp	r4, r3
    5d1a:	d100      	bne.n	5d1e <_fflush_r+0x3a>
    5d1c:	68ec      	ldr	r4, [r5, #12]
    5d1e:	220c      	movs	r2, #12
    5d20:	5ea3      	ldrsh	r3, [r4, r2]
    5d22:	2b00      	cmp	r3, #0
    5d24:	d0e4      	beq.n	5cf0 <_fflush_r+0xc>
    5d26:	1c28      	adds	r0, r5, #0
    5d28:	1c21      	adds	r1, r4, #0
    5d2a:	f7ff ff51 	bl	5bd0 <__sflush_r>
    5d2e:	bd38      	pop	{r3, r4, r5, pc}
    5d30:	0000a184 	.word	0x0000a184
    5d34:	0000a1a4 	.word	0x0000a1a4
    5d38:	0000a1c4 	.word	0x0000a1c4

00005d3c <_cleanup_r>:
    5d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5d3e:	1c04      	adds	r4, r0, #0
    5d40:	1c07      	adds	r7, r0, #0
    5d42:	3448      	adds	r4, #72	; 0x48
    5d44:	2c00      	cmp	r4, #0
    5d46:	d012      	beq.n	5d6e <_cleanup_r+0x32>
    5d48:	68a5      	ldr	r5, [r4, #8]
    5d4a:	6866      	ldr	r6, [r4, #4]
    5d4c:	3e01      	subs	r6, #1
    5d4e:	d40c      	bmi.n	5d6a <_cleanup_r+0x2e>
    5d50:	89ab      	ldrh	r3, [r5, #12]
    5d52:	2b01      	cmp	r3, #1
    5d54:	d907      	bls.n	5d66 <_cleanup_r+0x2a>
    5d56:	220e      	movs	r2, #14
    5d58:	5eab      	ldrsh	r3, [r5, r2]
    5d5a:	3301      	adds	r3, #1
    5d5c:	d003      	beq.n	5d66 <_cleanup_r+0x2a>
    5d5e:	1c38      	adds	r0, r7, #0
    5d60:	1c29      	adds	r1, r5, #0
    5d62:	f7ff ffbf 	bl	5ce4 <_fflush_r>
    5d66:	3568      	adds	r5, #104	; 0x68
    5d68:	e7f0      	b.n	5d4c <_cleanup_r+0x10>
    5d6a:	6824      	ldr	r4, [r4, #0]
    5d6c:	e7ea      	b.n	5d44 <_cleanup_r+0x8>
    5d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005d70 <std.isra.0>:
    5d70:	2300      	movs	r3, #0
    5d72:	b510      	push	{r4, lr}
    5d74:	1c04      	adds	r4, r0, #0
    5d76:	6003      	str	r3, [r0, #0]
    5d78:	6043      	str	r3, [r0, #4]
    5d7a:	6083      	str	r3, [r0, #8]
    5d7c:	8181      	strh	r1, [r0, #12]
    5d7e:	6643      	str	r3, [r0, #100]	; 0x64
    5d80:	81c2      	strh	r2, [r0, #14]
    5d82:	6103      	str	r3, [r0, #16]
    5d84:	6143      	str	r3, [r0, #20]
    5d86:	6183      	str	r3, [r0, #24]
    5d88:	1c19      	adds	r1, r3, #0
    5d8a:	2208      	movs	r2, #8
    5d8c:	305c      	adds	r0, #92	; 0x5c
    5d8e:	f7fd fa82 	bl	3296 <memset>
    5d92:	4b05      	ldr	r3, [pc, #20]	; (5da8 <std.isra.0+0x38>)
    5d94:	6224      	str	r4, [r4, #32]
    5d96:	6263      	str	r3, [r4, #36]	; 0x24
    5d98:	4b04      	ldr	r3, [pc, #16]	; (5dac <std.isra.0+0x3c>)
    5d9a:	62a3      	str	r3, [r4, #40]	; 0x28
    5d9c:	4b04      	ldr	r3, [pc, #16]	; (5db0 <std.isra.0+0x40>)
    5d9e:	62e3      	str	r3, [r4, #44]	; 0x2c
    5da0:	4b04      	ldr	r3, [pc, #16]	; (5db4 <std.isra.0+0x44>)
    5da2:	6323      	str	r3, [r4, #48]	; 0x30
    5da4:	bd10      	pop	{r4, pc}
    5da6:	46c0      	nop			; (mov r8, r8)
    5da8:	00006f89 	.word	0x00006f89
    5dac:	00006fb1 	.word	0x00006fb1
    5db0:	00006fe9 	.word	0x00006fe9
    5db4:	00007015 	.word	0x00007015

00005db8 <__sfmoreglue>:
    5db8:	b570      	push	{r4, r5, r6, lr}
    5dba:	1e4b      	subs	r3, r1, #1
    5dbc:	2568      	movs	r5, #104	; 0x68
    5dbe:	435d      	muls	r5, r3
    5dc0:	1c0e      	adds	r6, r1, #0
    5dc2:	1c29      	adds	r1, r5, #0
    5dc4:	3174      	adds	r1, #116	; 0x74
    5dc6:	f001 f84f 	bl	6e68 <_malloc_r>
    5dca:	1e04      	subs	r4, r0, #0
    5dcc:	d008      	beq.n	5de0 <__sfmoreglue+0x28>
    5dce:	2100      	movs	r1, #0
    5dd0:	6001      	str	r1, [r0, #0]
    5dd2:	6046      	str	r6, [r0, #4]
    5dd4:	1c2a      	adds	r2, r5, #0
    5dd6:	300c      	adds	r0, #12
    5dd8:	60a0      	str	r0, [r4, #8]
    5dda:	3268      	adds	r2, #104	; 0x68
    5ddc:	f7fd fa5b 	bl	3296 <memset>
    5de0:	1c20      	adds	r0, r4, #0
    5de2:	bd70      	pop	{r4, r5, r6, pc}

00005de4 <__sinit>:
    5de4:	6983      	ldr	r3, [r0, #24]
    5de6:	b513      	push	{r0, r1, r4, lr}
    5de8:	1c04      	adds	r4, r0, #0
    5dea:	2b00      	cmp	r3, #0
    5dec:	d127      	bne.n	5e3e <__sinit+0x5a>
    5dee:	6483      	str	r3, [r0, #72]	; 0x48
    5df0:	64c3      	str	r3, [r0, #76]	; 0x4c
    5df2:	6503      	str	r3, [r0, #80]	; 0x50
    5df4:	4b12      	ldr	r3, [pc, #72]	; (5e40 <__sinit+0x5c>)
    5df6:	4a13      	ldr	r2, [pc, #76]	; (5e44 <__sinit+0x60>)
    5df8:	681b      	ldr	r3, [r3, #0]
    5dfa:	6282      	str	r2, [r0, #40]	; 0x28
    5dfc:	4298      	cmp	r0, r3
    5dfe:	d101      	bne.n	5e04 <__sinit+0x20>
    5e00:	2301      	movs	r3, #1
    5e02:	6183      	str	r3, [r0, #24]
    5e04:	1c20      	adds	r0, r4, #0
    5e06:	f000 f81f 	bl	5e48 <__sfp>
    5e0a:	6060      	str	r0, [r4, #4]
    5e0c:	1c20      	adds	r0, r4, #0
    5e0e:	f000 f81b 	bl	5e48 <__sfp>
    5e12:	60a0      	str	r0, [r4, #8]
    5e14:	1c20      	adds	r0, r4, #0
    5e16:	f000 f817 	bl	5e48 <__sfp>
    5e1a:	2104      	movs	r1, #4
    5e1c:	60e0      	str	r0, [r4, #12]
    5e1e:	2200      	movs	r2, #0
    5e20:	6860      	ldr	r0, [r4, #4]
    5e22:	f7ff ffa5 	bl	5d70 <std.isra.0>
    5e26:	68a0      	ldr	r0, [r4, #8]
    5e28:	2109      	movs	r1, #9
    5e2a:	2201      	movs	r2, #1
    5e2c:	f7ff ffa0 	bl	5d70 <std.isra.0>
    5e30:	68e0      	ldr	r0, [r4, #12]
    5e32:	2112      	movs	r1, #18
    5e34:	2202      	movs	r2, #2
    5e36:	f7ff ff9b 	bl	5d70 <std.isra.0>
    5e3a:	2301      	movs	r3, #1
    5e3c:	61a3      	str	r3, [r4, #24]
    5e3e:	bd13      	pop	{r0, r1, r4, pc}
    5e40:	00009fd8 	.word	0x00009fd8
    5e44:	00005d3d 	.word	0x00005d3d

00005e48 <__sfp>:
    5e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5e4a:	4b1d      	ldr	r3, [pc, #116]	; (5ec0 <__sfp+0x78>)
    5e4c:	1c07      	adds	r7, r0, #0
    5e4e:	681e      	ldr	r6, [r3, #0]
    5e50:	69b2      	ldr	r2, [r6, #24]
    5e52:	2a00      	cmp	r2, #0
    5e54:	d102      	bne.n	5e5c <__sfp+0x14>
    5e56:	1c30      	adds	r0, r6, #0
    5e58:	f7ff ffc4 	bl	5de4 <__sinit>
    5e5c:	3648      	adds	r6, #72	; 0x48
    5e5e:	68b4      	ldr	r4, [r6, #8]
    5e60:	6873      	ldr	r3, [r6, #4]
    5e62:	3b01      	subs	r3, #1
    5e64:	d405      	bmi.n	5e72 <__sfp+0x2a>
    5e66:	220c      	movs	r2, #12
    5e68:	5ea5      	ldrsh	r5, [r4, r2]
    5e6a:	2d00      	cmp	r5, #0
    5e6c:	d010      	beq.n	5e90 <__sfp+0x48>
    5e6e:	3468      	adds	r4, #104	; 0x68
    5e70:	e7f7      	b.n	5e62 <__sfp+0x1a>
    5e72:	6833      	ldr	r3, [r6, #0]
    5e74:	2b00      	cmp	r3, #0
    5e76:	d106      	bne.n	5e86 <__sfp+0x3e>
    5e78:	1c38      	adds	r0, r7, #0
    5e7a:	2104      	movs	r1, #4
    5e7c:	f7ff ff9c 	bl	5db8 <__sfmoreglue>
    5e80:	6030      	str	r0, [r6, #0]
    5e82:	2800      	cmp	r0, #0
    5e84:	d001      	beq.n	5e8a <__sfp+0x42>
    5e86:	6836      	ldr	r6, [r6, #0]
    5e88:	e7e9      	b.n	5e5e <__sfp+0x16>
    5e8a:	230c      	movs	r3, #12
    5e8c:	603b      	str	r3, [r7, #0]
    5e8e:	e016      	b.n	5ebe <__sfp+0x76>
    5e90:	2301      	movs	r3, #1
    5e92:	425b      	negs	r3, r3
    5e94:	81e3      	strh	r3, [r4, #14]
    5e96:	1c20      	adds	r0, r4, #0
    5e98:	2301      	movs	r3, #1
    5e9a:	81a3      	strh	r3, [r4, #12]
    5e9c:	6665      	str	r5, [r4, #100]	; 0x64
    5e9e:	6025      	str	r5, [r4, #0]
    5ea0:	60a5      	str	r5, [r4, #8]
    5ea2:	6065      	str	r5, [r4, #4]
    5ea4:	6125      	str	r5, [r4, #16]
    5ea6:	6165      	str	r5, [r4, #20]
    5ea8:	61a5      	str	r5, [r4, #24]
    5eaa:	305c      	adds	r0, #92	; 0x5c
    5eac:	1c29      	adds	r1, r5, #0
    5eae:	2208      	movs	r2, #8
    5eb0:	f7fd f9f1 	bl	3296 <memset>
    5eb4:	6365      	str	r5, [r4, #52]	; 0x34
    5eb6:	63a5      	str	r5, [r4, #56]	; 0x38
    5eb8:	64a5      	str	r5, [r4, #72]	; 0x48
    5eba:	64e5      	str	r5, [r4, #76]	; 0x4c
    5ebc:	1c20      	adds	r0, r4, #0
    5ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5ec0:	00009fd8 	.word	0x00009fd8

00005ec4 <rshift>:
    5ec4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5ec6:	1c03      	adds	r3, r0, #0
    5ec8:	6906      	ldr	r6, [r0, #16]
    5eca:	3314      	adds	r3, #20
    5ecc:	114c      	asrs	r4, r1, #5
    5ece:	1c1a      	adds	r2, r3, #0
    5ed0:	42b4      	cmp	r4, r6
    5ed2:	da27      	bge.n	5f24 <rshift+0x60>
    5ed4:	00b6      	lsls	r6, r6, #2
    5ed6:	199e      	adds	r6, r3, r6
    5ed8:	00a4      	lsls	r4, r4, #2
    5eda:	221f      	movs	r2, #31
    5edc:	9601      	str	r6, [sp, #4]
    5ede:	191c      	adds	r4, r3, r4
    5ee0:	4011      	ands	r1, r2
    5ee2:	d101      	bne.n	5ee8 <rshift+0x24>
    5ee4:	1c19      	adds	r1, r3, #0
    5ee6:	e016      	b.n	5f16 <rshift+0x52>
    5ee8:	2220      	movs	r2, #32
    5eea:	cc20      	ldmia	r4!, {r5}
    5eec:	1a52      	subs	r2, r2, r1
    5eee:	4694      	mov	ip, r2
    5ef0:	40cd      	lsrs	r5, r1
    5ef2:	1c1f      	adds	r7, r3, #0
    5ef4:	9e01      	ldr	r6, [sp, #4]
    5ef6:	1c3a      	adds	r2, r7, #0
    5ef8:	42b4      	cmp	r4, r6
    5efa:	d207      	bcs.n	5f0c <rshift+0x48>
    5efc:	6822      	ldr	r2, [r4, #0]
    5efe:	4666      	mov	r6, ip
    5f00:	40b2      	lsls	r2, r6
    5f02:	4315      	orrs	r5, r2
    5f04:	c720      	stmia	r7!, {r5}
    5f06:	cc20      	ldmia	r4!, {r5}
    5f08:	40cd      	lsrs	r5, r1
    5f0a:	e7f3      	b.n	5ef4 <rshift+0x30>
    5f0c:	603d      	str	r5, [r7, #0]
    5f0e:	2d00      	cmp	r5, #0
    5f10:	d008      	beq.n	5f24 <rshift+0x60>
    5f12:	3204      	adds	r2, #4
    5f14:	e006      	b.n	5f24 <rshift+0x60>
    5f16:	9d01      	ldr	r5, [sp, #4]
    5f18:	1c0a      	adds	r2, r1, #0
    5f1a:	42ac      	cmp	r4, r5
    5f1c:	d202      	bcs.n	5f24 <rshift+0x60>
    5f1e:	cc04      	ldmia	r4!, {r2}
    5f20:	c104      	stmia	r1!, {r2}
    5f22:	e7f8      	b.n	5f16 <rshift+0x52>
    5f24:	1ad3      	subs	r3, r2, r3
    5f26:	109b      	asrs	r3, r3, #2
    5f28:	6103      	str	r3, [r0, #16]
    5f2a:	d100      	bne.n	5f2e <rshift+0x6a>
    5f2c:	6143      	str	r3, [r0, #20]
    5f2e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00005f30 <__hexdig_fun>:
    5f30:	1c02      	adds	r2, r0, #0
    5f32:	3a30      	subs	r2, #48	; 0x30
    5f34:	1c03      	adds	r3, r0, #0
    5f36:	2a09      	cmp	r2, #9
    5f38:	d801      	bhi.n	5f3e <__hexdig_fun+0xe>
    5f3a:	3b20      	subs	r3, #32
    5f3c:	e00b      	b.n	5f56 <__hexdig_fun+0x26>
    5f3e:	1c02      	adds	r2, r0, #0
    5f40:	3a61      	subs	r2, #97	; 0x61
    5f42:	2a05      	cmp	r2, #5
    5f44:	d801      	bhi.n	5f4a <__hexdig_fun+0x1a>
    5f46:	3b47      	subs	r3, #71	; 0x47
    5f48:	e005      	b.n	5f56 <__hexdig_fun+0x26>
    5f4a:	1c1a      	adds	r2, r3, #0
    5f4c:	3a41      	subs	r2, #65	; 0x41
    5f4e:	2000      	movs	r0, #0
    5f50:	2a05      	cmp	r2, #5
    5f52:	d801      	bhi.n	5f58 <__hexdig_fun+0x28>
    5f54:	3b27      	subs	r3, #39	; 0x27
    5f56:	b2d8      	uxtb	r0, r3
    5f58:	4770      	bx	lr

00005f5a <__gethex>:
    5f5a:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f5c:	b08f      	sub	sp, #60	; 0x3c
    5f5e:	9206      	str	r2, [sp, #24]
    5f60:	930c      	str	r3, [sp, #48]	; 0x30
    5f62:	910a      	str	r1, [sp, #40]	; 0x28
    5f64:	9008      	str	r0, [sp, #32]
    5f66:	f000 fac1 	bl	64ec <_localeconv_r>
    5f6a:	6800      	ldr	r0, [r0, #0]
    5f6c:	900b      	str	r0, [sp, #44]	; 0x2c
    5f6e:	f7fd fa63 	bl	3438 <strlen>
    5f72:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5f74:	9007      	str	r0, [sp, #28]
    5f76:	182b      	adds	r3, r5, r0
    5f78:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    5f7a:	3b01      	subs	r3, #1
    5f7c:	781b      	ldrb	r3, [r3, #0]
    5f7e:	682a      	ldr	r2, [r5, #0]
    5f80:	930d      	str	r3, [sp, #52]	; 0x34
    5f82:	1c93      	adds	r3, r2, #2
    5f84:	9305      	str	r3, [sp, #20]
    5f86:	9d05      	ldr	r5, [sp, #20]
    5f88:	1a99      	subs	r1, r3, r2
    5f8a:	7828      	ldrb	r0, [r5, #0]
    5f8c:	3902      	subs	r1, #2
    5f8e:	9109      	str	r1, [sp, #36]	; 0x24
    5f90:	3301      	adds	r3, #1
    5f92:	2830      	cmp	r0, #48	; 0x30
    5f94:	d0f6      	beq.n	5f84 <__gethex+0x2a>
    5f96:	f7ff ffcb 	bl	5f30 <__hexdig_fun>
    5f9a:	1e06      	subs	r6, r0, #0
    5f9c:	d11f      	bne.n	5fde <__gethex+0x84>
    5f9e:	9805      	ldr	r0, [sp, #20]
    5fa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5fa2:	9a07      	ldr	r2, [sp, #28]
    5fa4:	f001 f83c 	bl	7020 <strncmp>
    5fa8:	2800      	cmp	r0, #0
    5faa:	d13b      	bne.n	6024 <__gethex+0xca>
    5fac:	9807      	ldr	r0, [sp, #28]
    5fae:	182f      	adds	r7, r5, r0
    5fb0:	7838      	ldrb	r0, [r7, #0]
    5fb2:	f7ff ffbd 	bl	5f30 <__hexdig_fun>
    5fb6:	2800      	cmp	r0, #0
    5fb8:	d037      	beq.n	602a <__gethex+0xd0>
    5fba:	9705      	str	r7, [sp, #20]
    5fbc:	9d05      	ldr	r5, [sp, #20]
    5fbe:	7828      	ldrb	r0, [r5, #0]
    5fc0:	2830      	cmp	r0, #48	; 0x30
    5fc2:	d103      	bne.n	5fcc <__gethex+0x72>
    5fc4:	9d05      	ldr	r5, [sp, #20]
    5fc6:	3501      	adds	r5, #1
    5fc8:	9505      	str	r5, [sp, #20]
    5fca:	e7f7      	b.n	5fbc <__gethex+0x62>
    5fcc:	f7ff ffb0 	bl	5f30 <__hexdig_fun>
    5fd0:	4245      	negs	r5, r0
    5fd2:	4145      	adcs	r5, r0
    5fd4:	9503      	str	r5, [sp, #12]
    5fd6:	2501      	movs	r5, #1
    5fd8:	1c3e      	adds	r6, r7, #0
    5fda:	9509      	str	r5, [sp, #36]	; 0x24
    5fdc:	e002      	b.n	5fe4 <__gethex+0x8a>
    5fde:	2500      	movs	r5, #0
    5fe0:	9503      	str	r5, [sp, #12]
    5fe2:	1c2e      	adds	r6, r5, #0
    5fe4:	9f05      	ldr	r7, [sp, #20]
    5fe6:	7838      	ldrb	r0, [r7, #0]
    5fe8:	f7ff ffa2 	bl	5f30 <__hexdig_fun>
    5fec:	2800      	cmp	r0, #0
    5fee:	d001      	beq.n	5ff4 <__gethex+0x9a>
    5ff0:	3701      	adds	r7, #1
    5ff2:	e7f8      	b.n	5fe6 <__gethex+0x8c>
    5ff4:	1c38      	adds	r0, r7, #0
    5ff6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5ff8:	9a07      	ldr	r2, [sp, #28]
    5ffa:	f001 f811 	bl	7020 <strncmp>
    5ffe:	2800      	cmp	r0, #0
    6000:	d10b      	bne.n	601a <__gethex+0xc0>
    6002:	2e00      	cmp	r6, #0
    6004:	d10b      	bne.n	601e <__gethex+0xc4>
    6006:	9d07      	ldr	r5, [sp, #28]
    6008:	197f      	adds	r7, r7, r5
    600a:	1c3e      	adds	r6, r7, #0
    600c:	7838      	ldrb	r0, [r7, #0]
    600e:	f7ff ff8f 	bl	5f30 <__hexdig_fun>
    6012:	2800      	cmp	r0, #0
    6014:	d001      	beq.n	601a <__gethex+0xc0>
    6016:	3701      	adds	r7, #1
    6018:	e7f8      	b.n	600c <__gethex+0xb2>
    601a:	2e00      	cmp	r6, #0
    601c:	d009      	beq.n	6032 <__gethex+0xd8>
    601e:	1bf6      	subs	r6, r6, r7
    6020:	00b6      	lsls	r6, r6, #2
    6022:	e006      	b.n	6032 <__gethex+0xd8>
    6024:	9f05      	ldr	r7, [sp, #20]
    6026:	9604      	str	r6, [sp, #16]
    6028:	e000      	b.n	602c <__gethex+0xd2>
    602a:	9004      	str	r0, [sp, #16]
    602c:	2501      	movs	r5, #1
    602e:	9503      	str	r5, [sp, #12]
    6030:	e000      	b.n	6034 <__gethex+0xda>
    6032:	9604      	str	r6, [sp, #16]
    6034:	783b      	ldrb	r3, [r7, #0]
    6036:	2b50      	cmp	r3, #80	; 0x50
    6038:	d001      	beq.n	603e <__gethex+0xe4>
    603a:	2b70      	cmp	r3, #112	; 0x70
    603c:	d127      	bne.n	608e <__gethex+0x134>
    603e:	787b      	ldrb	r3, [r7, #1]
    6040:	2b2b      	cmp	r3, #43	; 0x2b
    6042:	d004      	beq.n	604e <__gethex+0xf4>
    6044:	2b2d      	cmp	r3, #45	; 0x2d
    6046:	d004      	beq.n	6052 <__gethex+0xf8>
    6048:	1c7c      	adds	r4, r7, #1
    604a:	2600      	movs	r6, #0
    604c:	e003      	b.n	6056 <__gethex+0xfc>
    604e:	2600      	movs	r6, #0
    6050:	e000      	b.n	6054 <__gethex+0xfa>
    6052:	2601      	movs	r6, #1
    6054:	1cbc      	adds	r4, r7, #2
    6056:	7820      	ldrb	r0, [r4, #0]
    6058:	f7ff ff6a 	bl	5f30 <__hexdig_fun>
    605c:	1e43      	subs	r3, r0, #1
    605e:	b2db      	uxtb	r3, r3
    6060:	1c05      	adds	r5, r0, #0
    6062:	2b18      	cmp	r3, #24
    6064:	d813      	bhi.n	608e <__gethex+0x134>
    6066:	3401      	adds	r4, #1
    6068:	7820      	ldrb	r0, [r4, #0]
    606a:	f7ff ff61 	bl	5f30 <__hexdig_fun>
    606e:	1e43      	subs	r3, r0, #1
    6070:	b2db      	uxtb	r3, r3
    6072:	3d10      	subs	r5, #16
    6074:	2b18      	cmp	r3, #24
    6076:	d803      	bhi.n	6080 <__gethex+0x126>
    6078:	230a      	movs	r3, #10
    607a:	435d      	muls	r5, r3
    607c:	182d      	adds	r5, r5, r0
    607e:	e7f2      	b.n	6066 <__gethex+0x10c>
    6080:	2e00      	cmp	r6, #0
    6082:	d000      	beq.n	6086 <__gethex+0x12c>
    6084:	426d      	negs	r5, r5
    6086:	9804      	ldr	r0, [sp, #16]
    6088:	1940      	adds	r0, r0, r5
    608a:	9004      	str	r0, [sp, #16]
    608c:	e000      	b.n	6090 <__gethex+0x136>
    608e:	1c3c      	adds	r4, r7, #0
    6090:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    6092:	602c      	str	r4, [r5, #0]
    6094:	9d03      	ldr	r5, [sp, #12]
    6096:	2d00      	cmp	r5, #0
    6098:	d006      	beq.n	60a8 <__gethex+0x14e>
    609a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    609c:	2006      	movs	r0, #6
    609e:	426b      	negs	r3, r5
    60a0:	416b      	adcs	r3, r5
    60a2:	425b      	negs	r3, r3
    60a4:	4018      	ands	r0, r3
    60a6:	e174      	b.n	6392 <__gethex+0x438>
    60a8:	9d05      	ldr	r5, [sp, #20]
    60aa:	9903      	ldr	r1, [sp, #12]
    60ac:	1b7b      	subs	r3, r7, r5
    60ae:	3b01      	subs	r3, #1
    60b0:	2b07      	cmp	r3, #7
    60b2:	dd02      	ble.n	60ba <__gethex+0x160>
    60b4:	3101      	adds	r1, #1
    60b6:	105b      	asrs	r3, r3, #1
    60b8:	e7fa      	b.n	60b0 <__gethex+0x156>
    60ba:	9808      	ldr	r0, [sp, #32]
    60bc:	f000 fa7f 	bl	65be <_Balloc>
    60c0:	1c05      	adds	r5, r0, #0
    60c2:	3514      	adds	r5, #20
    60c4:	9503      	str	r5, [sp, #12]
    60c6:	9509      	str	r5, [sp, #36]	; 0x24
    60c8:	2500      	movs	r5, #0
    60ca:	1c04      	adds	r4, r0, #0
    60cc:	1c2e      	adds	r6, r5, #0
    60ce:	9a05      	ldr	r2, [sp, #20]
    60d0:	4297      	cmp	r7, r2
    60d2:	d927      	bls.n	6124 <__gethex+0x1ca>
    60d4:	3f01      	subs	r7, #1
    60d6:	783b      	ldrb	r3, [r7, #0]
    60d8:	980d      	ldr	r0, [sp, #52]	; 0x34
    60da:	970a      	str	r7, [sp, #40]	; 0x28
    60dc:	4283      	cmp	r3, r0
    60de:	d008      	beq.n	60f2 <__gethex+0x198>
    60e0:	2e20      	cmp	r6, #32
    60e2:	d114      	bne.n	610e <__gethex+0x1b4>
    60e4:	9809      	ldr	r0, [sp, #36]	; 0x24
    60e6:	6005      	str	r5, [r0, #0]
    60e8:	3004      	adds	r0, #4
    60ea:	2500      	movs	r5, #0
    60ec:	9009      	str	r0, [sp, #36]	; 0x24
    60ee:	1c2e      	adds	r6, r5, #0
    60f0:	e00d      	b.n	610e <__gethex+0x1b4>
    60f2:	990a      	ldr	r1, [sp, #40]	; 0x28
    60f4:	9a07      	ldr	r2, [sp, #28]
    60f6:	9b05      	ldr	r3, [sp, #20]
    60f8:	1a8f      	subs	r7, r1, r2
    60fa:	3701      	adds	r7, #1
    60fc:	429f      	cmp	r7, r3
    60fe:	d3ef      	bcc.n	60e0 <__gethex+0x186>
    6100:	1c38      	adds	r0, r7, #0
    6102:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6104:	f000 ff8c 	bl	7020 <strncmp>
    6108:	2800      	cmp	r0, #0
    610a:	d0e0      	beq.n	60ce <__gethex+0x174>
    610c:	e7e8      	b.n	60e0 <__gethex+0x186>
    610e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6110:	7808      	ldrb	r0, [r1, #0]
    6112:	f7ff ff0d 	bl	5f30 <__hexdig_fun>
    6116:	230f      	movs	r3, #15
    6118:	4018      	ands	r0, r3
    611a:	40b0      	lsls	r0, r6
    611c:	4305      	orrs	r5, r0
    611e:	3604      	adds	r6, #4
    6120:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    6122:	e7d4      	b.n	60ce <__gethex+0x174>
    6124:	9e09      	ldr	r6, [sp, #36]	; 0x24
    6126:	9b03      	ldr	r3, [sp, #12]
    6128:	c620      	stmia	r6!, {r5}
    612a:	1af6      	subs	r6, r6, r3
    612c:	10b6      	asrs	r6, r6, #2
    612e:	6126      	str	r6, [r4, #16]
    6130:	1c28      	adds	r0, r5, #0
    6132:	f000 fb13 	bl	675c <__hi0bits>
    6136:	9d06      	ldr	r5, [sp, #24]
    6138:	0176      	lsls	r6, r6, #5
    613a:	682f      	ldr	r7, [r5, #0]
    613c:	1a36      	subs	r6, r6, r0
    613e:	42be      	cmp	r6, r7
    6140:	dd27      	ble.n	6192 <__gethex+0x238>
    6142:	1bf6      	subs	r6, r6, r7
    6144:	1c20      	adds	r0, r4, #0
    6146:	1c31      	adds	r1, r6, #0
    6148:	f000 fe16 	bl	6d78 <__any_on>
    614c:	2500      	movs	r5, #0
    614e:	42a8      	cmp	r0, r5
    6150:	d017      	beq.n	6182 <__gethex+0x228>
    6152:	1e73      	subs	r3, r6, #1
    6154:	221f      	movs	r2, #31
    6156:	2501      	movs	r5, #1
    6158:	401a      	ands	r2, r3
    615a:	1c28      	adds	r0, r5, #0
    615c:	4090      	lsls	r0, r2
    615e:	1159      	asrs	r1, r3, #5
    6160:	1c02      	adds	r2, r0, #0
    6162:	9803      	ldr	r0, [sp, #12]
    6164:	0089      	lsls	r1, r1, #2
    6166:	5809      	ldr	r1, [r1, r0]
    6168:	4211      	tst	r1, r2
    616a:	d00a      	beq.n	6182 <__gethex+0x228>
    616c:	42ab      	cmp	r3, r5
    616e:	dc01      	bgt.n	6174 <__gethex+0x21a>
    6170:	2502      	movs	r5, #2
    6172:	e006      	b.n	6182 <__gethex+0x228>
    6174:	1eb1      	subs	r1, r6, #2
    6176:	1c20      	adds	r0, r4, #0
    6178:	f000 fdfe 	bl	6d78 <__any_on>
    617c:	2800      	cmp	r0, #0
    617e:	d0f7      	beq.n	6170 <__gethex+0x216>
    6180:	2503      	movs	r5, #3
    6182:	1c31      	adds	r1, r6, #0
    6184:	1c20      	adds	r0, r4, #0
    6186:	f7ff fe9d 	bl	5ec4 <rshift>
    618a:	9904      	ldr	r1, [sp, #16]
    618c:	1989      	adds	r1, r1, r6
    618e:	9104      	str	r1, [sp, #16]
    6190:	e00f      	b.n	61b2 <__gethex+0x258>
    6192:	2500      	movs	r5, #0
    6194:	42be      	cmp	r6, r7
    6196:	da0c      	bge.n	61b2 <__gethex+0x258>
    6198:	1bbe      	subs	r6, r7, r6
    619a:	1c21      	adds	r1, r4, #0
    619c:	1c32      	adds	r2, r6, #0
    619e:	9808      	ldr	r0, [sp, #32]
    61a0:	f000 fc10 	bl	69c4 <__lshift>
    61a4:	9a04      	ldr	r2, [sp, #16]
    61a6:	1c03      	adds	r3, r0, #0
    61a8:	1b92      	subs	r2, r2, r6
    61aa:	3314      	adds	r3, #20
    61ac:	1c04      	adds	r4, r0, #0
    61ae:	9204      	str	r2, [sp, #16]
    61b0:	9303      	str	r3, [sp, #12]
    61b2:	9806      	ldr	r0, [sp, #24]
    61b4:	9904      	ldr	r1, [sp, #16]
    61b6:	6880      	ldr	r0, [r0, #8]
    61b8:	4281      	cmp	r1, r0
    61ba:	dd08      	ble.n	61ce <__gethex+0x274>
    61bc:	9808      	ldr	r0, [sp, #32]
    61be:	1c21      	adds	r1, r4, #0
    61c0:	f000 fa35 	bl	662e <_Bfree>
    61c4:	9d14      	ldr	r5, [sp, #80]	; 0x50
    61c6:	2300      	movs	r3, #0
    61c8:	602b      	str	r3, [r5, #0]
    61ca:	20a3      	movs	r0, #163	; 0xa3
    61cc:	e0e1      	b.n	6392 <__gethex+0x438>
    61ce:	9806      	ldr	r0, [sp, #24]
    61d0:	9904      	ldr	r1, [sp, #16]
    61d2:	6846      	ldr	r6, [r0, #4]
    61d4:	42b1      	cmp	r1, r6
    61d6:	da54      	bge.n	6282 <__gethex+0x328>
    61d8:	1a76      	subs	r6, r6, r1
    61da:	42be      	cmp	r6, r7
    61dc:	db2d      	blt.n	623a <__gethex+0x2e0>
    61de:	68c3      	ldr	r3, [r0, #12]
    61e0:	2b02      	cmp	r3, #2
    61e2:	d01a      	beq.n	621a <__gethex+0x2c0>
    61e4:	2b03      	cmp	r3, #3
    61e6:	d01c      	beq.n	6222 <__gethex+0x2c8>
    61e8:	2b01      	cmp	r3, #1
    61ea:	d11d      	bne.n	6228 <__gethex+0x2ce>
    61ec:	42be      	cmp	r6, r7
    61ee:	d11b      	bne.n	6228 <__gethex+0x2ce>
    61f0:	2f01      	cmp	r7, #1
    61f2:	dc0b      	bgt.n	620c <__gethex+0x2b2>
    61f4:	9a06      	ldr	r2, [sp, #24]
    61f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    61f8:	6852      	ldr	r2, [r2, #4]
    61fa:	2301      	movs	r3, #1
    61fc:	602a      	str	r2, [r5, #0]
    61fe:	9d03      	ldr	r5, [sp, #12]
    6200:	6123      	str	r3, [r4, #16]
    6202:	602b      	str	r3, [r5, #0]
    6204:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6206:	2062      	movs	r0, #98	; 0x62
    6208:	602c      	str	r4, [r5, #0]
    620a:	e0c2      	b.n	6392 <__gethex+0x438>
    620c:	1e79      	subs	r1, r7, #1
    620e:	1c20      	adds	r0, r4, #0
    6210:	f000 fdb2 	bl	6d78 <__any_on>
    6214:	2800      	cmp	r0, #0
    6216:	d1ed      	bne.n	61f4 <__gethex+0x29a>
    6218:	e006      	b.n	6228 <__gethex+0x2ce>
    621a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    621c:	2d00      	cmp	r5, #0
    621e:	d0e9      	beq.n	61f4 <__gethex+0x29a>
    6220:	e002      	b.n	6228 <__gethex+0x2ce>
    6222:	9d15      	ldr	r5, [sp, #84]	; 0x54
    6224:	2d00      	cmp	r5, #0
    6226:	d1e5      	bne.n	61f4 <__gethex+0x29a>
    6228:	9808      	ldr	r0, [sp, #32]
    622a:	1c21      	adds	r1, r4, #0
    622c:	f000 f9ff 	bl	662e <_Bfree>
    6230:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6232:	2300      	movs	r3, #0
    6234:	602b      	str	r3, [r5, #0]
    6236:	2050      	movs	r0, #80	; 0x50
    6238:	e0ab      	b.n	6392 <__gethex+0x438>
    623a:	1e70      	subs	r0, r6, #1
    623c:	9004      	str	r0, [sp, #16]
    623e:	2d00      	cmp	r5, #0
    6240:	d107      	bne.n	6252 <__gethex+0x2f8>
    6242:	2800      	cmp	r0, #0
    6244:	dd06      	ble.n	6254 <__gethex+0x2fa>
    6246:	1c20      	adds	r0, r4, #0
    6248:	9904      	ldr	r1, [sp, #16]
    624a:	f000 fd95 	bl	6d78 <__any_on>
    624e:	1c05      	adds	r5, r0, #0
    6250:	e000      	b.n	6254 <__gethex+0x2fa>
    6252:	2501      	movs	r5, #1
    6254:	9904      	ldr	r1, [sp, #16]
    6256:	9803      	ldr	r0, [sp, #12]
    6258:	114b      	asrs	r3, r1, #5
    625a:	221f      	movs	r2, #31
    625c:	009b      	lsls	r3, r3, #2
    625e:	4011      	ands	r1, r2
    6260:	581b      	ldr	r3, [r3, r0]
    6262:	2201      	movs	r2, #1
    6264:	408a      	lsls	r2, r1
    6266:	4213      	tst	r3, r2
    6268:	d001      	beq.n	626e <__gethex+0x314>
    626a:	2302      	movs	r3, #2
    626c:	431d      	orrs	r5, r3
    626e:	1c31      	adds	r1, r6, #0
    6270:	1c20      	adds	r0, r4, #0
    6272:	f7ff fe27 	bl	5ec4 <rshift>
    6276:	9906      	ldr	r1, [sp, #24]
    6278:	1bbf      	subs	r7, r7, r6
    627a:	6849      	ldr	r1, [r1, #4]
    627c:	2602      	movs	r6, #2
    627e:	9104      	str	r1, [sp, #16]
    6280:	e000      	b.n	6284 <__gethex+0x32a>
    6282:	2601      	movs	r6, #1
    6284:	2d00      	cmp	r5, #0
    6286:	d07e      	beq.n	6386 <__gethex+0x42c>
    6288:	9a06      	ldr	r2, [sp, #24]
    628a:	68d3      	ldr	r3, [r2, #12]
    628c:	2b02      	cmp	r3, #2
    628e:	d00b      	beq.n	62a8 <__gethex+0x34e>
    6290:	2b03      	cmp	r3, #3
    6292:	d00d      	beq.n	62b0 <__gethex+0x356>
    6294:	2b01      	cmp	r3, #1
    6296:	d174      	bne.n	6382 <__gethex+0x428>
    6298:	07a8      	lsls	r0, r5, #30
    629a:	d572      	bpl.n	6382 <__gethex+0x428>
    629c:	9903      	ldr	r1, [sp, #12]
    629e:	680a      	ldr	r2, [r1, #0]
    62a0:	4315      	orrs	r5, r2
    62a2:	421d      	tst	r5, r3
    62a4:	d107      	bne.n	62b6 <__gethex+0x35c>
    62a6:	e06c      	b.n	6382 <__gethex+0x428>
    62a8:	9d15      	ldr	r5, [sp, #84]	; 0x54
    62aa:	2301      	movs	r3, #1
    62ac:	1b5d      	subs	r5, r3, r5
    62ae:	9515      	str	r5, [sp, #84]	; 0x54
    62b0:	9d15      	ldr	r5, [sp, #84]	; 0x54
    62b2:	2d00      	cmp	r5, #0
    62b4:	d065      	beq.n	6382 <__gethex+0x428>
    62b6:	6925      	ldr	r5, [r4, #16]
    62b8:	1c23      	adds	r3, r4, #0
    62ba:	00a8      	lsls	r0, r5, #2
    62bc:	3314      	adds	r3, #20
    62be:	9005      	str	r0, [sp, #20]
    62c0:	1819      	adds	r1, r3, r0
    62c2:	681a      	ldr	r2, [r3, #0]
    62c4:	1c50      	adds	r0, r2, #1
    62c6:	d002      	beq.n	62ce <__gethex+0x374>
    62c8:	3201      	adds	r2, #1
    62ca:	601a      	str	r2, [r3, #0]
    62cc:	e021      	b.n	6312 <__gethex+0x3b8>
    62ce:	2200      	movs	r2, #0
    62d0:	c304      	stmia	r3!, {r2}
    62d2:	4299      	cmp	r1, r3
    62d4:	d8f5      	bhi.n	62c2 <__gethex+0x368>
    62d6:	68a1      	ldr	r1, [r4, #8]
    62d8:	428d      	cmp	r5, r1
    62da:	db12      	blt.n	6302 <__gethex+0x3a8>
    62dc:	6861      	ldr	r1, [r4, #4]
    62de:	9808      	ldr	r0, [sp, #32]
    62e0:	3101      	adds	r1, #1
    62e2:	f000 f96c 	bl	65be <_Balloc>
    62e6:	6922      	ldr	r2, [r4, #16]
    62e8:	1c21      	adds	r1, r4, #0
    62ea:	3202      	adds	r2, #2
    62ec:	9003      	str	r0, [sp, #12]
    62ee:	310c      	adds	r1, #12
    62f0:	0092      	lsls	r2, r2, #2
    62f2:	300c      	adds	r0, #12
    62f4:	f7fc ffc6 	bl	3284 <memcpy>
    62f8:	1c21      	adds	r1, r4, #0
    62fa:	9808      	ldr	r0, [sp, #32]
    62fc:	f000 f997 	bl	662e <_Bfree>
    6300:	9c03      	ldr	r4, [sp, #12]
    6302:	6923      	ldr	r3, [r4, #16]
    6304:	1c5a      	adds	r2, r3, #1
    6306:	3304      	adds	r3, #4
    6308:	009b      	lsls	r3, r3, #2
    630a:	6122      	str	r2, [r4, #16]
    630c:	18e3      	adds	r3, r4, r3
    630e:	2201      	movs	r2, #1
    6310:	605a      	str	r2, [r3, #4]
    6312:	1c22      	adds	r2, r4, #0
    6314:	3214      	adds	r2, #20
    6316:	2e02      	cmp	r6, #2
    6318:	d110      	bne.n	633c <__gethex+0x3e2>
    631a:	9d06      	ldr	r5, [sp, #24]
    631c:	682b      	ldr	r3, [r5, #0]
    631e:	3b01      	subs	r3, #1
    6320:	429f      	cmp	r7, r3
    6322:	d12c      	bne.n	637e <__gethex+0x424>
    6324:	1178      	asrs	r0, r7, #5
    6326:	0080      	lsls	r0, r0, #2
    6328:	211f      	movs	r1, #31
    632a:	2301      	movs	r3, #1
    632c:	4039      	ands	r1, r7
    632e:	1c1d      	adds	r5, r3, #0
    6330:	5882      	ldr	r2, [r0, r2]
    6332:	408d      	lsls	r5, r1
    6334:	422a      	tst	r2, r5
    6336:	d022      	beq.n	637e <__gethex+0x424>
    6338:	1c1e      	adds	r6, r3, #0
    633a:	e020      	b.n	637e <__gethex+0x424>
    633c:	6920      	ldr	r0, [r4, #16]
    633e:	42a8      	cmp	r0, r5
    6340:	dd0e      	ble.n	6360 <__gethex+0x406>
    6342:	1c20      	adds	r0, r4, #0
    6344:	2101      	movs	r1, #1
    6346:	f7ff fdbd 	bl	5ec4 <rshift>
    634a:	9d04      	ldr	r5, [sp, #16]
    634c:	2601      	movs	r6, #1
    634e:	3501      	adds	r5, #1
    6350:	9504      	str	r5, [sp, #16]
    6352:	9d06      	ldr	r5, [sp, #24]
    6354:	68ab      	ldr	r3, [r5, #8]
    6356:	9d04      	ldr	r5, [sp, #16]
    6358:	429d      	cmp	r5, r3
    635a:	dd00      	ble.n	635e <__gethex+0x404>
    635c:	e72e      	b.n	61bc <__gethex+0x262>
    635e:	e00e      	b.n	637e <__gethex+0x424>
    6360:	251f      	movs	r5, #31
    6362:	403d      	ands	r5, r7
    6364:	2601      	movs	r6, #1
    6366:	2d00      	cmp	r5, #0
    6368:	d009      	beq.n	637e <__gethex+0x424>
    636a:	9805      	ldr	r0, [sp, #20]
    636c:	1812      	adds	r2, r2, r0
    636e:	3a04      	subs	r2, #4
    6370:	6810      	ldr	r0, [r2, #0]
    6372:	f000 f9f3 	bl	675c <__hi0bits>
    6376:	2320      	movs	r3, #32
    6378:	1b5d      	subs	r5, r3, r5
    637a:	42a8      	cmp	r0, r5
    637c:	dbe1      	blt.n	6342 <__gethex+0x3e8>
    637e:	2320      	movs	r3, #32
    6380:	e000      	b.n	6384 <__gethex+0x42a>
    6382:	2310      	movs	r3, #16
    6384:	431e      	orrs	r6, r3
    6386:	9d14      	ldr	r5, [sp, #80]	; 0x50
    6388:	980c      	ldr	r0, [sp, #48]	; 0x30
    638a:	602c      	str	r4, [r5, #0]
    638c:	9d04      	ldr	r5, [sp, #16]
    638e:	6005      	str	r5, [r0, #0]
    6390:	1c30      	adds	r0, r6, #0
    6392:	b00f      	add	sp, #60	; 0x3c
    6394:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006396 <L_shift>:
    6396:	2308      	movs	r3, #8
    6398:	1a9a      	subs	r2, r3, r2
    639a:	b570      	push	{r4, r5, r6, lr}
    639c:	0092      	lsls	r2, r2, #2
    639e:	2520      	movs	r5, #32
    63a0:	1aad      	subs	r5, r5, r2
    63a2:	6843      	ldr	r3, [r0, #4]
    63a4:	6806      	ldr	r6, [r0, #0]
    63a6:	1c1c      	adds	r4, r3, #0
    63a8:	40ac      	lsls	r4, r5
    63aa:	4334      	orrs	r4, r6
    63ac:	40d3      	lsrs	r3, r2
    63ae:	6004      	str	r4, [r0, #0]
    63b0:	6043      	str	r3, [r0, #4]
    63b2:	3004      	adds	r0, #4
    63b4:	4288      	cmp	r0, r1
    63b6:	d3f4      	bcc.n	63a2 <L_shift+0xc>
    63b8:	bd70      	pop	{r4, r5, r6, pc}

000063ba <__hexnan>:
    63ba:	b5f0      	push	{r4, r5, r6, r7, lr}
    63bc:	680b      	ldr	r3, [r1, #0]
    63be:	b089      	sub	sp, #36	; 0x24
    63c0:	9201      	str	r2, [sp, #4]
    63c2:	9901      	ldr	r1, [sp, #4]
    63c4:	115a      	asrs	r2, r3, #5
    63c6:	0092      	lsls	r2, r2, #2
    63c8:	188a      	adds	r2, r1, r2
    63ca:	9203      	str	r2, [sp, #12]
    63cc:	221f      	movs	r2, #31
    63ce:	4013      	ands	r3, r2
    63d0:	9007      	str	r0, [sp, #28]
    63d2:	9305      	str	r3, [sp, #20]
    63d4:	d002      	beq.n	63dc <__hexnan+0x22>
    63d6:	9a03      	ldr	r2, [sp, #12]
    63d8:	3204      	adds	r2, #4
    63da:	9203      	str	r2, [sp, #12]
    63dc:	9b07      	ldr	r3, [sp, #28]
    63de:	9e03      	ldr	r6, [sp, #12]
    63e0:	681b      	ldr	r3, [r3, #0]
    63e2:	3e04      	subs	r6, #4
    63e4:	2500      	movs	r5, #0
    63e6:	6035      	str	r5, [r6, #0]
    63e8:	9304      	str	r3, [sp, #16]
    63ea:	1c37      	adds	r7, r6, #0
    63ec:	1c34      	adds	r4, r6, #0
    63ee:	9506      	str	r5, [sp, #24]
    63f0:	9500      	str	r5, [sp, #0]
    63f2:	9b04      	ldr	r3, [sp, #16]
    63f4:	785b      	ldrb	r3, [r3, #1]
    63f6:	9302      	str	r3, [sp, #8]
    63f8:	2b00      	cmp	r3, #0
    63fa:	d03e      	beq.n	647a <__hexnan+0xc0>
    63fc:	9802      	ldr	r0, [sp, #8]
    63fe:	f7ff fd97 	bl	5f30 <__hexdig_fun>
    6402:	2800      	cmp	r0, #0
    6404:	d122      	bne.n	644c <__hexnan+0x92>
    6406:	9902      	ldr	r1, [sp, #8]
    6408:	2920      	cmp	r1, #32
    640a:	d817      	bhi.n	643c <__hexnan+0x82>
    640c:	9a06      	ldr	r2, [sp, #24]
    640e:	9b00      	ldr	r3, [sp, #0]
    6410:	429a      	cmp	r2, r3
    6412:	da2e      	bge.n	6472 <__hexnan+0xb8>
    6414:	42bc      	cmp	r4, r7
    6416:	d206      	bcs.n	6426 <__hexnan+0x6c>
    6418:	2d07      	cmp	r5, #7
    641a:	dc04      	bgt.n	6426 <__hexnan+0x6c>
    641c:	1c20      	adds	r0, r4, #0
    641e:	1c39      	adds	r1, r7, #0
    6420:	1c2a      	adds	r2, r5, #0
    6422:	f7ff ffb8 	bl	6396 <L_shift>
    6426:	9901      	ldr	r1, [sp, #4]
    6428:	2508      	movs	r5, #8
    642a:	428c      	cmp	r4, r1
    642c:	d921      	bls.n	6472 <__hexnan+0xb8>
    642e:	9a00      	ldr	r2, [sp, #0]
    6430:	1f27      	subs	r7, r4, #4
    6432:	2500      	movs	r5, #0
    6434:	603d      	str	r5, [r7, #0]
    6436:	9206      	str	r2, [sp, #24]
    6438:	1c3c      	adds	r4, r7, #0
    643a:	e01a      	b.n	6472 <__hexnan+0xb8>
    643c:	9b02      	ldr	r3, [sp, #8]
    643e:	2b29      	cmp	r3, #41	; 0x29
    6440:	d14f      	bne.n	64e2 <__hexnan+0x128>
    6442:	9b04      	ldr	r3, [sp, #16]
    6444:	9907      	ldr	r1, [sp, #28]
    6446:	3302      	adds	r3, #2
    6448:	600b      	str	r3, [r1, #0]
    644a:	e016      	b.n	647a <__hexnan+0xc0>
    644c:	9a00      	ldr	r2, [sp, #0]
    644e:	3501      	adds	r5, #1
    6450:	3201      	adds	r2, #1
    6452:	9200      	str	r2, [sp, #0]
    6454:	2d08      	cmp	r5, #8
    6456:	dd06      	ble.n	6466 <__hexnan+0xac>
    6458:	9b01      	ldr	r3, [sp, #4]
    645a:	429c      	cmp	r4, r3
    645c:	d909      	bls.n	6472 <__hexnan+0xb8>
    645e:	3c04      	subs	r4, #4
    6460:	2300      	movs	r3, #0
    6462:	6023      	str	r3, [r4, #0]
    6464:	2501      	movs	r5, #1
    6466:	6821      	ldr	r1, [r4, #0]
    6468:	220f      	movs	r2, #15
    646a:	010b      	lsls	r3, r1, #4
    646c:	4010      	ands	r0, r2
    646e:	4318      	orrs	r0, r3
    6470:	6020      	str	r0, [r4, #0]
    6472:	9a04      	ldr	r2, [sp, #16]
    6474:	3201      	adds	r2, #1
    6476:	9204      	str	r2, [sp, #16]
    6478:	e7bb      	b.n	63f2 <__hexnan+0x38>
    647a:	9900      	ldr	r1, [sp, #0]
    647c:	2900      	cmp	r1, #0
    647e:	d030      	beq.n	64e2 <__hexnan+0x128>
    6480:	42bc      	cmp	r4, r7
    6482:	d206      	bcs.n	6492 <__hexnan+0xd8>
    6484:	2d07      	cmp	r5, #7
    6486:	dc04      	bgt.n	6492 <__hexnan+0xd8>
    6488:	1c20      	adds	r0, r4, #0
    648a:	1c39      	adds	r1, r7, #0
    648c:	1c2a      	adds	r2, r5, #0
    648e:	f7ff ff82 	bl	6396 <L_shift>
    6492:	9a01      	ldr	r2, [sp, #4]
    6494:	4294      	cmp	r4, r2
    6496:	d90b      	bls.n	64b0 <__hexnan+0xf6>
    6498:	1c13      	adds	r3, r2, #0
    649a:	3304      	adds	r3, #4
    649c:	cc02      	ldmia	r4!, {r1}
    649e:	1f1a      	subs	r2, r3, #4
    64a0:	6011      	str	r1, [r2, #0]
    64a2:	42a6      	cmp	r6, r4
    64a4:	d2f9      	bcs.n	649a <__hexnan+0xe0>
    64a6:	2200      	movs	r2, #0
    64a8:	c304      	stmia	r3!, {r2}
    64aa:	429e      	cmp	r6, r3
    64ac:	d2fb      	bcs.n	64a6 <__hexnan+0xec>
    64ae:	e00d      	b.n	64cc <__hexnan+0x112>
    64b0:	9b05      	ldr	r3, [sp, #20]
    64b2:	2b00      	cmp	r3, #0
    64b4:	d00a      	beq.n	64cc <__hexnan+0x112>
    64b6:	9a05      	ldr	r2, [sp, #20]
    64b8:	9b03      	ldr	r3, [sp, #12]
    64ba:	2120      	movs	r1, #32
    64bc:	1a89      	subs	r1, r1, r2
    64be:	2201      	movs	r2, #1
    64c0:	3b04      	subs	r3, #4
    64c2:	4252      	negs	r2, r2
    64c4:	40ca      	lsrs	r2, r1
    64c6:	6819      	ldr	r1, [r3, #0]
    64c8:	400a      	ands	r2, r1
    64ca:	601a      	str	r2, [r3, #0]
    64cc:	6832      	ldr	r2, [r6, #0]
    64ce:	2a00      	cmp	r2, #0
    64d0:	d109      	bne.n	64e6 <__hexnan+0x12c>
    64d2:	9b01      	ldr	r3, [sp, #4]
    64d4:	429e      	cmp	r6, r3
    64d6:	d102      	bne.n	64de <__hexnan+0x124>
    64d8:	2301      	movs	r3, #1
    64da:	6033      	str	r3, [r6, #0]
    64dc:	e003      	b.n	64e6 <__hexnan+0x12c>
    64de:	3e04      	subs	r6, #4
    64e0:	e7f4      	b.n	64cc <__hexnan+0x112>
    64e2:	2004      	movs	r0, #4
    64e4:	e000      	b.n	64e8 <__hexnan+0x12e>
    64e6:	2005      	movs	r0, #5
    64e8:	b009      	add	sp, #36	; 0x24
    64ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

000064ec <_localeconv_r>:
    64ec:	4800      	ldr	r0, [pc, #0]	; (64f0 <_localeconv_r+0x4>)
    64ee:	4770      	bx	lr
    64f0:	20000170 	.word	0x20000170

000064f4 <__smakebuf_r>:
    64f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    64f6:	898b      	ldrh	r3, [r1, #12]
    64f8:	b091      	sub	sp, #68	; 0x44
    64fa:	1c05      	adds	r5, r0, #0
    64fc:	1c0c      	adds	r4, r1, #0
    64fe:	079a      	lsls	r2, r3, #30
    6500:	d425      	bmi.n	654e <__smakebuf_r+0x5a>
    6502:	230e      	movs	r3, #14
    6504:	5ec9      	ldrsh	r1, [r1, r3]
    6506:	2900      	cmp	r1, #0
    6508:	da06      	bge.n	6518 <__smakebuf_r+0x24>
    650a:	89a7      	ldrh	r7, [r4, #12]
    650c:	2380      	movs	r3, #128	; 0x80
    650e:	401f      	ands	r7, r3
    6510:	d00f      	beq.n	6532 <__smakebuf_r+0x3e>
    6512:	2700      	movs	r7, #0
    6514:	2640      	movs	r6, #64	; 0x40
    6516:	e00e      	b.n	6536 <__smakebuf_r+0x42>
    6518:	aa01      	add	r2, sp, #4
    651a:	f000 fdbd 	bl	7098 <_fstat_r>
    651e:	2800      	cmp	r0, #0
    6520:	dbf3      	blt.n	650a <__smakebuf_r+0x16>
    6522:	9b02      	ldr	r3, [sp, #8]
    6524:	27f0      	movs	r7, #240	; 0xf0
    6526:	023f      	lsls	r7, r7, #8
    6528:	4a18      	ldr	r2, [pc, #96]	; (658c <__smakebuf_r+0x98>)
    652a:	401f      	ands	r7, r3
    652c:	18bf      	adds	r7, r7, r2
    652e:	427b      	negs	r3, r7
    6530:	415f      	adcs	r7, r3
    6532:	2680      	movs	r6, #128	; 0x80
    6534:	00f6      	lsls	r6, r6, #3
    6536:	1c28      	adds	r0, r5, #0
    6538:	1c31      	adds	r1, r6, #0
    653a:	f000 fc95 	bl	6e68 <_malloc_r>
    653e:	2800      	cmp	r0, #0
    6540:	d10c      	bne.n	655c <__smakebuf_r+0x68>
    6542:	89a3      	ldrh	r3, [r4, #12]
    6544:	059a      	lsls	r2, r3, #22
    6546:	d41f      	bmi.n	6588 <__smakebuf_r+0x94>
    6548:	2202      	movs	r2, #2
    654a:	4313      	orrs	r3, r2
    654c:	81a3      	strh	r3, [r4, #12]
    654e:	1c23      	adds	r3, r4, #0
    6550:	3347      	adds	r3, #71	; 0x47
    6552:	6023      	str	r3, [r4, #0]
    6554:	6123      	str	r3, [r4, #16]
    6556:	2301      	movs	r3, #1
    6558:	6163      	str	r3, [r4, #20]
    655a:	e015      	b.n	6588 <__smakebuf_r+0x94>
    655c:	4b0c      	ldr	r3, [pc, #48]	; (6590 <__smakebuf_r+0x9c>)
    655e:	2280      	movs	r2, #128	; 0x80
    6560:	62ab      	str	r3, [r5, #40]	; 0x28
    6562:	89a3      	ldrh	r3, [r4, #12]
    6564:	6020      	str	r0, [r4, #0]
    6566:	4313      	orrs	r3, r2
    6568:	81a3      	strh	r3, [r4, #12]
    656a:	6120      	str	r0, [r4, #16]
    656c:	6166      	str	r6, [r4, #20]
    656e:	2f00      	cmp	r7, #0
    6570:	d00a      	beq.n	6588 <__smakebuf_r+0x94>
    6572:	230e      	movs	r3, #14
    6574:	5ee1      	ldrsh	r1, [r4, r3]
    6576:	1c28      	adds	r0, r5, #0
    6578:	f000 fda0 	bl	70bc <_isatty_r>
    657c:	2800      	cmp	r0, #0
    657e:	d003      	beq.n	6588 <__smakebuf_r+0x94>
    6580:	89a3      	ldrh	r3, [r4, #12]
    6582:	2201      	movs	r2, #1
    6584:	4313      	orrs	r3, r2
    6586:	81a3      	strh	r3, [r4, #12]
    6588:	b011      	add	sp, #68	; 0x44
    658a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    658c:	ffffe000 	.word	0xffffe000
    6590:	00005d3d 	.word	0x00005d3d

00006594 <malloc>:
    6594:	b508      	push	{r3, lr}
    6596:	4b03      	ldr	r3, [pc, #12]	; (65a4 <malloc+0x10>)
    6598:	1c01      	adds	r1, r0, #0
    659a:	6818      	ldr	r0, [r3, #0]
    659c:	f000 fc64 	bl	6e68 <_malloc_r>
    65a0:	bd08      	pop	{r3, pc}
    65a2:	46c0      	nop			; (mov r8, r8)
    65a4:	20000168 	.word	0x20000168

000065a8 <memchr>:
    65a8:	b2c9      	uxtb	r1, r1
    65aa:	1882      	adds	r2, r0, r2
    65ac:	4290      	cmp	r0, r2
    65ae:	d004      	beq.n	65ba <memchr+0x12>
    65b0:	7803      	ldrb	r3, [r0, #0]
    65b2:	428b      	cmp	r3, r1
    65b4:	d002      	beq.n	65bc <memchr+0x14>
    65b6:	3001      	adds	r0, #1
    65b8:	e7f8      	b.n	65ac <memchr+0x4>
    65ba:	2000      	movs	r0, #0
    65bc:	4770      	bx	lr

000065be <_Balloc>:
    65be:	b570      	push	{r4, r5, r6, lr}
    65c0:	6a45      	ldr	r5, [r0, #36]	; 0x24
    65c2:	1c04      	adds	r4, r0, #0
    65c4:	1c0e      	adds	r6, r1, #0
    65c6:	2d00      	cmp	r5, #0
    65c8:	d107      	bne.n	65da <_Balloc+0x1c>
    65ca:	2010      	movs	r0, #16
    65cc:	f7ff ffe2 	bl	6594 <malloc>
    65d0:	6260      	str	r0, [r4, #36]	; 0x24
    65d2:	6045      	str	r5, [r0, #4]
    65d4:	6085      	str	r5, [r0, #8]
    65d6:	6005      	str	r5, [r0, #0]
    65d8:	60c5      	str	r5, [r0, #12]
    65da:	6a65      	ldr	r5, [r4, #36]	; 0x24
    65dc:	68eb      	ldr	r3, [r5, #12]
    65de:	2b00      	cmp	r3, #0
    65e0:	d009      	beq.n	65f6 <_Balloc+0x38>
    65e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    65e4:	00b2      	lsls	r2, r6, #2
    65e6:	68db      	ldr	r3, [r3, #12]
    65e8:	189a      	adds	r2, r3, r2
    65ea:	6810      	ldr	r0, [r2, #0]
    65ec:	2800      	cmp	r0, #0
    65ee:	d00e      	beq.n	660e <_Balloc+0x50>
    65f0:	6803      	ldr	r3, [r0, #0]
    65f2:	6013      	str	r3, [r2, #0]
    65f4:	e017      	b.n	6626 <_Balloc+0x68>
    65f6:	1c20      	adds	r0, r4, #0
    65f8:	2104      	movs	r1, #4
    65fa:	2221      	movs	r2, #33	; 0x21
    65fc:	f000 fbde 	bl	6dbc <_calloc_r>
    6600:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6602:	60e8      	str	r0, [r5, #12]
    6604:	68db      	ldr	r3, [r3, #12]
    6606:	2b00      	cmp	r3, #0
    6608:	d1eb      	bne.n	65e2 <_Balloc+0x24>
    660a:	2000      	movs	r0, #0
    660c:	e00e      	b.n	662c <_Balloc+0x6e>
    660e:	2101      	movs	r1, #1
    6610:	1c0d      	adds	r5, r1, #0
    6612:	40b5      	lsls	r5, r6
    6614:	1d6a      	adds	r2, r5, #5
    6616:	0092      	lsls	r2, r2, #2
    6618:	1c20      	adds	r0, r4, #0
    661a:	f000 fbcf 	bl	6dbc <_calloc_r>
    661e:	2800      	cmp	r0, #0
    6620:	d0f3      	beq.n	660a <_Balloc+0x4c>
    6622:	6046      	str	r6, [r0, #4]
    6624:	6085      	str	r5, [r0, #8]
    6626:	2200      	movs	r2, #0
    6628:	6102      	str	r2, [r0, #16]
    662a:	60c2      	str	r2, [r0, #12]
    662c:	bd70      	pop	{r4, r5, r6, pc}

0000662e <_Bfree>:
    662e:	b570      	push	{r4, r5, r6, lr}
    6630:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6632:	1c06      	adds	r6, r0, #0
    6634:	1c0d      	adds	r5, r1, #0
    6636:	2c00      	cmp	r4, #0
    6638:	d107      	bne.n	664a <_Bfree+0x1c>
    663a:	2010      	movs	r0, #16
    663c:	f7ff ffaa 	bl	6594 <malloc>
    6640:	6270      	str	r0, [r6, #36]	; 0x24
    6642:	6044      	str	r4, [r0, #4]
    6644:	6084      	str	r4, [r0, #8]
    6646:	6004      	str	r4, [r0, #0]
    6648:	60c4      	str	r4, [r0, #12]
    664a:	2d00      	cmp	r5, #0
    664c:	d007      	beq.n	665e <_Bfree+0x30>
    664e:	6a72      	ldr	r2, [r6, #36]	; 0x24
    6650:	6869      	ldr	r1, [r5, #4]
    6652:	68d2      	ldr	r2, [r2, #12]
    6654:	008b      	lsls	r3, r1, #2
    6656:	18d3      	adds	r3, r2, r3
    6658:	681a      	ldr	r2, [r3, #0]
    665a:	602a      	str	r2, [r5, #0]
    665c:	601d      	str	r5, [r3, #0]
    665e:	bd70      	pop	{r4, r5, r6, pc}

00006660 <__multadd>:
    6660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6662:	1c0c      	adds	r4, r1, #0
    6664:	1c1e      	adds	r6, r3, #0
    6666:	690d      	ldr	r5, [r1, #16]
    6668:	1c07      	adds	r7, r0, #0
    666a:	3114      	adds	r1, #20
    666c:	2300      	movs	r3, #0
    666e:	6808      	ldr	r0, [r1, #0]
    6670:	3301      	adds	r3, #1
    6672:	b280      	uxth	r0, r0
    6674:	4350      	muls	r0, r2
    6676:	1980      	adds	r0, r0, r6
    6678:	4684      	mov	ip, r0
    667a:	0c06      	lsrs	r6, r0, #16
    667c:	6808      	ldr	r0, [r1, #0]
    667e:	0c00      	lsrs	r0, r0, #16
    6680:	4350      	muls	r0, r2
    6682:	1830      	adds	r0, r6, r0
    6684:	0c06      	lsrs	r6, r0, #16
    6686:	0400      	lsls	r0, r0, #16
    6688:	9001      	str	r0, [sp, #4]
    668a:	4660      	mov	r0, ip
    668c:	b280      	uxth	r0, r0
    668e:	4684      	mov	ip, r0
    6690:	9801      	ldr	r0, [sp, #4]
    6692:	4484      	add	ip, r0
    6694:	4660      	mov	r0, ip
    6696:	c101      	stmia	r1!, {r0}
    6698:	42ab      	cmp	r3, r5
    669a:	dbe8      	blt.n	666e <__multadd+0xe>
    669c:	2e00      	cmp	r6, #0
    669e:	d01b      	beq.n	66d8 <__multadd+0x78>
    66a0:	68a3      	ldr	r3, [r4, #8]
    66a2:	429d      	cmp	r5, r3
    66a4:	db12      	blt.n	66cc <__multadd+0x6c>
    66a6:	6861      	ldr	r1, [r4, #4]
    66a8:	1c38      	adds	r0, r7, #0
    66aa:	3101      	adds	r1, #1
    66ac:	f7ff ff87 	bl	65be <_Balloc>
    66b0:	6922      	ldr	r2, [r4, #16]
    66b2:	1c21      	adds	r1, r4, #0
    66b4:	3202      	adds	r2, #2
    66b6:	9001      	str	r0, [sp, #4]
    66b8:	310c      	adds	r1, #12
    66ba:	0092      	lsls	r2, r2, #2
    66bc:	300c      	adds	r0, #12
    66be:	f7fc fde1 	bl	3284 <memcpy>
    66c2:	1c21      	adds	r1, r4, #0
    66c4:	1c38      	adds	r0, r7, #0
    66c6:	f7ff ffb2 	bl	662e <_Bfree>
    66ca:	9c01      	ldr	r4, [sp, #4]
    66cc:	1d2b      	adds	r3, r5, #4
    66ce:	009b      	lsls	r3, r3, #2
    66d0:	18e3      	adds	r3, r4, r3
    66d2:	3501      	adds	r5, #1
    66d4:	605e      	str	r6, [r3, #4]
    66d6:	6125      	str	r5, [r4, #16]
    66d8:	1c20      	adds	r0, r4, #0
    66da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000066dc <__s2b>:
    66dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    66de:	1c06      	adds	r6, r0, #0
    66e0:	1c18      	adds	r0, r3, #0
    66e2:	1c0f      	adds	r7, r1, #0
    66e4:	3008      	adds	r0, #8
    66e6:	2109      	movs	r1, #9
    66e8:	9301      	str	r3, [sp, #4]
    66ea:	1c14      	adds	r4, r2, #0
    66ec:	f000 fd78 	bl	71e0 <__aeabi_idiv>
    66f0:	2301      	movs	r3, #1
    66f2:	2100      	movs	r1, #0
    66f4:	4298      	cmp	r0, r3
    66f6:	dd02      	ble.n	66fe <__s2b+0x22>
    66f8:	005b      	lsls	r3, r3, #1
    66fa:	3101      	adds	r1, #1
    66fc:	e7fa      	b.n	66f4 <__s2b+0x18>
    66fe:	1c30      	adds	r0, r6, #0
    6700:	f7ff ff5d 	bl	65be <_Balloc>
    6704:	9b08      	ldr	r3, [sp, #32]
    6706:	1c01      	adds	r1, r0, #0
    6708:	6143      	str	r3, [r0, #20]
    670a:	2301      	movs	r3, #1
    670c:	6103      	str	r3, [r0, #16]
    670e:	2c09      	cmp	r4, #9
    6710:	dd12      	ble.n	6738 <__s2b+0x5c>
    6712:	1c3b      	adds	r3, r7, #0
    6714:	3309      	adds	r3, #9
    6716:	9300      	str	r3, [sp, #0]
    6718:	1c1d      	adds	r5, r3, #0
    671a:	193f      	adds	r7, r7, r4
    671c:	782b      	ldrb	r3, [r5, #0]
    671e:	1c30      	adds	r0, r6, #0
    6720:	3b30      	subs	r3, #48	; 0x30
    6722:	220a      	movs	r2, #10
    6724:	f7ff ff9c 	bl	6660 <__multadd>
    6728:	3501      	adds	r5, #1
    672a:	1c01      	adds	r1, r0, #0
    672c:	42bd      	cmp	r5, r7
    672e:	d1f5      	bne.n	671c <__s2b+0x40>
    6730:	9b00      	ldr	r3, [sp, #0]
    6732:	191f      	adds	r7, r3, r4
    6734:	3f08      	subs	r7, #8
    6736:	e001      	b.n	673c <__s2b+0x60>
    6738:	370a      	adds	r7, #10
    673a:	2409      	movs	r4, #9
    673c:	1c25      	adds	r5, r4, #0
    673e:	9b01      	ldr	r3, [sp, #4]
    6740:	429d      	cmp	r5, r3
    6742:	da09      	bge.n	6758 <__s2b+0x7c>
    6744:	1b3b      	subs	r3, r7, r4
    6746:	5d5b      	ldrb	r3, [r3, r5]
    6748:	1c30      	adds	r0, r6, #0
    674a:	3b30      	subs	r3, #48	; 0x30
    674c:	220a      	movs	r2, #10
    674e:	f7ff ff87 	bl	6660 <__multadd>
    6752:	3501      	adds	r5, #1
    6754:	1c01      	adds	r1, r0, #0
    6756:	e7f2      	b.n	673e <__s2b+0x62>
    6758:	1c08      	adds	r0, r1, #0
    675a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000675c <__hi0bits>:
    675c:	2200      	movs	r2, #0
    675e:	1c03      	adds	r3, r0, #0
    6760:	0c01      	lsrs	r1, r0, #16
    6762:	4291      	cmp	r1, r2
    6764:	d101      	bne.n	676a <__hi0bits+0xe>
    6766:	0403      	lsls	r3, r0, #16
    6768:	2210      	movs	r2, #16
    676a:	0e19      	lsrs	r1, r3, #24
    676c:	d101      	bne.n	6772 <__hi0bits+0x16>
    676e:	3208      	adds	r2, #8
    6770:	021b      	lsls	r3, r3, #8
    6772:	0f19      	lsrs	r1, r3, #28
    6774:	d101      	bne.n	677a <__hi0bits+0x1e>
    6776:	3204      	adds	r2, #4
    6778:	011b      	lsls	r3, r3, #4
    677a:	0f99      	lsrs	r1, r3, #30
    677c:	d101      	bne.n	6782 <__hi0bits+0x26>
    677e:	3202      	adds	r2, #2
    6780:	009b      	lsls	r3, r3, #2
    6782:	2b00      	cmp	r3, #0
    6784:	db04      	blt.n	6790 <__hi0bits+0x34>
    6786:	2020      	movs	r0, #32
    6788:	0059      	lsls	r1, r3, #1
    678a:	d502      	bpl.n	6792 <__hi0bits+0x36>
    678c:	1c50      	adds	r0, r2, #1
    678e:	e000      	b.n	6792 <__hi0bits+0x36>
    6790:	1c10      	adds	r0, r2, #0
    6792:	4770      	bx	lr

00006794 <__lo0bits>:
    6794:	6803      	ldr	r3, [r0, #0]
    6796:	2207      	movs	r2, #7
    6798:	1c01      	adds	r1, r0, #0
    679a:	401a      	ands	r2, r3
    679c:	d00b      	beq.n	67b6 <__lo0bits+0x22>
    679e:	2201      	movs	r2, #1
    67a0:	2000      	movs	r0, #0
    67a2:	4213      	tst	r3, r2
    67a4:	d122      	bne.n	67ec <__lo0bits+0x58>
    67a6:	2002      	movs	r0, #2
    67a8:	4203      	tst	r3, r0
    67aa:	d001      	beq.n	67b0 <__lo0bits+0x1c>
    67ac:	40d3      	lsrs	r3, r2
    67ae:	e01b      	b.n	67e8 <__lo0bits+0x54>
    67b0:	089b      	lsrs	r3, r3, #2
    67b2:	600b      	str	r3, [r1, #0]
    67b4:	e01a      	b.n	67ec <__lo0bits+0x58>
    67b6:	b298      	uxth	r0, r3
    67b8:	2800      	cmp	r0, #0
    67ba:	d101      	bne.n	67c0 <__lo0bits+0x2c>
    67bc:	0c1b      	lsrs	r3, r3, #16
    67be:	2210      	movs	r2, #16
    67c0:	b2d8      	uxtb	r0, r3
    67c2:	2800      	cmp	r0, #0
    67c4:	d101      	bne.n	67ca <__lo0bits+0x36>
    67c6:	3208      	adds	r2, #8
    67c8:	0a1b      	lsrs	r3, r3, #8
    67ca:	0718      	lsls	r0, r3, #28
    67cc:	d101      	bne.n	67d2 <__lo0bits+0x3e>
    67ce:	3204      	adds	r2, #4
    67d0:	091b      	lsrs	r3, r3, #4
    67d2:	0798      	lsls	r0, r3, #30
    67d4:	d101      	bne.n	67da <__lo0bits+0x46>
    67d6:	3202      	adds	r2, #2
    67d8:	089b      	lsrs	r3, r3, #2
    67da:	07d8      	lsls	r0, r3, #31
    67dc:	d404      	bmi.n	67e8 <__lo0bits+0x54>
    67de:	085b      	lsrs	r3, r3, #1
    67e0:	2020      	movs	r0, #32
    67e2:	2b00      	cmp	r3, #0
    67e4:	d002      	beq.n	67ec <__lo0bits+0x58>
    67e6:	3201      	adds	r2, #1
    67e8:	600b      	str	r3, [r1, #0]
    67ea:	1c10      	adds	r0, r2, #0
    67ec:	4770      	bx	lr

000067ee <__i2b>:
    67ee:	b510      	push	{r4, lr}
    67f0:	1c0c      	adds	r4, r1, #0
    67f2:	2101      	movs	r1, #1
    67f4:	f7ff fee3 	bl	65be <_Balloc>
    67f8:	2301      	movs	r3, #1
    67fa:	6144      	str	r4, [r0, #20]
    67fc:	6103      	str	r3, [r0, #16]
    67fe:	bd10      	pop	{r4, pc}

00006800 <__multiply>:
    6800:	b5f0      	push	{r4, r5, r6, r7, lr}
    6802:	1c0c      	adds	r4, r1, #0
    6804:	1c15      	adds	r5, r2, #0
    6806:	6909      	ldr	r1, [r1, #16]
    6808:	6912      	ldr	r2, [r2, #16]
    680a:	b08b      	sub	sp, #44	; 0x2c
    680c:	4291      	cmp	r1, r2
    680e:	da02      	bge.n	6816 <__multiply+0x16>
    6810:	1c23      	adds	r3, r4, #0
    6812:	1c2c      	adds	r4, r5, #0
    6814:	1c1d      	adds	r5, r3, #0
    6816:	6927      	ldr	r7, [r4, #16]
    6818:	692e      	ldr	r6, [r5, #16]
    681a:	68a2      	ldr	r2, [r4, #8]
    681c:	19bb      	adds	r3, r7, r6
    681e:	6861      	ldr	r1, [r4, #4]
    6820:	9302      	str	r3, [sp, #8]
    6822:	4293      	cmp	r3, r2
    6824:	dd00      	ble.n	6828 <__multiply+0x28>
    6826:	3101      	adds	r1, #1
    6828:	f7ff fec9 	bl	65be <_Balloc>
    682c:	1c03      	adds	r3, r0, #0
    682e:	9003      	str	r0, [sp, #12]
    6830:	9802      	ldr	r0, [sp, #8]
    6832:	3314      	adds	r3, #20
    6834:	0082      	lsls	r2, r0, #2
    6836:	189a      	adds	r2, r3, r2
    6838:	1c19      	adds	r1, r3, #0
    683a:	4291      	cmp	r1, r2
    683c:	d202      	bcs.n	6844 <__multiply+0x44>
    683e:	2000      	movs	r0, #0
    6840:	c101      	stmia	r1!, {r0}
    6842:	e7fa      	b.n	683a <__multiply+0x3a>
    6844:	3514      	adds	r5, #20
    6846:	3414      	adds	r4, #20
    6848:	00bf      	lsls	r7, r7, #2
    684a:	46ac      	mov	ip, r5
    684c:	00b6      	lsls	r6, r6, #2
    684e:	19e7      	adds	r7, r4, r7
    6850:	4466      	add	r6, ip
    6852:	9404      	str	r4, [sp, #16]
    6854:	9707      	str	r7, [sp, #28]
    6856:	9609      	str	r6, [sp, #36]	; 0x24
    6858:	9e09      	ldr	r6, [sp, #36]	; 0x24
    685a:	45b4      	cmp	ip, r6
    685c:	d256      	bcs.n	690c <__multiply+0x10c>
    685e:	4665      	mov	r5, ip
    6860:	882d      	ldrh	r5, [r5, #0]
    6862:	9505      	str	r5, [sp, #20]
    6864:	2d00      	cmp	r5, #0
    6866:	d01f      	beq.n	68a8 <__multiply+0xa8>
    6868:	9c04      	ldr	r4, [sp, #16]
    686a:	1c19      	adds	r1, r3, #0
    686c:	2000      	movs	r0, #0
    686e:	680f      	ldr	r7, [r1, #0]
    6870:	cc40      	ldmia	r4!, {r6}
    6872:	b2bf      	uxth	r7, r7
    6874:	9d05      	ldr	r5, [sp, #20]
    6876:	9706      	str	r7, [sp, #24]
    6878:	b2b7      	uxth	r7, r6
    687a:	436f      	muls	r7, r5
    687c:	9d06      	ldr	r5, [sp, #24]
    687e:	0c36      	lsrs	r6, r6, #16
    6880:	19ef      	adds	r7, r5, r7
    6882:	183f      	adds	r7, r7, r0
    6884:	6808      	ldr	r0, [r1, #0]
    6886:	9108      	str	r1, [sp, #32]
    6888:	0c05      	lsrs	r5, r0, #16
    688a:	9805      	ldr	r0, [sp, #20]
    688c:	4346      	muls	r6, r0
    688e:	0c38      	lsrs	r0, r7, #16
    6890:	19ad      	adds	r5, r5, r6
    6892:	182d      	adds	r5, r5, r0
    6894:	0c28      	lsrs	r0, r5, #16
    6896:	b2bf      	uxth	r7, r7
    6898:	042d      	lsls	r5, r5, #16
    689a:	433d      	orrs	r5, r7
    689c:	c120      	stmia	r1!, {r5}
    689e:	9d07      	ldr	r5, [sp, #28]
    68a0:	42ac      	cmp	r4, r5
    68a2:	d3e4      	bcc.n	686e <__multiply+0x6e>
    68a4:	9e08      	ldr	r6, [sp, #32]
    68a6:	6070      	str	r0, [r6, #4]
    68a8:	4667      	mov	r7, ip
    68aa:	887d      	ldrh	r5, [r7, #2]
    68ac:	2d00      	cmp	r5, #0
    68ae:	d022      	beq.n	68f6 <__multiply+0xf6>
    68b0:	2600      	movs	r6, #0
    68b2:	6818      	ldr	r0, [r3, #0]
    68b4:	9c04      	ldr	r4, [sp, #16]
    68b6:	1c19      	adds	r1, r3, #0
    68b8:	9601      	str	r6, [sp, #4]
    68ba:	8827      	ldrh	r7, [r4, #0]
    68bc:	b280      	uxth	r0, r0
    68be:	436f      	muls	r7, r5
    68c0:	9706      	str	r7, [sp, #24]
    68c2:	9e06      	ldr	r6, [sp, #24]
    68c4:	884f      	ldrh	r7, [r1, #2]
    68c6:	9105      	str	r1, [sp, #20]
    68c8:	19f6      	adds	r6, r6, r7
    68ca:	9f01      	ldr	r7, [sp, #4]
    68cc:	19f7      	adds	r7, r6, r7
    68ce:	9706      	str	r7, [sp, #24]
    68d0:	043f      	lsls	r7, r7, #16
    68d2:	4338      	orrs	r0, r7
    68d4:	6008      	str	r0, [r1, #0]
    68d6:	cc01      	ldmia	r4!, {r0}
    68d8:	888f      	ldrh	r7, [r1, #4]
    68da:	0c00      	lsrs	r0, r0, #16
    68dc:	4368      	muls	r0, r5
    68de:	19c0      	adds	r0, r0, r7
    68e0:	9f06      	ldr	r7, [sp, #24]
    68e2:	3104      	adds	r1, #4
    68e4:	0c3e      	lsrs	r6, r7, #16
    68e6:	1980      	adds	r0, r0, r6
    68e8:	9f07      	ldr	r7, [sp, #28]
    68ea:	0c06      	lsrs	r6, r0, #16
    68ec:	9601      	str	r6, [sp, #4]
    68ee:	42a7      	cmp	r7, r4
    68f0:	d8e3      	bhi.n	68ba <__multiply+0xba>
    68f2:	9905      	ldr	r1, [sp, #20]
    68f4:	6048      	str	r0, [r1, #4]
    68f6:	2504      	movs	r5, #4
    68f8:	44ac      	add	ip, r5
    68fa:	195b      	adds	r3, r3, r5
    68fc:	e7ac      	b.n	6858 <__multiply+0x58>
    68fe:	3a04      	subs	r2, #4
    6900:	6810      	ldr	r0, [r2, #0]
    6902:	2800      	cmp	r0, #0
    6904:	d105      	bne.n	6912 <__multiply+0x112>
    6906:	9f02      	ldr	r7, [sp, #8]
    6908:	3f01      	subs	r7, #1
    690a:	9702      	str	r7, [sp, #8]
    690c:	9d02      	ldr	r5, [sp, #8]
    690e:	2d00      	cmp	r5, #0
    6910:	dcf5      	bgt.n	68fe <__multiply+0xfe>
    6912:	9f03      	ldr	r7, [sp, #12]
    6914:	9e02      	ldr	r6, [sp, #8]
    6916:	1c38      	adds	r0, r7, #0
    6918:	613e      	str	r6, [r7, #16]
    691a:	b00b      	add	sp, #44	; 0x2c
    691c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00006920 <__pow5mult>:
    6920:	2303      	movs	r3, #3
    6922:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6924:	4013      	ands	r3, r2
    6926:	1c05      	adds	r5, r0, #0
    6928:	1c0e      	adds	r6, r1, #0
    692a:	1c14      	adds	r4, r2, #0
    692c:	2b00      	cmp	r3, #0
    692e:	d007      	beq.n	6940 <__pow5mult+0x20>
    6930:	4a22      	ldr	r2, [pc, #136]	; (69bc <__pow5mult+0x9c>)
    6932:	3b01      	subs	r3, #1
    6934:	009b      	lsls	r3, r3, #2
    6936:	589a      	ldr	r2, [r3, r2]
    6938:	2300      	movs	r3, #0
    693a:	f7ff fe91 	bl	6660 <__multadd>
    693e:	1c06      	adds	r6, r0, #0
    6940:	10a4      	asrs	r4, r4, #2
    6942:	9401      	str	r4, [sp, #4]
    6944:	d037      	beq.n	69b6 <__pow5mult+0x96>
    6946:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    6948:	2c00      	cmp	r4, #0
    694a:	d107      	bne.n	695c <__pow5mult+0x3c>
    694c:	2010      	movs	r0, #16
    694e:	f7ff fe21 	bl	6594 <malloc>
    6952:	6268      	str	r0, [r5, #36]	; 0x24
    6954:	6044      	str	r4, [r0, #4]
    6956:	6084      	str	r4, [r0, #8]
    6958:	6004      	str	r4, [r0, #0]
    695a:	60c4      	str	r4, [r0, #12]
    695c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    695e:	68bc      	ldr	r4, [r7, #8]
    6960:	2c00      	cmp	r4, #0
    6962:	d110      	bne.n	6986 <__pow5mult+0x66>
    6964:	1c28      	adds	r0, r5, #0
    6966:	4916      	ldr	r1, [pc, #88]	; (69c0 <__pow5mult+0xa0>)
    6968:	f7ff ff41 	bl	67ee <__i2b>
    696c:	2300      	movs	r3, #0
    696e:	60b8      	str	r0, [r7, #8]
    6970:	1c04      	adds	r4, r0, #0
    6972:	6003      	str	r3, [r0, #0]
    6974:	e007      	b.n	6986 <__pow5mult+0x66>
    6976:	9b01      	ldr	r3, [sp, #4]
    6978:	105b      	asrs	r3, r3, #1
    697a:	9301      	str	r3, [sp, #4]
    697c:	d01b      	beq.n	69b6 <__pow5mult+0x96>
    697e:	6820      	ldr	r0, [r4, #0]
    6980:	2800      	cmp	r0, #0
    6982:	d00f      	beq.n	69a4 <__pow5mult+0x84>
    6984:	1c04      	adds	r4, r0, #0
    6986:	9b01      	ldr	r3, [sp, #4]
    6988:	07db      	lsls	r3, r3, #31
    698a:	d5f4      	bpl.n	6976 <__pow5mult+0x56>
    698c:	1c31      	adds	r1, r6, #0
    698e:	1c22      	adds	r2, r4, #0
    6990:	1c28      	adds	r0, r5, #0
    6992:	f7ff ff35 	bl	6800 <__multiply>
    6996:	1c31      	adds	r1, r6, #0
    6998:	1c07      	adds	r7, r0, #0
    699a:	1c28      	adds	r0, r5, #0
    699c:	f7ff fe47 	bl	662e <_Bfree>
    69a0:	1c3e      	adds	r6, r7, #0
    69a2:	e7e8      	b.n	6976 <__pow5mult+0x56>
    69a4:	1c28      	adds	r0, r5, #0
    69a6:	1c21      	adds	r1, r4, #0
    69a8:	1c22      	adds	r2, r4, #0
    69aa:	f7ff ff29 	bl	6800 <__multiply>
    69ae:	2300      	movs	r3, #0
    69b0:	6020      	str	r0, [r4, #0]
    69b2:	6003      	str	r3, [r0, #0]
    69b4:	e7e6      	b.n	6984 <__pow5mult+0x64>
    69b6:	1c30      	adds	r0, r6, #0
    69b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    69ba:	46c0      	nop			; (mov r8, r8)
    69bc:	0000a2e0 	.word	0x0000a2e0
    69c0:	00000271 	.word	0x00000271

000069c4 <__lshift>:
    69c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    69c6:	1c0c      	adds	r4, r1, #0
    69c8:	b085      	sub	sp, #20
    69ca:	9003      	str	r0, [sp, #12]
    69cc:	6920      	ldr	r0, [r4, #16]
    69ce:	1155      	asrs	r5, r2, #5
    69d0:	1828      	adds	r0, r5, r0
    69d2:	9002      	str	r0, [sp, #8]
    69d4:	6849      	ldr	r1, [r1, #4]
    69d6:	3001      	adds	r0, #1
    69d8:	68a3      	ldr	r3, [r4, #8]
    69da:	1c17      	adds	r7, r2, #0
    69dc:	9000      	str	r0, [sp, #0]
    69de:	9a00      	ldr	r2, [sp, #0]
    69e0:	429a      	cmp	r2, r3
    69e2:	dd02      	ble.n	69ea <__lshift+0x26>
    69e4:	3101      	adds	r1, #1
    69e6:	005b      	lsls	r3, r3, #1
    69e8:	e7f9      	b.n	69de <__lshift+0x1a>
    69ea:	9803      	ldr	r0, [sp, #12]
    69ec:	f7ff fde7 	bl	65be <_Balloc>
    69f0:	1c02      	adds	r2, r0, #0
    69f2:	1c06      	adds	r6, r0, #0
    69f4:	3214      	adds	r2, #20
    69f6:	2300      	movs	r3, #0
    69f8:	42ab      	cmp	r3, r5
    69fa:	da04      	bge.n	6a06 <__lshift+0x42>
    69fc:	0099      	lsls	r1, r3, #2
    69fe:	2000      	movs	r0, #0
    6a00:	5050      	str	r0, [r2, r1]
    6a02:	3301      	adds	r3, #1
    6a04:	e7f8      	b.n	69f8 <__lshift+0x34>
    6a06:	43eb      	mvns	r3, r5
    6a08:	17db      	asrs	r3, r3, #31
    6a0a:	401d      	ands	r5, r3
    6a0c:	00ad      	lsls	r5, r5, #2
    6a0e:	6920      	ldr	r0, [r4, #16]
    6a10:	1955      	adds	r5, r2, r5
    6a12:	1c22      	adds	r2, r4, #0
    6a14:	3214      	adds	r2, #20
    6a16:	0083      	lsls	r3, r0, #2
    6a18:	189b      	adds	r3, r3, r2
    6a1a:	469c      	mov	ip, r3
    6a1c:	231f      	movs	r3, #31
    6a1e:	401f      	ands	r7, r3
    6a20:	d014      	beq.n	6a4c <__lshift+0x88>
    6a22:	2320      	movs	r3, #32
    6a24:	1bdb      	subs	r3, r3, r7
    6a26:	9301      	str	r3, [sp, #4]
    6a28:	2300      	movs	r3, #0
    6a2a:	6810      	ldr	r0, [r2, #0]
    6a2c:	1c29      	adds	r1, r5, #0
    6a2e:	40b8      	lsls	r0, r7
    6a30:	4303      	orrs	r3, r0
    6a32:	c508      	stmia	r5!, {r3}
    6a34:	ca08      	ldmia	r2!, {r3}
    6a36:	9801      	ldr	r0, [sp, #4]
    6a38:	40c3      	lsrs	r3, r0
    6a3a:	4594      	cmp	ip, r2
    6a3c:	d8f5      	bhi.n	6a2a <__lshift+0x66>
    6a3e:	604b      	str	r3, [r1, #4]
    6a40:	2b00      	cmp	r3, #0
    6a42:	d007      	beq.n	6a54 <__lshift+0x90>
    6a44:	9902      	ldr	r1, [sp, #8]
    6a46:	3102      	adds	r1, #2
    6a48:	9100      	str	r1, [sp, #0]
    6a4a:	e003      	b.n	6a54 <__lshift+0x90>
    6a4c:	ca08      	ldmia	r2!, {r3}
    6a4e:	c508      	stmia	r5!, {r3}
    6a50:	4594      	cmp	ip, r2
    6a52:	d8fb      	bhi.n	6a4c <__lshift+0x88>
    6a54:	9b00      	ldr	r3, [sp, #0]
    6a56:	9803      	ldr	r0, [sp, #12]
    6a58:	3b01      	subs	r3, #1
    6a5a:	6133      	str	r3, [r6, #16]
    6a5c:	1c21      	adds	r1, r4, #0
    6a5e:	f7ff fde6 	bl	662e <_Bfree>
    6a62:	1c30      	adds	r0, r6, #0
    6a64:	b005      	add	sp, #20
    6a66:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006a68 <__mcmp>:
    6a68:	b510      	push	{r4, lr}
    6a6a:	6902      	ldr	r2, [r0, #16]
    6a6c:	690c      	ldr	r4, [r1, #16]
    6a6e:	1c03      	adds	r3, r0, #0
    6a70:	1b10      	subs	r0, r2, r4
    6a72:	d113      	bne.n	6a9c <__mcmp+0x34>
    6a74:	1c1a      	adds	r2, r3, #0
    6a76:	00a0      	lsls	r0, r4, #2
    6a78:	3214      	adds	r2, #20
    6a7a:	3114      	adds	r1, #20
    6a7c:	1813      	adds	r3, r2, r0
    6a7e:	1809      	adds	r1, r1, r0
    6a80:	3b04      	subs	r3, #4
    6a82:	3904      	subs	r1, #4
    6a84:	681c      	ldr	r4, [r3, #0]
    6a86:	6808      	ldr	r0, [r1, #0]
    6a88:	4284      	cmp	r4, r0
    6a8a:	d004      	beq.n	6a96 <__mcmp+0x2e>
    6a8c:	4284      	cmp	r4, r0
    6a8e:	4180      	sbcs	r0, r0
    6a90:	2301      	movs	r3, #1
    6a92:	4318      	orrs	r0, r3
    6a94:	e002      	b.n	6a9c <__mcmp+0x34>
    6a96:	4293      	cmp	r3, r2
    6a98:	d8f2      	bhi.n	6a80 <__mcmp+0x18>
    6a9a:	2000      	movs	r0, #0
    6a9c:	bd10      	pop	{r4, pc}

00006a9e <__mdiff>:
    6a9e:	b5f0      	push	{r4, r5, r6, r7, lr}
    6aa0:	1c07      	adds	r7, r0, #0
    6aa2:	b085      	sub	sp, #20
    6aa4:	1c08      	adds	r0, r1, #0
    6aa6:	1c0d      	adds	r5, r1, #0
    6aa8:	1c11      	adds	r1, r2, #0
    6aaa:	1c14      	adds	r4, r2, #0
    6aac:	f7ff ffdc 	bl	6a68 <__mcmp>
    6ab0:	1e06      	subs	r6, r0, #0
    6ab2:	d107      	bne.n	6ac4 <__mdiff+0x26>
    6ab4:	1c38      	adds	r0, r7, #0
    6ab6:	1c31      	adds	r1, r6, #0
    6ab8:	f7ff fd81 	bl	65be <_Balloc>
    6abc:	2301      	movs	r3, #1
    6abe:	6103      	str	r3, [r0, #16]
    6ac0:	6146      	str	r6, [r0, #20]
    6ac2:	e050      	b.n	6b66 <__mdiff+0xc8>
    6ac4:	2800      	cmp	r0, #0
    6ac6:	db01      	blt.n	6acc <__mdiff+0x2e>
    6ac8:	2600      	movs	r6, #0
    6aca:	e003      	b.n	6ad4 <__mdiff+0x36>
    6acc:	1c2b      	adds	r3, r5, #0
    6ace:	2601      	movs	r6, #1
    6ad0:	1c25      	adds	r5, r4, #0
    6ad2:	1c1c      	adds	r4, r3, #0
    6ad4:	6869      	ldr	r1, [r5, #4]
    6ad6:	1c38      	adds	r0, r7, #0
    6ad8:	f7ff fd71 	bl	65be <_Balloc>
    6adc:	692a      	ldr	r2, [r5, #16]
    6ade:	1c2b      	adds	r3, r5, #0
    6ae0:	3314      	adds	r3, #20
    6ae2:	0091      	lsls	r1, r2, #2
    6ae4:	1859      	adds	r1, r3, r1
    6ae6:	9102      	str	r1, [sp, #8]
    6ae8:	6921      	ldr	r1, [r4, #16]
    6aea:	1c25      	adds	r5, r4, #0
    6aec:	3514      	adds	r5, #20
    6aee:	0089      	lsls	r1, r1, #2
    6af0:	1869      	adds	r1, r5, r1
    6af2:	1c04      	adds	r4, r0, #0
    6af4:	9103      	str	r1, [sp, #12]
    6af6:	60c6      	str	r6, [r0, #12]
    6af8:	3414      	adds	r4, #20
    6afa:	2100      	movs	r1, #0
    6afc:	cb40      	ldmia	r3!, {r6}
    6afe:	cd80      	ldmia	r5!, {r7}
    6b00:	46b4      	mov	ip, r6
    6b02:	b2b6      	uxth	r6, r6
    6b04:	1871      	adds	r1, r6, r1
    6b06:	b2be      	uxth	r6, r7
    6b08:	1b8e      	subs	r6, r1, r6
    6b0a:	4661      	mov	r1, ip
    6b0c:	9601      	str	r6, [sp, #4]
    6b0e:	0c3f      	lsrs	r7, r7, #16
    6b10:	0c0e      	lsrs	r6, r1, #16
    6b12:	1bf7      	subs	r7, r6, r7
    6b14:	9e01      	ldr	r6, [sp, #4]
    6b16:	3404      	adds	r4, #4
    6b18:	1431      	asrs	r1, r6, #16
    6b1a:	187f      	adds	r7, r7, r1
    6b1c:	1439      	asrs	r1, r7, #16
    6b1e:	043f      	lsls	r7, r7, #16
    6b20:	9700      	str	r7, [sp, #0]
    6b22:	9f01      	ldr	r7, [sp, #4]
    6b24:	1f26      	subs	r6, r4, #4
    6b26:	46b4      	mov	ip, r6
    6b28:	b2be      	uxth	r6, r7
    6b2a:	9f00      	ldr	r7, [sp, #0]
    6b2c:	4337      	orrs	r7, r6
    6b2e:	4666      	mov	r6, ip
    6b30:	6037      	str	r7, [r6, #0]
    6b32:	9f03      	ldr	r7, [sp, #12]
    6b34:	42bd      	cmp	r5, r7
    6b36:	d3e1      	bcc.n	6afc <__mdiff+0x5e>
    6b38:	9e02      	ldr	r6, [sp, #8]
    6b3a:	1c25      	adds	r5, r4, #0
    6b3c:	42b3      	cmp	r3, r6
    6b3e:	d20b      	bcs.n	6b58 <__mdiff+0xba>
    6b40:	cb80      	ldmia	r3!, {r7}
    6b42:	b2bd      	uxth	r5, r7
    6b44:	186d      	adds	r5, r5, r1
    6b46:	142e      	asrs	r6, r5, #16
    6b48:	0c3f      	lsrs	r7, r7, #16
    6b4a:	19f6      	adds	r6, r6, r7
    6b4c:	1431      	asrs	r1, r6, #16
    6b4e:	b2ad      	uxth	r5, r5
    6b50:	0436      	lsls	r6, r6, #16
    6b52:	4335      	orrs	r5, r6
    6b54:	c420      	stmia	r4!, {r5}
    6b56:	e7ef      	b.n	6b38 <__mdiff+0x9a>
    6b58:	3d04      	subs	r5, #4
    6b5a:	682f      	ldr	r7, [r5, #0]
    6b5c:	2f00      	cmp	r7, #0
    6b5e:	d101      	bne.n	6b64 <__mdiff+0xc6>
    6b60:	3a01      	subs	r2, #1
    6b62:	e7f9      	b.n	6b58 <__mdiff+0xba>
    6b64:	6102      	str	r2, [r0, #16]
    6b66:	b005      	add	sp, #20
    6b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00006b6c <__ulp>:
    6b6c:	4b0e      	ldr	r3, [pc, #56]	; (6ba8 <__ulp+0x3c>)
    6b6e:	4a0f      	ldr	r2, [pc, #60]	; (6bac <__ulp+0x40>)
    6b70:	400b      	ands	r3, r1
    6b72:	189b      	adds	r3, r3, r2
    6b74:	b510      	push	{r4, lr}
    6b76:	2b00      	cmp	r3, #0
    6b78:	dd01      	ble.n	6b7e <__ulp+0x12>
    6b7a:	1c19      	adds	r1, r3, #0
    6b7c:	e009      	b.n	6b92 <__ulp+0x26>
    6b7e:	425b      	negs	r3, r3
    6b80:	151b      	asrs	r3, r3, #20
    6b82:	2000      	movs	r0, #0
    6b84:	2100      	movs	r1, #0
    6b86:	2b13      	cmp	r3, #19
    6b88:	dc05      	bgt.n	6b96 <__ulp+0x2a>
    6b8a:	2280      	movs	r2, #128	; 0x80
    6b8c:	0312      	lsls	r2, r2, #12
    6b8e:	1c11      	adds	r1, r2, #0
    6b90:	4119      	asrs	r1, r3
    6b92:	2000      	movs	r0, #0
    6b94:	e006      	b.n	6ba4 <__ulp+0x38>
    6b96:	2201      	movs	r2, #1
    6b98:	2b32      	cmp	r3, #50	; 0x32
    6b9a:	dc02      	bgt.n	6ba2 <__ulp+0x36>
    6b9c:	2433      	movs	r4, #51	; 0x33
    6b9e:	1ae3      	subs	r3, r4, r3
    6ba0:	409a      	lsls	r2, r3
    6ba2:	1c10      	adds	r0, r2, #0
    6ba4:	bd10      	pop	{r4, pc}
    6ba6:	46c0      	nop			; (mov r8, r8)
    6ba8:	7ff00000 	.word	0x7ff00000
    6bac:	fcc00000 	.word	0xfcc00000

00006bb0 <__b2d>:
    6bb0:	6903      	ldr	r3, [r0, #16]
    6bb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6bb4:	1c06      	adds	r6, r0, #0
    6bb6:	3614      	adds	r6, #20
    6bb8:	009b      	lsls	r3, r3, #2
    6bba:	18f3      	adds	r3, r6, r3
    6bbc:	1c1c      	adds	r4, r3, #0
    6bbe:	3c04      	subs	r4, #4
    6bc0:	6825      	ldr	r5, [r4, #0]
    6bc2:	1c0f      	adds	r7, r1, #0
    6bc4:	1c28      	adds	r0, r5, #0
    6bc6:	9301      	str	r3, [sp, #4]
    6bc8:	f7ff fdc8 	bl	675c <__hi0bits>
    6bcc:	2320      	movs	r3, #32
    6bce:	1a1b      	subs	r3, r3, r0
    6bd0:	603b      	str	r3, [r7, #0]
    6bd2:	491f      	ldr	r1, [pc, #124]	; (6c50 <__b2d+0xa0>)
    6bd4:	280a      	cmp	r0, #10
    6bd6:	dc13      	bgt.n	6c00 <__b2d+0x50>
    6bd8:	230b      	movs	r3, #11
    6bda:	1a1b      	subs	r3, r3, r0
    6bdc:	1c2f      	adds	r7, r5, #0
    6bde:	40df      	lsrs	r7, r3
    6be0:	469c      	mov	ip, r3
    6be2:	1c0b      	adds	r3, r1, #0
    6be4:	433b      	orrs	r3, r7
    6be6:	2100      	movs	r1, #0
    6be8:	42b4      	cmp	r4, r6
    6bea:	d902      	bls.n	6bf2 <__b2d+0x42>
    6bec:	9901      	ldr	r1, [sp, #4]
    6bee:	3908      	subs	r1, #8
    6bf0:	6809      	ldr	r1, [r1, #0]
    6bf2:	4664      	mov	r4, ip
    6bf4:	40e1      	lsrs	r1, r4
    6bf6:	3015      	adds	r0, #21
    6bf8:	4085      	lsls	r5, r0
    6bfa:	1c0a      	adds	r2, r1, #0
    6bfc:	432a      	orrs	r2, r5
    6bfe:	e022      	b.n	6c46 <__b2d+0x96>
    6c00:	2700      	movs	r7, #0
    6c02:	42b4      	cmp	r4, r6
    6c04:	d902      	bls.n	6c0c <__b2d+0x5c>
    6c06:	9c01      	ldr	r4, [sp, #4]
    6c08:	3c08      	subs	r4, #8
    6c0a:	6827      	ldr	r7, [r4, #0]
    6c0c:	230b      	movs	r3, #11
    6c0e:	425b      	negs	r3, r3
    6c10:	181b      	adds	r3, r3, r0
    6c12:	469c      	mov	ip, r3
    6c14:	2b00      	cmp	r3, #0
    6c16:	d013      	beq.n	6c40 <__b2d+0x90>
    6c18:	232b      	movs	r3, #43	; 0x2b
    6c1a:	1a18      	subs	r0, r3, r0
    6c1c:	4663      	mov	r3, ip
    6c1e:	409d      	lsls	r5, r3
    6c20:	4329      	orrs	r1, r5
    6c22:	1c3d      	adds	r5, r7, #0
    6c24:	1c0b      	adds	r3, r1, #0
    6c26:	40c5      	lsrs	r5, r0
    6c28:	432b      	orrs	r3, r5
    6c2a:	2100      	movs	r1, #0
    6c2c:	42b4      	cmp	r4, r6
    6c2e:	d901      	bls.n	6c34 <__b2d+0x84>
    6c30:	3c04      	subs	r4, #4
    6c32:	6821      	ldr	r1, [r4, #0]
    6c34:	40c1      	lsrs	r1, r0
    6c36:	4664      	mov	r4, ip
    6c38:	40a7      	lsls	r7, r4
    6c3a:	1c0a      	adds	r2, r1, #0
    6c3c:	433a      	orrs	r2, r7
    6c3e:	e002      	b.n	6c46 <__b2d+0x96>
    6c40:	1c0b      	adds	r3, r1, #0
    6c42:	432b      	orrs	r3, r5
    6c44:	1c3a      	adds	r2, r7, #0
    6c46:	1c10      	adds	r0, r2, #0
    6c48:	1c19      	adds	r1, r3, #0
    6c4a:	b003      	add	sp, #12
    6c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6c4e:	46c0      	nop			; (mov r8, r8)
    6c50:	3ff00000 	.word	0x3ff00000

00006c54 <__d2b>:
    6c54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6c56:	2101      	movs	r1, #1
    6c58:	1c1d      	adds	r5, r3, #0
    6c5a:	1c14      	adds	r4, r2, #0
    6c5c:	f7ff fcaf 	bl	65be <_Balloc>
    6c60:	006f      	lsls	r7, r5, #1
    6c62:	032b      	lsls	r3, r5, #12
    6c64:	1c06      	adds	r6, r0, #0
    6c66:	0b1b      	lsrs	r3, r3, #12
    6c68:	0d7f      	lsrs	r7, r7, #21
    6c6a:	d002      	beq.n	6c72 <__d2b+0x1e>
    6c6c:	2280      	movs	r2, #128	; 0x80
    6c6e:	0352      	lsls	r2, r2, #13
    6c70:	4313      	orrs	r3, r2
    6c72:	9301      	str	r3, [sp, #4]
    6c74:	2c00      	cmp	r4, #0
    6c76:	d019      	beq.n	6cac <__d2b+0x58>
    6c78:	4668      	mov	r0, sp
    6c7a:	9400      	str	r4, [sp, #0]
    6c7c:	f7ff fd8a 	bl	6794 <__lo0bits>
    6c80:	9a00      	ldr	r2, [sp, #0]
    6c82:	2800      	cmp	r0, #0
    6c84:	d009      	beq.n	6c9a <__d2b+0x46>
    6c86:	9b01      	ldr	r3, [sp, #4]
    6c88:	2120      	movs	r1, #32
    6c8a:	1c1c      	adds	r4, r3, #0
    6c8c:	1a09      	subs	r1, r1, r0
    6c8e:	408c      	lsls	r4, r1
    6c90:	4322      	orrs	r2, r4
    6c92:	40c3      	lsrs	r3, r0
    6c94:	6172      	str	r2, [r6, #20]
    6c96:	9301      	str	r3, [sp, #4]
    6c98:	e000      	b.n	6c9c <__d2b+0x48>
    6c9a:	6172      	str	r2, [r6, #20]
    6c9c:	9c01      	ldr	r4, [sp, #4]
    6c9e:	61b4      	str	r4, [r6, #24]
    6ca0:	4263      	negs	r3, r4
    6ca2:	4163      	adcs	r3, r4
    6ca4:	2402      	movs	r4, #2
    6ca6:	1ae4      	subs	r4, r4, r3
    6ca8:	6134      	str	r4, [r6, #16]
    6caa:	e007      	b.n	6cbc <__d2b+0x68>
    6cac:	a801      	add	r0, sp, #4
    6cae:	f7ff fd71 	bl	6794 <__lo0bits>
    6cb2:	9901      	ldr	r1, [sp, #4]
    6cb4:	2401      	movs	r4, #1
    6cb6:	6171      	str	r1, [r6, #20]
    6cb8:	6134      	str	r4, [r6, #16]
    6cba:	3020      	adds	r0, #32
    6cbc:	2f00      	cmp	r7, #0
    6cbe:	d009      	beq.n	6cd4 <__d2b+0x80>
    6cc0:	4a0d      	ldr	r2, [pc, #52]	; (6cf8 <__d2b+0xa4>)
    6cc2:	9c08      	ldr	r4, [sp, #32]
    6cc4:	18bf      	adds	r7, r7, r2
    6cc6:	183f      	adds	r7, r7, r0
    6cc8:	6027      	str	r7, [r4, #0]
    6cca:	2335      	movs	r3, #53	; 0x35
    6ccc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6cce:	1a18      	subs	r0, r3, r0
    6cd0:	6020      	str	r0, [r4, #0]
    6cd2:	e00e      	b.n	6cf2 <__d2b+0x9e>
    6cd4:	4909      	ldr	r1, [pc, #36]	; (6cfc <__d2b+0xa8>)
    6cd6:	9a08      	ldr	r2, [sp, #32]
    6cd8:	1840      	adds	r0, r0, r1
    6cda:	4909      	ldr	r1, [pc, #36]	; (6d00 <__d2b+0xac>)
    6cdc:	6010      	str	r0, [r2, #0]
    6cde:	1863      	adds	r3, r4, r1
    6ce0:	009b      	lsls	r3, r3, #2
    6ce2:	18f3      	adds	r3, r6, r3
    6ce4:	6958      	ldr	r0, [r3, #20]
    6ce6:	f7ff fd39 	bl	675c <__hi0bits>
    6cea:	0164      	lsls	r4, r4, #5
    6cec:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6cee:	1a24      	subs	r4, r4, r0
    6cf0:	6014      	str	r4, [r2, #0]
    6cf2:	1c30      	adds	r0, r6, #0
    6cf4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6cf6:	46c0      	nop			; (mov r8, r8)
    6cf8:	fffffbcd 	.word	0xfffffbcd
    6cfc:	fffffbce 	.word	0xfffffbce
    6d00:	3fffffff 	.word	0x3fffffff

00006d04 <__ratio>:
    6d04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6d06:	1c0e      	adds	r6, r1, #0
    6d08:	4669      	mov	r1, sp
    6d0a:	1c07      	adds	r7, r0, #0
    6d0c:	f7ff ff50 	bl	6bb0 <__b2d>
    6d10:	1c04      	adds	r4, r0, #0
    6d12:	1c0d      	adds	r5, r1, #0
    6d14:	1c30      	adds	r0, r6, #0
    6d16:	a901      	add	r1, sp, #4
    6d18:	f7ff ff4a 	bl	6bb0 <__b2d>
    6d1c:	1c02      	adds	r2, r0, #0
    6d1e:	1c0b      	adds	r3, r1, #0
    6d20:	9800      	ldr	r0, [sp, #0]
    6d22:	9901      	ldr	r1, [sp, #4]
    6d24:	693f      	ldr	r7, [r7, #16]
    6d26:	1a40      	subs	r0, r0, r1
    6d28:	6931      	ldr	r1, [r6, #16]
    6d2a:	4684      	mov	ip, r0
    6d2c:	1a79      	subs	r1, r7, r1
    6d2e:	0149      	lsls	r1, r1, #5
    6d30:	4461      	add	r1, ip
    6d32:	2900      	cmp	r1, #0
    6d34:	dd02      	ble.n	6d3c <__ratio+0x38>
    6d36:	0509      	lsls	r1, r1, #20
    6d38:	194d      	adds	r5, r1, r5
    6d3a:	e001      	b.n	6d40 <__ratio+0x3c>
    6d3c:	0509      	lsls	r1, r1, #20
    6d3e:	1a5b      	subs	r3, r3, r1
    6d40:	1c20      	adds	r0, r4, #0
    6d42:	1c29      	adds	r1, r5, #0
    6d44:	f000 fe52 	bl	79ec <__aeabi_ddiv>
    6d48:	b003      	add	sp, #12
    6d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006d4c <__copybits>:
    6d4c:	3901      	subs	r1, #1
    6d4e:	b510      	push	{r4, lr}
    6d50:	1c13      	adds	r3, r2, #0
    6d52:	1149      	asrs	r1, r1, #5
    6d54:	6912      	ldr	r2, [r2, #16]
    6d56:	3101      	adds	r1, #1
    6d58:	0089      	lsls	r1, r1, #2
    6d5a:	3314      	adds	r3, #20
    6d5c:	0092      	lsls	r2, r2, #2
    6d5e:	1841      	adds	r1, r0, r1
    6d60:	189a      	adds	r2, r3, r2
    6d62:	4293      	cmp	r3, r2
    6d64:	d202      	bcs.n	6d6c <__copybits+0x20>
    6d66:	cb10      	ldmia	r3!, {r4}
    6d68:	c010      	stmia	r0!, {r4}
    6d6a:	e7fa      	b.n	6d62 <__copybits+0x16>
    6d6c:	4288      	cmp	r0, r1
    6d6e:	d202      	bcs.n	6d76 <__copybits+0x2a>
    6d70:	2300      	movs	r3, #0
    6d72:	c008      	stmia	r0!, {r3}
    6d74:	e7fa      	b.n	6d6c <__copybits+0x20>
    6d76:	bd10      	pop	{r4, pc}

00006d78 <__any_on>:
    6d78:	1c02      	adds	r2, r0, #0
    6d7a:	6900      	ldr	r0, [r0, #16]
    6d7c:	b510      	push	{r4, lr}
    6d7e:	3214      	adds	r2, #20
    6d80:	114b      	asrs	r3, r1, #5
    6d82:	4283      	cmp	r3, r0
    6d84:	dc0d      	bgt.n	6da2 <__any_on+0x2a>
    6d86:	da0d      	bge.n	6da4 <__any_on+0x2c>
    6d88:	201f      	movs	r0, #31
    6d8a:	4001      	ands	r1, r0
    6d8c:	d00a      	beq.n	6da4 <__any_on+0x2c>
    6d8e:	0098      	lsls	r0, r3, #2
    6d90:	5884      	ldr	r4, [r0, r2]
    6d92:	1c20      	adds	r0, r4, #0
    6d94:	40c8      	lsrs	r0, r1
    6d96:	4088      	lsls	r0, r1
    6d98:	1c01      	adds	r1, r0, #0
    6d9a:	2001      	movs	r0, #1
    6d9c:	42a1      	cmp	r1, r4
    6d9e:	d10c      	bne.n	6dba <__any_on+0x42>
    6da0:	e000      	b.n	6da4 <__any_on+0x2c>
    6da2:	1c03      	adds	r3, r0, #0
    6da4:	009b      	lsls	r3, r3, #2
    6da6:	18d3      	adds	r3, r2, r3
    6da8:	4293      	cmp	r3, r2
    6daa:	d905      	bls.n	6db8 <__any_on+0x40>
    6dac:	3b04      	subs	r3, #4
    6dae:	6819      	ldr	r1, [r3, #0]
    6db0:	2900      	cmp	r1, #0
    6db2:	d0f9      	beq.n	6da8 <__any_on+0x30>
    6db4:	2001      	movs	r0, #1
    6db6:	e000      	b.n	6dba <__any_on+0x42>
    6db8:	2000      	movs	r0, #0
    6dba:	bd10      	pop	{r4, pc}

00006dbc <_calloc_r>:
    6dbc:	b538      	push	{r3, r4, r5, lr}
    6dbe:	1c15      	adds	r5, r2, #0
    6dc0:	434d      	muls	r5, r1
    6dc2:	1c29      	adds	r1, r5, #0
    6dc4:	f000 f850 	bl	6e68 <_malloc_r>
    6dc8:	1e04      	subs	r4, r0, #0
    6dca:	d003      	beq.n	6dd4 <_calloc_r+0x18>
    6dcc:	2100      	movs	r1, #0
    6dce:	1c2a      	adds	r2, r5, #0
    6dd0:	f7fc fa61 	bl	3296 <memset>
    6dd4:	1c20      	adds	r0, r4, #0
    6dd6:	bd38      	pop	{r3, r4, r5, pc}

00006dd8 <_free_r>:
    6dd8:	b530      	push	{r4, r5, lr}
    6dda:	2900      	cmp	r1, #0
    6ddc:	d040      	beq.n	6e60 <_free_r+0x88>
    6dde:	3904      	subs	r1, #4
    6de0:	680b      	ldr	r3, [r1, #0]
    6de2:	2b00      	cmp	r3, #0
    6de4:	da00      	bge.n	6de8 <_free_r+0x10>
    6de6:	18c9      	adds	r1, r1, r3
    6de8:	4a1e      	ldr	r2, [pc, #120]	; (6e64 <_free_r+0x8c>)
    6dea:	6813      	ldr	r3, [r2, #0]
    6dec:	1c14      	adds	r4, r2, #0
    6dee:	2b00      	cmp	r3, #0
    6df0:	d102      	bne.n	6df8 <_free_r+0x20>
    6df2:	604b      	str	r3, [r1, #4]
    6df4:	6011      	str	r1, [r2, #0]
    6df6:	e033      	b.n	6e60 <_free_r+0x88>
    6df8:	4299      	cmp	r1, r3
    6dfa:	d20f      	bcs.n	6e1c <_free_r+0x44>
    6dfc:	6808      	ldr	r0, [r1, #0]
    6dfe:	180a      	adds	r2, r1, r0
    6e00:	429a      	cmp	r2, r3
    6e02:	d105      	bne.n	6e10 <_free_r+0x38>
    6e04:	6813      	ldr	r3, [r2, #0]
    6e06:	6852      	ldr	r2, [r2, #4]
    6e08:	18c0      	adds	r0, r0, r3
    6e0a:	6008      	str	r0, [r1, #0]
    6e0c:	604a      	str	r2, [r1, #4]
    6e0e:	e000      	b.n	6e12 <_free_r+0x3a>
    6e10:	604b      	str	r3, [r1, #4]
    6e12:	6021      	str	r1, [r4, #0]
    6e14:	e024      	b.n	6e60 <_free_r+0x88>
    6e16:	428a      	cmp	r2, r1
    6e18:	d803      	bhi.n	6e22 <_free_r+0x4a>
    6e1a:	1c13      	adds	r3, r2, #0
    6e1c:	685a      	ldr	r2, [r3, #4]
    6e1e:	2a00      	cmp	r2, #0
    6e20:	d1f9      	bne.n	6e16 <_free_r+0x3e>
    6e22:	681d      	ldr	r5, [r3, #0]
    6e24:	195c      	adds	r4, r3, r5
    6e26:	428c      	cmp	r4, r1
    6e28:	d10b      	bne.n	6e42 <_free_r+0x6a>
    6e2a:	6809      	ldr	r1, [r1, #0]
    6e2c:	1869      	adds	r1, r5, r1
    6e2e:	1858      	adds	r0, r3, r1
    6e30:	6019      	str	r1, [r3, #0]
    6e32:	4290      	cmp	r0, r2
    6e34:	d114      	bne.n	6e60 <_free_r+0x88>
    6e36:	6814      	ldr	r4, [r2, #0]
    6e38:	6852      	ldr	r2, [r2, #4]
    6e3a:	1909      	adds	r1, r1, r4
    6e3c:	6019      	str	r1, [r3, #0]
    6e3e:	605a      	str	r2, [r3, #4]
    6e40:	e00e      	b.n	6e60 <_free_r+0x88>
    6e42:	428c      	cmp	r4, r1
    6e44:	d902      	bls.n	6e4c <_free_r+0x74>
    6e46:	230c      	movs	r3, #12
    6e48:	6003      	str	r3, [r0, #0]
    6e4a:	e009      	b.n	6e60 <_free_r+0x88>
    6e4c:	6808      	ldr	r0, [r1, #0]
    6e4e:	180c      	adds	r4, r1, r0
    6e50:	4294      	cmp	r4, r2
    6e52:	d103      	bne.n	6e5c <_free_r+0x84>
    6e54:	6814      	ldr	r4, [r2, #0]
    6e56:	6852      	ldr	r2, [r2, #4]
    6e58:	1900      	adds	r0, r0, r4
    6e5a:	6008      	str	r0, [r1, #0]
    6e5c:	604a      	str	r2, [r1, #4]
    6e5e:	6059      	str	r1, [r3, #4]
    6e60:	bd30      	pop	{r4, r5, pc}
    6e62:	46c0      	nop			; (mov r8, r8)
    6e64:	2000020c 	.word	0x2000020c

00006e68 <_malloc_r>:
    6e68:	b570      	push	{r4, r5, r6, lr}
    6e6a:	2303      	movs	r3, #3
    6e6c:	1ccd      	adds	r5, r1, #3
    6e6e:	439d      	bics	r5, r3
    6e70:	3508      	adds	r5, #8
    6e72:	1c06      	adds	r6, r0, #0
    6e74:	2d0c      	cmp	r5, #12
    6e76:	d201      	bcs.n	6e7c <_malloc_r+0x14>
    6e78:	250c      	movs	r5, #12
    6e7a:	e001      	b.n	6e80 <_malloc_r+0x18>
    6e7c:	2d00      	cmp	r5, #0
    6e7e:	db3f      	blt.n	6f00 <_malloc_r+0x98>
    6e80:	428d      	cmp	r5, r1
    6e82:	d33d      	bcc.n	6f00 <_malloc_r+0x98>
    6e84:	4b20      	ldr	r3, [pc, #128]	; (6f08 <_malloc_r+0xa0>)
    6e86:	681c      	ldr	r4, [r3, #0]
    6e88:	1c1a      	adds	r2, r3, #0
    6e8a:	1c21      	adds	r1, r4, #0
    6e8c:	2900      	cmp	r1, #0
    6e8e:	d013      	beq.n	6eb8 <_malloc_r+0x50>
    6e90:	6808      	ldr	r0, [r1, #0]
    6e92:	1b43      	subs	r3, r0, r5
    6e94:	d40d      	bmi.n	6eb2 <_malloc_r+0x4a>
    6e96:	2b0b      	cmp	r3, #11
    6e98:	d902      	bls.n	6ea0 <_malloc_r+0x38>
    6e9a:	600b      	str	r3, [r1, #0]
    6e9c:	18cc      	adds	r4, r1, r3
    6e9e:	e01e      	b.n	6ede <_malloc_r+0x76>
    6ea0:	428c      	cmp	r4, r1
    6ea2:	d102      	bne.n	6eaa <_malloc_r+0x42>
    6ea4:	6863      	ldr	r3, [r4, #4]
    6ea6:	6013      	str	r3, [r2, #0]
    6ea8:	e01a      	b.n	6ee0 <_malloc_r+0x78>
    6eaa:	6848      	ldr	r0, [r1, #4]
    6eac:	6060      	str	r0, [r4, #4]
    6eae:	1c0c      	adds	r4, r1, #0
    6eb0:	e016      	b.n	6ee0 <_malloc_r+0x78>
    6eb2:	1c0c      	adds	r4, r1, #0
    6eb4:	6849      	ldr	r1, [r1, #4]
    6eb6:	e7e9      	b.n	6e8c <_malloc_r+0x24>
    6eb8:	4c14      	ldr	r4, [pc, #80]	; (6f0c <_malloc_r+0xa4>)
    6eba:	6820      	ldr	r0, [r4, #0]
    6ebc:	2800      	cmp	r0, #0
    6ebe:	d103      	bne.n	6ec8 <_malloc_r+0x60>
    6ec0:	1c30      	adds	r0, r6, #0
    6ec2:	f000 f84f 	bl	6f64 <_sbrk_r>
    6ec6:	6020      	str	r0, [r4, #0]
    6ec8:	1c30      	adds	r0, r6, #0
    6eca:	1c29      	adds	r1, r5, #0
    6ecc:	f000 f84a 	bl	6f64 <_sbrk_r>
    6ed0:	1c43      	adds	r3, r0, #1
    6ed2:	d015      	beq.n	6f00 <_malloc_r+0x98>
    6ed4:	1cc4      	adds	r4, r0, #3
    6ed6:	2303      	movs	r3, #3
    6ed8:	439c      	bics	r4, r3
    6eda:	4284      	cmp	r4, r0
    6edc:	d10a      	bne.n	6ef4 <_malloc_r+0x8c>
    6ede:	6025      	str	r5, [r4, #0]
    6ee0:	1c20      	adds	r0, r4, #0
    6ee2:	300b      	adds	r0, #11
    6ee4:	2207      	movs	r2, #7
    6ee6:	1d23      	adds	r3, r4, #4
    6ee8:	4390      	bics	r0, r2
    6eea:	1ac3      	subs	r3, r0, r3
    6eec:	d00b      	beq.n	6f06 <_malloc_r+0x9e>
    6eee:	425a      	negs	r2, r3
    6ef0:	50e2      	str	r2, [r4, r3]
    6ef2:	e008      	b.n	6f06 <_malloc_r+0x9e>
    6ef4:	1a21      	subs	r1, r4, r0
    6ef6:	1c30      	adds	r0, r6, #0
    6ef8:	f000 f834 	bl	6f64 <_sbrk_r>
    6efc:	3001      	adds	r0, #1
    6efe:	d1ee      	bne.n	6ede <_malloc_r+0x76>
    6f00:	230c      	movs	r3, #12
    6f02:	6033      	str	r3, [r6, #0]
    6f04:	2000      	movs	r0, #0
    6f06:	bd70      	pop	{r4, r5, r6, pc}
    6f08:	2000020c 	.word	0x2000020c
    6f0c:	20000208 	.word	0x20000208

00006f10 <__fpclassifyd>:
    6f10:	b530      	push	{r4, r5, lr}
    6f12:	1c0b      	adds	r3, r1, #0
    6f14:	1c04      	adds	r4, r0, #0
    6f16:	1c02      	adds	r2, r0, #0
    6f18:	431c      	orrs	r4, r3
    6f1a:	2002      	movs	r0, #2
    6f1c:	2c00      	cmp	r4, #0
    6f1e:	d017      	beq.n	6f50 <__fpclassifyd+0x40>
    6f20:	2480      	movs	r4, #128	; 0x80
    6f22:	0624      	lsls	r4, r4, #24
    6f24:	42a3      	cmp	r3, r4
    6f26:	d101      	bne.n	6f2c <__fpclassifyd+0x1c>
    6f28:	2a00      	cmp	r2, #0
    6f2a:	d011      	beq.n	6f50 <__fpclassifyd+0x40>
    6f2c:	4809      	ldr	r0, [pc, #36]	; (6f54 <__fpclassifyd+0x44>)
    6f2e:	0059      	lsls	r1, r3, #1
    6f30:	0849      	lsrs	r1, r1, #1
    6f32:	4c09      	ldr	r4, [pc, #36]	; (6f58 <__fpclassifyd+0x48>)
    6f34:	180d      	adds	r5, r1, r0
    6f36:	2004      	movs	r0, #4
    6f38:	42a5      	cmp	r5, r4
    6f3a:	d909      	bls.n	6f50 <__fpclassifyd+0x40>
    6f3c:	4c07      	ldr	r4, [pc, #28]	; (6f5c <__fpclassifyd+0x4c>)
    6f3e:	2003      	movs	r0, #3
    6f40:	42a1      	cmp	r1, r4
    6f42:	d905      	bls.n	6f50 <__fpclassifyd+0x40>
    6f44:	4c06      	ldr	r4, [pc, #24]	; (6f60 <__fpclassifyd+0x50>)
    6f46:	2000      	movs	r0, #0
    6f48:	42a1      	cmp	r1, r4
    6f4a:	d101      	bne.n	6f50 <__fpclassifyd+0x40>
    6f4c:	4250      	negs	r0, r2
    6f4e:	4150      	adcs	r0, r2
    6f50:	bd30      	pop	{r4, r5, pc}
    6f52:	46c0      	nop			; (mov r8, r8)
    6f54:	fff00000 	.word	0xfff00000
    6f58:	7fdfffff 	.word	0x7fdfffff
    6f5c:	000fffff 	.word	0x000fffff
    6f60:	7ff00000 	.word	0x7ff00000

00006f64 <_sbrk_r>:
    6f64:	b538      	push	{r3, r4, r5, lr}
    6f66:	4c07      	ldr	r4, [pc, #28]	; (6f84 <_sbrk_r+0x20>)
    6f68:	2300      	movs	r3, #0
    6f6a:	1c05      	adds	r5, r0, #0
    6f6c:	1c08      	adds	r0, r1, #0
    6f6e:	6023      	str	r3, [r4, #0]
    6f70:	f7fc f840 	bl	2ff4 <_sbrk>
    6f74:	1c43      	adds	r3, r0, #1
    6f76:	d103      	bne.n	6f80 <_sbrk_r+0x1c>
    6f78:	6823      	ldr	r3, [r4, #0]
    6f7a:	2b00      	cmp	r3, #0
    6f7c:	d000      	beq.n	6f80 <_sbrk_r+0x1c>
    6f7e:	602b      	str	r3, [r5, #0]
    6f80:	bd38      	pop	{r3, r4, r5, pc}
    6f82:	46c0      	nop			; (mov r8, r8)
    6f84:	20000c14 	.word	0x20000c14

00006f88 <__sread>:
    6f88:	b538      	push	{r3, r4, r5, lr}
    6f8a:	1c0c      	adds	r4, r1, #0
    6f8c:	250e      	movs	r5, #14
    6f8e:	5f49      	ldrsh	r1, [r1, r5]
    6f90:	f000 f8ba 	bl	7108 <_read_r>
    6f94:	2800      	cmp	r0, #0
    6f96:	db03      	blt.n	6fa0 <__sread+0x18>
    6f98:	6d62      	ldr	r2, [r4, #84]	; 0x54
    6f9a:	1813      	adds	r3, r2, r0
    6f9c:	6563      	str	r3, [r4, #84]	; 0x54
    6f9e:	e003      	b.n	6fa8 <__sread+0x20>
    6fa0:	89a2      	ldrh	r2, [r4, #12]
    6fa2:	4b02      	ldr	r3, [pc, #8]	; (6fac <__sread+0x24>)
    6fa4:	4013      	ands	r3, r2
    6fa6:	81a3      	strh	r3, [r4, #12]
    6fa8:	bd38      	pop	{r3, r4, r5, pc}
    6faa:	46c0      	nop			; (mov r8, r8)
    6fac:	ffffefff 	.word	0xffffefff

00006fb0 <__swrite>:
    6fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6fb2:	1c1e      	adds	r6, r3, #0
    6fb4:	898b      	ldrh	r3, [r1, #12]
    6fb6:	1c05      	adds	r5, r0, #0
    6fb8:	1c0c      	adds	r4, r1, #0
    6fba:	1c17      	adds	r7, r2, #0
    6fbc:	05da      	lsls	r2, r3, #23
    6fbe:	d505      	bpl.n	6fcc <__swrite+0x1c>
    6fc0:	230e      	movs	r3, #14
    6fc2:	5ec9      	ldrsh	r1, [r1, r3]
    6fc4:	2200      	movs	r2, #0
    6fc6:	2302      	movs	r3, #2
    6fc8:	f000 f88a 	bl	70e0 <_lseek_r>
    6fcc:	89a2      	ldrh	r2, [r4, #12]
    6fce:	4b05      	ldr	r3, [pc, #20]	; (6fe4 <__swrite+0x34>)
    6fd0:	1c28      	adds	r0, r5, #0
    6fd2:	4013      	ands	r3, r2
    6fd4:	81a3      	strh	r3, [r4, #12]
    6fd6:	220e      	movs	r2, #14
    6fd8:	5ea1      	ldrsh	r1, [r4, r2]
    6fda:	1c33      	adds	r3, r6, #0
    6fdc:	1c3a      	adds	r2, r7, #0
    6fde:	f000 f835 	bl	704c <_write_r>
    6fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6fe4:	ffffefff 	.word	0xffffefff

00006fe8 <__sseek>:
    6fe8:	b538      	push	{r3, r4, r5, lr}
    6fea:	1c0c      	adds	r4, r1, #0
    6fec:	250e      	movs	r5, #14
    6fee:	5f49      	ldrsh	r1, [r1, r5]
    6ff0:	f000 f876 	bl	70e0 <_lseek_r>
    6ff4:	89a3      	ldrh	r3, [r4, #12]
    6ff6:	1c42      	adds	r2, r0, #1
    6ff8:	d103      	bne.n	7002 <__sseek+0x1a>
    6ffa:	4a05      	ldr	r2, [pc, #20]	; (7010 <__sseek+0x28>)
    6ffc:	4013      	ands	r3, r2
    6ffe:	81a3      	strh	r3, [r4, #12]
    7000:	e004      	b.n	700c <__sseek+0x24>
    7002:	2280      	movs	r2, #128	; 0x80
    7004:	0152      	lsls	r2, r2, #5
    7006:	4313      	orrs	r3, r2
    7008:	81a3      	strh	r3, [r4, #12]
    700a:	6560      	str	r0, [r4, #84]	; 0x54
    700c:	bd38      	pop	{r3, r4, r5, pc}
    700e:	46c0      	nop			; (mov r8, r8)
    7010:	ffffefff 	.word	0xffffefff

00007014 <__sclose>:
    7014:	b508      	push	{r3, lr}
    7016:	230e      	movs	r3, #14
    7018:	5ec9      	ldrsh	r1, [r1, r3]
    701a:	f000 f82b 	bl	7074 <_close_r>
    701e:	bd08      	pop	{r3, pc}

00007020 <strncmp>:
    7020:	1c03      	adds	r3, r0, #0
    7022:	2000      	movs	r0, #0
    7024:	b510      	push	{r4, lr}
    7026:	4282      	cmp	r2, r0
    7028:	d00f      	beq.n	704a <strncmp+0x2a>
    702a:	781c      	ldrb	r4, [r3, #0]
    702c:	7808      	ldrb	r0, [r1, #0]
    702e:	42a0      	cmp	r0, r4
    7030:	d101      	bne.n	7036 <strncmp+0x16>
    7032:	2a01      	cmp	r2, #1
    7034:	d103      	bne.n	703e <strncmp+0x1e>
    7036:	7818      	ldrb	r0, [r3, #0]
    7038:	780b      	ldrb	r3, [r1, #0]
    703a:	1ac0      	subs	r0, r0, r3
    703c:	e005      	b.n	704a <strncmp+0x2a>
    703e:	3a01      	subs	r2, #1
    7040:	2800      	cmp	r0, #0
    7042:	d0f8      	beq.n	7036 <strncmp+0x16>
    7044:	3301      	adds	r3, #1
    7046:	3101      	adds	r1, #1
    7048:	e7ef      	b.n	702a <strncmp+0xa>
    704a:	bd10      	pop	{r4, pc}

0000704c <_write_r>:
    704c:	b538      	push	{r3, r4, r5, lr}
    704e:	4c08      	ldr	r4, [pc, #32]	; (7070 <_write_r+0x24>)
    7050:	1c05      	adds	r5, r0, #0
    7052:	2000      	movs	r0, #0
    7054:	6020      	str	r0, [r4, #0]
    7056:	1c08      	adds	r0, r1, #0
    7058:	1c11      	adds	r1, r2, #0
    705a:	1c1a      	adds	r2, r3, #0
    705c:	f7f9 fce4 	bl	a28 <_write>
    7060:	1c43      	adds	r3, r0, #1
    7062:	d103      	bne.n	706c <_write_r+0x20>
    7064:	6823      	ldr	r3, [r4, #0]
    7066:	2b00      	cmp	r3, #0
    7068:	d000      	beq.n	706c <_write_r+0x20>
    706a:	602b      	str	r3, [r5, #0]
    706c:	bd38      	pop	{r3, r4, r5, pc}
    706e:	46c0      	nop			; (mov r8, r8)
    7070:	20000c14 	.word	0x20000c14

00007074 <_close_r>:
    7074:	b538      	push	{r3, r4, r5, lr}
    7076:	4c07      	ldr	r4, [pc, #28]	; (7094 <_close_r+0x20>)
    7078:	2300      	movs	r3, #0
    707a:	1c05      	adds	r5, r0, #0
    707c:	1c08      	adds	r0, r1, #0
    707e:	6023      	str	r3, [r4, #0]
    7080:	f7fb ffca 	bl	3018 <_close>
    7084:	1c43      	adds	r3, r0, #1
    7086:	d103      	bne.n	7090 <_close_r+0x1c>
    7088:	6823      	ldr	r3, [r4, #0]
    708a:	2b00      	cmp	r3, #0
    708c:	d000      	beq.n	7090 <_close_r+0x1c>
    708e:	602b      	str	r3, [r5, #0]
    7090:	bd38      	pop	{r3, r4, r5, pc}
    7092:	46c0      	nop			; (mov r8, r8)
    7094:	20000c14 	.word	0x20000c14

00007098 <_fstat_r>:
    7098:	b538      	push	{r3, r4, r5, lr}
    709a:	4c07      	ldr	r4, [pc, #28]	; (70b8 <_fstat_r+0x20>)
    709c:	2300      	movs	r3, #0
    709e:	1c05      	adds	r5, r0, #0
    70a0:	1c08      	adds	r0, r1, #0
    70a2:	1c11      	adds	r1, r2, #0
    70a4:	6023      	str	r3, [r4, #0]
    70a6:	f7fb ffbb 	bl	3020 <_fstat>
    70aa:	1c43      	adds	r3, r0, #1
    70ac:	d103      	bne.n	70b6 <_fstat_r+0x1e>
    70ae:	6823      	ldr	r3, [r4, #0]
    70b0:	2b00      	cmp	r3, #0
    70b2:	d000      	beq.n	70b6 <_fstat_r+0x1e>
    70b4:	602b      	str	r3, [r5, #0]
    70b6:	bd38      	pop	{r3, r4, r5, pc}
    70b8:	20000c14 	.word	0x20000c14

000070bc <_isatty_r>:
    70bc:	b538      	push	{r3, r4, r5, lr}
    70be:	4c07      	ldr	r4, [pc, #28]	; (70dc <_isatty_r+0x20>)
    70c0:	2300      	movs	r3, #0
    70c2:	1c05      	adds	r5, r0, #0
    70c4:	1c08      	adds	r0, r1, #0
    70c6:	6023      	str	r3, [r4, #0]
    70c8:	f7fb ffb0 	bl	302c <_isatty>
    70cc:	1c43      	adds	r3, r0, #1
    70ce:	d103      	bne.n	70d8 <_isatty_r+0x1c>
    70d0:	6823      	ldr	r3, [r4, #0]
    70d2:	2b00      	cmp	r3, #0
    70d4:	d000      	beq.n	70d8 <_isatty_r+0x1c>
    70d6:	602b      	str	r3, [r5, #0]
    70d8:	bd38      	pop	{r3, r4, r5, pc}
    70da:	46c0      	nop			; (mov r8, r8)
    70dc:	20000c14 	.word	0x20000c14

000070e0 <_lseek_r>:
    70e0:	b538      	push	{r3, r4, r5, lr}
    70e2:	4c08      	ldr	r4, [pc, #32]	; (7104 <_lseek_r+0x24>)
    70e4:	1c05      	adds	r5, r0, #0
    70e6:	2000      	movs	r0, #0
    70e8:	6020      	str	r0, [r4, #0]
    70ea:	1c08      	adds	r0, r1, #0
    70ec:	1c11      	adds	r1, r2, #0
    70ee:	1c1a      	adds	r2, r3, #0
    70f0:	f7fb ff9e 	bl	3030 <_lseek>
    70f4:	1c43      	adds	r3, r0, #1
    70f6:	d103      	bne.n	7100 <_lseek_r+0x20>
    70f8:	6823      	ldr	r3, [r4, #0]
    70fa:	2b00      	cmp	r3, #0
    70fc:	d000      	beq.n	7100 <_lseek_r+0x20>
    70fe:	602b      	str	r3, [r5, #0]
    7100:	bd38      	pop	{r3, r4, r5, pc}
    7102:	46c0      	nop			; (mov r8, r8)
    7104:	20000c14 	.word	0x20000c14

00007108 <_read_r>:
    7108:	b538      	push	{r3, r4, r5, lr}
    710a:	4c08      	ldr	r4, [pc, #32]	; (712c <_read_r+0x24>)
    710c:	1c05      	adds	r5, r0, #0
    710e:	2000      	movs	r0, #0
    7110:	6020      	str	r0, [r4, #0]
    7112:	1c08      	adds	r0, r1, #0
    7114:	1c11      	adds	r1, r2, #0
    7116:	1c1a      	adds	r2, r3, #0
    7118:	f7f9 fc64 	bl	9e4 <_read>
    711c:	1c43      	adds	r3, r0, #1
    711e:	d103      	bne.n	7128 <_read_r+0x20>
    7120:	6823      	ldr	r3, [r4, #0]
    7122:	2b00      	cmp	r3, #0
    7124:	d000      	beq.n	7128 <_read_r+0x20>
    7126:	602b      	str	r3, [r5, #0]
    7128:	bd38      	pop	{r3, r4, r5, pc}
    712a:	46c0      	nop			; (mov r8, r8)
    712c:	20000c14 	.word	0x20000c14

00007130 <__gnu_thumb1_case_uqi>:
    7130:	b402      	push	{r1}
    7132:	4671      	mov	r1, lr
    7134:	0849      	lsrs	r1, r1, #1
    7136:	0049      	lsls	r1, r1, #1
    7138:	5c09      	ldrb	r1, [r1, r0]
    713a:	0049      	lsls	r1, r1, #1
    713c:	448e      	add	lr, r1
    713e:	bc02      	pop	{r1}
    7140:	4770      	bx	lr
    7142:	46c0      	nop			; (mov r8, r8)

00007144 <__aeabi_uidiv>:
    7144:	2900      	cmp	r1, #0
    7146:	d034      	beq.n	71b2 <.udivsi3_skip_div0_test+0x6a>

00007148 <.udivsi3_skip_div0_test>:
    7148:	2301      	movs	r3, #1
    714a:	2200      	movs	r2, #0
    714c:	b410      	push	{r4}
    714e:	4288      	cmp	r0, r1
    7150:	d32c      	bcc.n	71ac <.udivsi3_skip_div0_test+0x64>
    7152:	2401      	movs	r4, #1
    7154:	0724      	lsls	r4, r4, #28
    7156:	42a1      	cmp	r1, r4
    7158:	d204      	bcs.n	7164 <.udivsi3_skip_div0_test+0x1c>
    715a:	4281      	cmp	r1, r0
    715c:	d202      	bcs.n	7164 <.udivsi3_skip_div0_test+0x1c>
    715e:	0109      	lsls	r1, r1, #4
    7160:	011b      	lsls	r3, r3, #4
    7162:	e7f8      	b.n	7156 <.udivsi3_skip_div0_test+0xe>
    7164:	00e4      	lsls	r4, r4, #3
    7166:	42a1      	cmp	r1, r4
    7168:	d204      	bcs.n	7174 <.udivsi3_skip_div0_test+0x2c>
    716a:	4281      	cmp	r1, r0
    716c:	d202      	bcs.n	7174 <.udivsi3_skip_div0_test+0x2c>
    716e:	0049      	lsls	r1, r1, #1
    7170:	005b      	lsls	r3, r3, #1
    7172:	e7f8      	b.n	7166 <.udivsi3_skip_div0_test+0x1e>
    7174:	4288      	cmp	r0, r1
    7176:	d301      	bcc.n	717c <.udivsi3_skip_div0_test+0x34>
    7178:	1a40      	subs	r0, r0, r1
    717a:	431a      	orrs	r2, r3
    717c:	084c      	lsrs	r4, r1, #1
    717e:	42a0      	cmp	r0, r4
    7180:	d302      	bcc.n	7188 <.udivsi3_skip_div0_test+0x40>
    7182:	1b00      	subs	r0, r0, r4
    7184:	085c      	lsrs	r4, r3, #1
    7186:	4322      	orrs	r2, r4
    7188:	088c      	lsrs	r4, r1, #2
    718a:	42a0      	cmp	r0, r4
    718c:	d302      	bcc.n	7194 <.udivsi3_skip_div0_test+0x4c>
    718e:	1b00      	subs	r0, r0, r4
    7190:	089c      	lsrs	r4, r3, #2
    7192:	4322      	orrs	r2, r4
    7194:	08cc      	lsrs	r4, r1, #3
    7196:	42a0      	cmp	r0, r4
    7198:	d302      	bcc.n	71a0 <.udivsi3_skip_div0_test+0x58>
    719a:	1b00      	subs	r0, r0, r4
    719c:	08dc      	lsrs	r4, r3, #3
    719e:	4322      	orrs	r2, r4
    71a0:	2800      	cmp	r0, #0
    71a2:	d003      	beq.n	71ac <.udivsi3_skip_div0_test+0x64>
    71a4:	091b      	lsrs	r3, r3, #4
    71a6:	d001      	beq.n	71ac <.udivsi3_skip_div0_test+0x64>
    71a8:	0909      	lsrs	r1, r1, #4
    71aa:	e7e3      	b.n	7174 <.udivsi3_skip_div0_test+0x2c>
    71ac:	1c10      	adds	r0, r2, #0
    71ae:	bc10      	pop	{r4}
    71b0:	4770      	bx	lr
    71b2:	2800      	cmp	r0, #0
    71b4:	d001      	beq.n	71ba <.udivsi3_skip_div0_test+0x72>
    71b6:	2000      	movs	r0, #0
    71b8:	43c0      	mvns	r0, r0
    71ba:	b407      	push	{r0, r1, r2}
    71bc:	4802      	ldr	r0, [pc, #8]	; (71c8 <.udivsi3_skip_div0_test+0x80>)
    71be:	a102      	add	r1, pc, #8	; (adr r1, 71c8 <.udivsi3_skip_div0_test+0x80>)
    71c0:	1840      	adds	r0, r0, r1
    71c2:	9002      	str	r0, [sp, #8]
    71c4:	bd03      	pop	{r0, r1, pc}
    71c6:	46c0      	nop			; (mov r8, r8)
    71c8:	000000d9 	.word	0x000000d9

000071cc <__aeabi_uidivmod>:
    71cc:	2900      	cmp	r1, #0
    71ce:	d0f0      	beq.n	71b2 <.udivsi3_skip_div0_test+0x6a>
    71d0:	b503      	push	{r0, r1, lr}
    71d2:	f7ff ffb9 	bl	7148 <.udivsi3_skip_div0_test>
    71d6:	bc0e      	pop	{r1, r2, r3}
    71d8:	4342      	muls	r2, r0
    71da:	1a89      	subs	r1, r1, r2
    71dc:	4718      	bx	r3
    71de:	46c0      	nop			; (mov r8, r8)

000071e0 <__aeabi_idiv>:
    71e0:	2900      	cmp	r1, #0
    71e2:	d041      	beq.n	7268 <.divsi3_skip_div0_test+0x84>

000071e4 <.divsi3_skip_div0_test>:
    71e4:	b410      	push	{r4}
    71e6:	1c04      	adds	r4, r0, #0
    71e8:	404c      	eors	r4, r1
    71ea:	46a4      	mov	ip, r4
    71ec:	2301      	movs	r3, #1
    71ee:	2200      	movs	r2, #0
    71f0:	2900      	cmp	r1, #0
    71f2:	d500      	bpl.n	71f6 <.divsi3_skip_div0_test+0x12>
    71f4:	4249      	negs	r1, r1
    71f6:	2800      	cmp	r0, #0
    71f8:	d500      	bpl.n	71fc <.divsi3_skip_div0_test+0x18>
    71fa:	4240      	negs	r0, r0
    71fc:	4288      	cmp	r0, r1
    71fe:	d32c      	bcc.n	725a <.divsi3_skip_div0_test+0x76>
    7200:	2401      	movs	r4, #1
    7202:	0724      	lsls	r4, r4, #28
    7204:	42a1      	cmp	r1, r4
    7206:	d204      	bcs.n	7212 <.divsi3_skip_div0_test+0x2e>
    7208:	4281      	cmp	r1, r0
    720a:	d202      	bcs.n	7212 <.divsi3_skip_div0_test+0x2e>
    720c:	0109      	lsls	r1, r1, #4
    720e:	011b      	lsls	r3, r3, #4
    7210:	e7f8      	b.n	7204 <.divsi3_skip_div0_test+0x20>
    7212:	00e4      	lsls	r4, r4, #3
    7214:	42a1      	cmp	r1, r4
    7216:	d204      	bcs.n	7222 <.divsi3_skip_div0_test+0x3e>
    7218:	4281      	cmp	r1, r0
    721a:	d202      	bcs.n	7222 <.divsi3_skip_div0_test+0x3e>
    721c:	0049      	lsls	r1, r1, #1
    721e:	005b      	lsls	r3, r3, #1
    7220:	e7f8      	b.n	7214 <.divsi3_skip_div0_test+0x30>
    7222:	4288      	cmp	r0, r1
    7224:	d301      	bcc.n	722a <.divsi3_skip_div0_test+0x46>
    7226:	1a40      	subs	r0, r0, r1
    7228:	431a      	orrs	r2, r3
    722a:	084c      	lsrs	r4, r1, #1
    722c:	42a0      	cmp	r0, r4
    722e:	d302      	bcc.n	7236 <.divsi3_skip_div0_test+0x52>
    7230:	1b00      	subs	r0, r0, r4
    7232:	085c      	lsrs	r4, r3, #1
    7234:	4322      	orrs	r2, r4
    7236:	088c      	lsrs	r4, r1, #2
    7238:	42a0      	cmp	r0, r4
    723a:	d302      	bcc.n	7242 <.divsi3_skip_div0_test+0x5e>
    723c:	1b00      	subs	r0, r0, r4
    723e:	089c      	lsrs	r4, r3, #2
    7240:	4322      	orrs	r2, r4
    7242:	08cc      	lsrs	r4, r1, #3
    7244:	42a0      	cmp	r0, r4
    7246:	d302      	bcc.n	724e <.divsi3_skip_div0_test+0x6a>
    7248:	1b00      	subs	r0, r0, r4
    724a:	08dc      	lsrs	r4, r3, #3
    724c:	4322      	orrs	r2, r4
    724e:	2800      	cmp	r0, #0
    7250:	d003      	beq.n	725a <.divsi3_skip_div0_test+0x76>
    7252:	091b      	lsrs	r3, r3, #4
    7254:	d001      	beq.n	725a <.divsi3_skip_div0_test+0x76>
    7256:	0909      	lsrs	r1, r1, #4
    7258:	e7e3      	b.n	7222 <.divsi3_skip_div0_test+0x3e>
    725a:	1c10      	adds	r0, r2, #0
    725c:	4664      	mov	r4, ip
    725e:	2c00      	cmp	r4, #0
    7260:	d500      	bpl.n	7264 <.divsi3_skip_div0_test+0x80>
    7262:	4240      	negs	r0, r0
    7264:	bc10      	pop	{r4}
    7266:	4770      	bx	lr
    7268:	2800      	cmp	r0, #0
    726a:	d006      	beq.n	727a <.divsi3_skip_div0_test+0x96>
    726c:	db03      	blt.n	7276 <.divsi3_skip_div0_test+0x92>
    726e:	2000      	movs	r0, #0
    7270:	43c0      	mvns	r0, r0
    7272:	0840      	lsrs	r0, r0, #1
    7274:	e001      	b.n	727a <.divsi3_skip_div0_test+0x96>
    7276:	2080      	movs	r0, #128	; 0x80
    7278:	0600      	lsls	r0, r0, #24
    727a:	b407      	push	{r0, r1, r2}
    727c:	4802      	ldr	r0, [pc, #8]	; (7288 <.divsi3_skip_div0_test+0xa4>)
    727e:	a102      	add	r1, pc, #8	; (adr r1, 7288 <.divsi3_skip_div0_test+0xa4>)
    7280:	1840      	adds	r0, r0, r1
    7282:	9002      	str	r0, [sp, #8]
    7284:	bd03      	pop	{r0, r1, pc}
    7286:	46c0      	nop			; (mov r8, r8)
    7288:	00000019 	.word	0x00000019

0000728c <__aeabi_idivmod>:
    728c:	2900      	cmp	r1, #0
    728e:	d0eb      	beq.n	7268 <.divsi3_skip_div0_test+0x84>
    7290:	b503      	push	{r0, r1, lr}
    7292:	f7ff ffa7 	bl	71e4 <.divsi3_skip_div0_test>
    7296:	bc0e      	pop	{r1, r2, r3}
    7298:	4342      	muls	r2, r0
    729a:	1a89      	subs	r1, r1, r2
    729c:	4718      	bx	r3
    729e:	46c0      	nop			; (mov r8, r8)

000072a0 <__aeabi_idiv0>:
    72a0:	4770      	bx	lr
    72a2:	46c0      	nop			; (mov r8, r8)

000072a4 <__aeabi_cdrcmple>:
    72a4:	4684      	mov	ip, r0
    72a6:	1c10      	adds	r0, r2, #0
    72a8:	4662      	mov	r2, ip
    72aa:	468c      	mov	ip, r1
    72ac:	1c19      	adds	r1, r3, #0
    72ae:	4663      	mov	r3, ip
    72b0:	e000      	b.n	72b4 <__aeabi_cdcmpeq>
    72b2:	46c0      	nop			; (mov r8, r8)

000072b4 <__aeabi_cdcmpeq>:
    72b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    72b6:	f000 ff85 	bl	81c4 <__ledf2>
    72ba:	2800      	cmp	r0, #0
    72bc:	d401      	bmi.n	72c2 <__aeabi_cdcmpeq+0xe>
    72be:	2100      	movs	r1, #0
    72c0:	42c8      	cmn	r0, r1
    72c2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000072c4 <__aeabi_dcmpeq>:
    72c4:	b510      	push	{r4, lr}
    72c6:	f000 feb5 	bl	8034 <__eqdf2>
    72ca:	4240      	negs	r0, r0
    72cc:	3001      	adds	r0, #1
    72ce:	bd10      	pop	{r4, pc}

000072d0 <__aeabi_dcmplt>:
    72d0:	b510      	push	{r4, lr}
    72d2:	f000 ff77 	bl	81c4 <__ledf2>
    72d6:	2800      	cmp	r0, #0
    72d8:	db01      	blt.n	72de <__aeabi_dcmplt+0xe>
    72da:	2000      	movs	r0, #0
    72dc:	bd10      	pop	{r4, pc}
    72de:	2001      	movs	r0, #1
    72e0:	bd10      	pop	{r4, pc}
    72e2:	46c0      	nop			; (mov r8, r8)

000072e4 <__aeabi_dcmple>:
    72e4:	b510      	push	{r4, lr}
    72e6:	f000 ff6d 	bl	81c4 <__ledf2>
    72ea:	2800      	cmp	r0, #0
    72ec:	dd01      	ble.n	72f2 <__aeabi_dcmple+0xe>
    72ee:	2000      	movs	r0, #0
    72f0:	bd10      	pop	{r4, pc}
    72f2:	2001      	movs	r0, #1
    72f4:	bd10      	pop	{r4, pc}
    72f6:	46c0      	nop			; (mov r8, r8)

000072f8 <__aeabi_dcmpgt>:
    72f8:	b510      	push	{r4, lr}
    72fa:	f000 fee5 	bl	80c8 <__gedf2>
    72fe:	2800      	cmp	r0, #0
    7300:	dc01      	bgt.n	7306 <__aeabi_dcmpgt+0xe>
    7302:	2000      	movs	r0, #0
    7304:	bd10      	pop	{r4, pc}
    7306:	2001      	movs	r0, #1
    7308:	bd10      	pop	{r4, pc}
    730a:	46c0      	nop			; (mov r8, r8)

0000730c <__aeabi_dcmpge>:
    730c:	b510      	push	{r4, lr}
    730e:	f000 fedb 	bl	80c8 <__gedf2>
    7312:	2800      	cmp	r0, #0
    7314:	da01      	bge.n	731a <__aeabi_dcmpge+0xe>
    7316:	2000      	movs	r0, #0
    7318:	bd10      	pop	{r4, pc}
    731a:	2001      	movs	r0, #1
    731c:	bd10      	pop	{r4, pc}
    731e:	46c0      	nop			; (mov r8, r8)

00007320 <__aeabi_lmul>:
    7320:	469c      	mov	ip, r3
    7322:	0403      	lsls	r3, r0, #16
    7324:	b5f0      	push	{r4, r5, r6, r7, lr}
    7326:	0c1b      	lsrs	r3, r3, #16
    7328:	0417      	lsls	r7, r2, #16
    732a:	0c3f      	lsrs	r7, r7, #16
    732c:	0c15      	lsrs	r5, r2, #16
    732e:	1c1e      	adds	r6, r3, #0
    7330:	1c04      	adds	r4, r0, #0
    7332:	0c00      	lsrs	r0, r0, #16
    7334:	437e      	muls	r6, r7
    7336:	436b      	muls	r3, r5
    7338:	4347      	muls	r7, r0
    733a:	4345      	muls	r5, r0
    733c:	18fb      	adds	r3, r7, r3
    733e:	0c30      	lsrs	r0, r6, #16
    7340:	1818      	adds	r0, r3, r0
    7342:	4287      	cmp	r7, r0
    7344:	d902      	bls.n	734c <__aeabi_lmul+0x2c>
    7346:	2380      	movs	r3, #128	; 0x80
    7348:	025b      	lsls	r3, r3, #9
    734a:	18ed      	adds	r5, r5, r3
    734c:	0c03      	lsrs	r3, r0, #16
    734e:	18ed      	adds	r5, r5, r3
    7350:	4663      	mov	r3, ip
    7352:	435c      	muls	r4, r3
    7354:	434a      	muls	r2, r1
    7356:	0436      	lsls	r6, r6, #16
    7358:	0c36      	lsrs	r6, r6, #16
    735a:	18a1      	adds	r1, r4, r2
    735c:	0400      	lsls	r0, r0, #16
    735e:	1980      	adds	r0, r0, r6
    7360:	1949      	adds	r1, r1, r5
    7362:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7364:	0000      	movs	r0, r0
	...

00007368 <__aeabi_d2uiz>:
    7368:	b538      	push	{r3, r4, r5, lr}
    736a:	4b0e      	ldr	r3, [pc, #56]	; (73a4 <__aeabi_d2uiz+0x3c>)
    736c:	4a0c      	ldr	r2, [pc, #48]	; (73a0 <__aeabi_d2uiz+0x38>)
    736e:	1c04      	adds	r4, r0, #0
    7370:	1c0d      	adds	r5, r1, #0
    7372:	f7ff ffcb 	bl	730c <__aeabi_dcmpge>
    7376:	2800      	cmp	r0, #0
    7378:	d104      	bne.n	7384 <__aeabi_d2uiz+0x1c>
    737a:	1c20      	adds	r0, r4, #0
    737c:	1c29      	adds	r1, r5, #0
    737e:	f001 fd63 	bl	8e48 <__aeabi_d2iz>
    7382:	bd38      	pop	{r3, r4, r5, pc}
    7384:	4b07      	ldr	r3, [pc, #28]	; (73a4 <__aeabi_d2uiz+0x3c>)
    7386:	4a06      	ldr	r2, [pc, #24]	; (73a0 <__aeabi_d2uiz+0x38>)
    7388:	1c20      	adds	r0, r4, #0
    738a:	1c29      	adds	r1, r5, #0
    738c:	f001 fa28 	bl	87e0 <__aeabi_dsub>
    7390:	f001 fd5a 	bl	8e48 <__aeabi_d2iz>
    7394:	2380      	movs	r3, #128	; 0x80
    7396:	061b      	lsls	r3, r3, #24
    7398:	18c0      	adds	r0, r0, r3
    739a:	e7f2      	b.n	7382 <__aeabi_d2uiz+0x1a>
    739c:	46c0      	nop			; (mov r8, r8)
    739e:	46c0      	nop			; (mov r8, r8)
    73a0:	00000000 	.word	0x00000000
    73a4:	41e00000 	.word	0x41e00000

000073a8 <__aeabi_dadd>:
    73a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    73aa:	465f      	mov	r7, fp
    73ac:	4656      	mov	r6, sl
    73ae:	4644      	mov	r4, r8
    73b0:	464d      	mov	r5, r9
    73b2:	b4f0      	push	{r4, r5, r6, r7}
    73b4:	030c      	lsls	r4, r1, #12
    73b6:	004d      	lsls	r5, r1, #1
    73b8:	0fce      	lsrs	r6, r1, #31
    73ba:	0a61      	lsrs	r1, r4, #9
    73bc:	0f44      	lsrs	r4, r0, #29
    73be:	4321      	orrs	r1, r4
    73c0:	00c4      	lsls	r4, r0, #3
    73c2:	0318      	lsls	r0, r3, #12
    73c4:	4680      	mov	r8, r0
    73c6:	0058      	lsls	r0, r3, #1
    73c8:	0d40      	lsrs	r0, r0, #21
    73ca:	4682      	mov	sl, r0
    73cc:	0fd8      	lsrs	r0, r3, #31
    73ce:	4684      	mov	ip, r0
    73d0:	4640      	mov	r0, r8
    73d2:	0a40      	lsrs	r0, r0, #9
    73d4:	0f53      	lsrs	r3, r2, #29
    73d6:	4303      	orrs	r3, r0
    73d8:	00d0      	lsls	r0, r2, #3
    73da:	0d6d      	lsrs	r5, r5, #21
    73dc:	1c37      	adds	r7, r6, #0
    73de:	4683      	mov	fp, r0
    73e0:	4652      	mov	r2, sl
    73e2:	4566      	cmp	r6, ip
    73e4:	d100      	bne.n	73e8 <__aeabi_dadd+0x40>
    73e6:	e0a4      	b.n	7532 <__aeabi_dadd+0x18a>
    73e8:	1aaf      	subs	r7, r5, r2
    73ea:	2f00      	cmp	r7, #0
    73ec:	dc00      	bgt.n	73f0 <__aeabi_dadd+0x48>
    73ee:	e109      	b.n	7604 <__aeabi_dadd+0x25c>
    73f0:	2a00      	cmp	r2, #0
    73f2:	d13b      	bne.n	746c <__aeabi_dadd+0xc4>
    73f4:	4318      	orrs	r0, r3
    73f6:	d000      	beq.n	73fa <__aeabi_dadd+0x52>
    73f8:	e0ea      	b.n	75d0 <__aeabi_dadd+0x228>
    73fa:	0763      	lsls	r3, r4, #29
    73fc:	d100      	bne.n	7400 <__aeabi_dadd+0x58>
    73fe:	e087      	b.n	7510 <__aeabi_dadd+0x168>
    7400:	230f      	movs	r3, #15
    7402:	4023      	ands	r3, r4
    7404:	2b04      	cmp	r3, #4
    7406:	d100      	bne.n	740a <__aeabi_dadd+0x62>
    7408:	e082      	b.n	7510 <__aeabi_dadd+0x168>
    740a:	1d22      	adds	r2, r4, #4
    740c:	42a2      	cmp	r2, r4
    740e:	41a4      	sbcs	r4, r4
    7410:	4264      	negs	r4, r4
    7412:	2380      	movs	r3, #128	; 0x80
    7414:	1909      	adds	r1, r1, r4
    7416:	041b      	lsls	r3, r3, #16
    7418:	400b      	ands	r3, r1
    741a:	1c37      	adds	r7, r6, #0
    741c:	1c14      	adds	r4, r2, #0
    741e:	2b00      	cmp	r3, #0
    7420:	d100      	bne.n	7424 <__aeabi_dadd+0x7c>
    7422:	e07c      	b.n	751e <__aeabi_dadd+0x176>
    7424:	4bce      	ldr	r3, [pc, #824]	; (7760 <__aeabi_dadd+0x3b8>)
    7426:	3501      	adds	r5, #1
    7428:	429d      	cmp	r5, r3
    742a:	d100      	bne.n	742e <__aeabi_dadd+0x86>
    742c:	e105      	b.n	763a <__aeabi_dadd+0x292>
    742e:	4bcd      	ldr	r3, [pc, #820]	; (7764 <__aeabi_dadd+0x3bc>)
    7430:	08e4      	lsrs	r4, r4, #3
    7432:	4019      	ands	r1, r3
    7434:	0748      	lsls	r0, r1, #29
    7436:	0249      	lsls	r1, r1, #9
    7438:	4304      	orrs	r4, r0
    743a:	0b0b      	lsrs	r3, r1, #12
    743c:	2000      	movs	r0, #0
    743e:	2100      	movs	r1, #0
    7440:	031b      	lsls	r3, r3, #12
    7442:	0b1a      	lsrs	r2, r3, #12
    7444:	0d0b      	lsrs	r3, r1, #20
    7446:	056d      	lsls	r5, r5, #21
    7448:	051b      	lsls	r3, r3, #20
    744a:	4313      	orrs	r3, r2
    744c:	086a      	lsrs	r2, r5, #1
    744e:	4dc6      	ldr	r5, [pc, #792]	; (7768 <__aeabi_dadd+0x3c0>)
    7450:	07ff      	lsls	r7, r7, #31
    7452:	401d      	ands	r5, r3
    7454:	4315      	orrs	r5, r2
    7456:	006d      	lsls	r5, r5, #1
    7458:	086d      	lsrs	r5, r5, #1
    745a:	1c29      	adds	r1, r5, #0
    745c:	4339      	orrs	r1, r7
    745e:	1c20      	adds	r0, r4, #0
    7460:	bc3c      	pop	{r2, r3, r4, r5}
    7462:	4690      	mov	r8, r2
    7464:	4699      	mov	r9, r3
    7466:	46a2      	mov	sl, r4
    7468:	46ab      	mov	fp, r5
    746a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    746c:	48bc      	ldr	r0, [pc, #752]	; (7760 <__aeabi_dadd+0x3b8>)
    746e:	4285      	cmp	r5, r0
    7470:	d0c3      	beq.n	73fa <__aeabi_dadd+0x52>
    7472:	2080      	movs	r0, #128	; 0x80
    7474:	0400      	lsls	r0, r0, #16
    7476:	4303      	orrs	r3, r0
    7478:	2f38      	cmp	r7, #56	; 0x38
    747a:	dd00      	ble.n	747e <__aeabi_dadd+0xd6>
    747c:	e0f0      	b.n	7660 <__aeabi_dadd+0x2b8>
    747e:	2f1f      	cmp	r7, #31
    7480:	dd00      	ble.n	7484 <__aeabi_dadd+0xdc>
    7482:	e124      	b.n	76ce <__aeabi_dadd+0x326>
    7484:	2020      	movs	r0, #32
    7486:	1bc0      	subs	r0, r0, r7
    7488:	1c1a      	adds	r2, r3, #0
    748a:	4681      	mov	r9, r0
    748c:	4082      	lsls	r2, r0
    748e:	4658      	mov	r0, fp
    7490:	40f8      	lsrs	r0, r7
    7492:	4302      	orrs	r2, r0
    7494:	4694      	mov	ip, r2
    7496:	4658      	mov	r0, fp
    7498:	464a      	mov	r2, r9
    749a:	4090      	lsls	r0, r2
    749c:	1e42      	subs	r2, r0, #1
    749e:	4190      	sbcs	r0, r2
    74a0:	40fb      	lsrs	r3, r7
    74a2:	4662      	mov	r2, ip
    74a4:	4302      	orrs	r2, r0
    74a6:	1c1f      	adds	r7, r3, #0
    74a8:	1aa2      	subs	r2, r4, r2
    74aa:	4294      	cmp	r4, r2
    74ac:	41a4      	sbcs	r4, r4
    74ae:	4264      	negs	r4, r4
    74b0:	1bc9      	subs	r1, r1, r7
    74b2:	1b09      	subs	r1, r1, r4
    74b4:	1c14      	adds	r4, r2, #0
    74b6:	020b      	lsls	r3, r1, #8
    74b8:	d59f      	bpl.n	73fa <__aeabi_dadd+0x52>
    74ba:	0249      	lsls	r1, r1, #9
    74bc:	0a4f      	lsrs	r7, r1, #9
    74be:	2f00      	cmp	r7, #0
    74c0:	d100      	bne.n	74c4 <__aeabi_dadd+0x11c>
    74c2:	e0c8      	b.n	7656 <__aeabi_dadd+0x2ae>
    74c4:	1c38      	adds	r0, r7, #0
    74c6:	f001 fdf1 	bl	90ac <__clzsi2>
    74ca:	1c02      	adds	r2, r0, #0
    74cc:	3a08      	subs	r2, #8
    74ce:	2a1f      	cmp	r2, #31
    74d0:	dd00      	ble.n	74d4 <__aeabi_dadd+0x12c>
    74d2:	e0b5      	b.n	7640 <__aeabi_dadd+0x298>
    74d4:	2128      	movs	r1, #40	; 0x28
    74d6:	1a09      	subs	r1, r1, r0
    74d8:	1c20      	adds	r0, r4, #0
    74da:	4097      	lsls	r7, r2
    74dc:	40c8      	lsrs	r0, r1
    74de:	4307      	orrs	r7, r0
    74e0:	4094      	lsls	r4, r2
    74e2:	4295      	cmp	r5, r2
    74e4:	dd00      	ble.n	74e8 <__aeabi_dadd+0x140>
    74e6:	e0b2      	b.n	764e <__aeabi_dadd+0x2a6>
    74e8:	1b55      	subs	r5, r2, r5
    74ea:	1c69      	adds	r1, r5, #1
    74ec:	291f      	cmp	r1, #31
    74ee:	dd00      	ble.n	74f2 <__aeabi_dadd+0x14a>
    74f0:	e0dc      	b.n	76ac <__aeabi_dadd+0x304>
    74f2:	221f      	movs	r2, #31
    74f4:	1b55      	subs	r5, r2, r5
    74f6:	1c3b      	adds	r3, r7, #0
    74f8:	1c22      	adds	r2, r4, #0
    74fa:	40ab      	lsls	r3, r5
    74fc:	40ca      	lsrs	r2, r1
    74fe:	40ac      	lsls	r4, r5
    7500:	1e65      	subs	r5, r4, #1
    7502:	41ac      	sbcs	r4, r5
    7504:	4313      	orrs	r3, r2
    7506:	40cf      	lsrs	r7, r1
    7508:	431c      	orrs	r4, r3
    750a:	1c39      	adds	r1, r7, #0
    750c:	2500      	movs	r5, #0
    750e:	e774      	b.n	73fa <__aeabi_dadd+0x52>
    7510:	2380      	movs	r3, #128	; 0x80
    7512:	041b      	lsls	r3, r3, #16
    7514:	400b      	ands	r3, r1
    7516:	1c37      	adds	r7, r6, #0
    7518:	2b00      	cmp	r3, #0
    751a:	d000      	beq.n	751e <__aeabi_dadd+0x176>
    751c:	e782      	b.n	7424 <__aeabi_dadd+0x7c>
    751e:	4b90      	ldr	r3, [pc, #576]	; (7760 <__aeabi_dadd+0x3b8>)
    7520:	0748      	lsls	r0, r1, #29
    7522:	08e4      	lsrs	r4, r4, #3
    7524:	4304      	orrs	r4, r0
    7526:	08c9      	lsrs	r1, r1, #3
    7528:	429d      	cmp	r5, r3
    752a:	d048      	beq.n	75be <__aeabi_dadd+0x216>
    752c:	0309      	lsls	r1, r1, #12
    752e:	0b0b      	lsrs	r3, r1, #12
    7530:	e784      	b.n	743c <__aeabi_dadd+0x94>
    7532:	1aaa      	subs	r2, r5, r2
    7534:	4694      	mov	ip, r2
    7536:	2a00      	cmp	r2, #0
    7538:	dc00      	bgt.n	753c <__aeabi_dadd+0x194>
    753a:	e098      	b.n	766e <__aeabi_dadd+0x2c6>
    753c:	4650      	mov	r0, sl
    753e:	2800      	cmp	r0, #0
    7540:	d052      	beq.n	75e8 <__aeabi_dadd+0x240>
    7542:	4887      	ldr	r0, [pc, #540]	; (7760 <__aeabi_dadd+0x3b8>)
    7544:	4285      	cmp	r5, r0
    7546:	d100      	bne.n	754a <__aeabi_dadd+0x1a2>
    7548:	e757      	b.n	73fa <__aeabi_dadd+0x52>
    754a:	2080      	movs	r0, #128	; 0x80
    754c:	0400      	lsls	r0, r0, #16
    754e:	4303      	orrs	r3, r0
    7550:	4662      	mov	r2, ip
    7552:	2a38      	cmp	r2, #56	; 0x38
    7554:	dd00      	ble.n	7558 <__aeabi_dadd+0x1b0>
    7556:	e0fc      	b.n	7752 <__aeabi_dadd+0x3aa>
    7558:	2a1f      	cmp	r2, #31
    755a:	dd00      	ble.n	755e <__aeabi_dadd+0x1b6>
    755c:	e14a      	b.n	77f4 <__aeabi_dadd+0x44c>
    755e:	2220      	movs	r2, #32
    7560:	4660      	mov	r0, ip
    7562:	1a10      	subs	r0, r2, r0
    7564:	1c1a      	adds	r2, r3, #0
    7566:	4082      	lsls	r2, r0
    7568:	4682      	mov	sl, r0
    756a:	4691      	mov	r9, r2
    756c:	4658      	mov	r0, fp
    756e:	4662      	mov	r2, ip
    7570:	40d0      	lsrs	r0, r2
    7572:	464a      	mov	r2, r9
    7574:	4302      	orrs	r2, r0
    7576:	4690      	mov	r8, r2
    7578:	4658      	mov	r0, fp
    757a:	4652      	mov	r2, sl
    757c:	4090      	lsls	r0, r2
    757e:	1e42      	subs	r2, r0, #1
    7580:	4190      	sbcs	r0, r2
    7582:	4642      	mov	r2, r8
    7584:	4302      	orrs	r2, r0
    7586:	4660      	mov	r0, ip
    7588:	40c3      	lsrs	r3, r0
    758a:	1912      	adds	r2, r2, r4
    758c:	42a2      	cmp	r2, r4
    758e:	41a4      	sbcs	r4, r4
    7590:	4264      	negs	r4, r4
    7592:	1859      	adds	r1, r3, r1
    7594:	1909      	adds	r1, r1, r4
    7596:	1c14      	adds	r4, r2, #0
    7598:	0208      	lsls	r0, r1, #8
    759a:	d400      	bmi.n	759e <__aeabi_dadd+0x1f6>
    759c:	e72d      	b.n	73fa <__aeabi_dadd+0x52>
    759e:	4b70      	ldr	r3, [pc, #448]	; (7760 <__aeabi_dadd+0x3b8>)
    75a0:	3501      	adds	r5, #1
    75a2:	429d      	cmp	r5, r3
    75a4:	d100      	bne.n	75a8 <__aeabi_dadd+0x200>
    75a6:	e122      	b.n	77ee <__aeabi_dadd+0x446>
    75a8:	4b6e      	ldr	r3, [pc, #440]	; (7764 <__aeabi_dadd+0x3bc>)
    75aa:	0860      	lsrs	r0, r4, #1
    75ac:	4019      	ands	r1, r3
    75ae:	2301      	movs	r3, #1
    75b0:	4023      	ands	r3, r4
    75b2:	1c1c      	adds	r4, r3, #0
    75b4:	4304      	orrs	r4, r0
    75b6:	07cb      	lsls	r3, r1, #31
    75b8:	431c      	orrs	r4, r3
    75ba:	0849      	lsrs	r1, r1, #1
    75bc:	e71d      	b.n	73fa <__aeabi_dadd+0x52>
    75be:	1c23      	adds	r3, r4, #0
    75c0:	430b      	orrs	r3, r1
    75c2:	d03a      	beq.n	763a <__aeabi_dadd+0x292>
    75c4:	2380      	movs	r3, #128	; 0x80
    75c6:	031b      	lsls	r3, r3, #12
    75c8:	430b      	orrs	r3, r1
    75ca:	031b      	lsls	r3, r3, #12
    75cc:	0b1b      	lsrs	r3, r3, #12
    75ce:	e735      	b.n	743c <__aeabi_dadd+0x94>
    75d0:	3f01      	subs	r7, #1
    75d2:	2f00      	cmp	r7, #0
    75d4:	d165      	bne.n	76a2 <__aeabi_dadd+0x2fa>
    75d6:	4658      	mov	r0, fp
    75d8:	1a22      	subs	r2, r4, r0
    75da:	4294      	cmp	r4, r2
    75dc:	41a4      	sbcs	r4, r4
    75de:	4264      	negs	r4, r4
    75e0:	1ac9      	subs	r1, r1, r3
    75e2:	1b09      	subs	r1, r1, r4
    75e4:	1c14      	adds	r4, r2, #0
    75e6:	e766      	b.n	74b6 <__aeabi_dadd+0x10e>
    75e8:	4658      	mov	r0, fp
    75ea:	4318      	orrs	r0, r3
    75ec:	d100      	bne.n	75f0 <__aeabi_dadd+0x248>
    75ee:	e704      	b.n	73fa <__aeabi_dadd+0x52>
    75f0:	2201      	movs	r2, #1
    75f2:	4252      	negs	r2, r2
    75f4:	4494      	add	ip, r2
    75f6:	4660      	mov	r0, ip
    75f8:	2800      	cmp	r0, #0
    75fa:	d000      	beq.n	75fe <__aeabi_dadd+0x256>
    75fc:	e0c5      	b.n	778a <__aeabi_dadd+0x3e2>
    75fe:	4658      	mov	r0, fp
    7600:	1902      	adds	r2, r0, r4
    7602:	e7c3      	b.n	758c <__aeabi_dadd+0x1e4>
    7604:	2f00      	cmp	r7, #0
    7606:	d173      	bne.n	76f0 <__aeabi_dadd+0x348>
    7608:	1c68      	adds	r0, r5, #1
    760a:	0540      	lsls	r0, r0, #21
    760c:	0d40      	lsrs	r0, r0, #21
    760e:	2801      	cmp	r0, #1
    7610:	dc00      	bgt.n	7614 <__aeabi_dadd+0x26c>
    7612:	e0de      	b.n	77d2 <__aeabi_dadd+0x42a>
    7614:	465a      	mov	r2, fp
    7616:	1aa2      	subs	r2, r4, r2
    7618:	4294      	cmp	r4, r2
    761a:	41bf      	sbcs	r7, r7
    761c:	1ac8      	subs	r0, r1, r3
    761e:	427f      	negs	r7, r7
    7620:	1bc7      	subs	r7, r0, r7
    7622:	0238      	lsls	r0, r7, #8
    7624:	d400      	bmi.n	7628 <__aeabi_dadd+0x280>
    7626:	e089      	b.n	773c <__aeabi_dadd+0x394>
    7628:	465a      	mov	r2, fp
    762a:	1b14      	subs	r4, r2, r4
    762c:	45a3      	cmp	fp, r4
    762e:	4192      	sbcs	r2, r2
    7630:	1a59      	subs	r1, r3, r1
    7632:	4252      	negs	r2, r2
    7634:	1a8f      	subs	r7, r1, r2
    7636:	4666      	mov	r6, ip
    7638:	e741      	b.n	74be <__aeabi_dadd+0x116>
    763a:	2300      	movs	r3, #0
    763c:	2400      	movs	r4, #0
    763e:	e6fd      	b.n	743c <__aeabi_dadd+0x94>
    7640:	1c27      	adds	r7, r4, #0
    7642:	3828      	subs	r0, #40	; 0x28
    7644:	4087      	lsls	r7, r0
    7646:	2400      	movs	r4, #0
    7648:	4295      	cmp	r5, r2
    764a:	dc00      	bgt.n	764e <__aeabi_dadd+0x2a6>
    764c:	e74c      	b.n	74e8 <__aeabi_dadd+0x140>
    764e:	4945      	ldr	r1, [pc, #276]	; (7764 <__aeabi_dadd+0x3bc>)
    7650:	1aad      	subs	r5, r5, r2
    7652:	4039      	ands	r1, r7
    7654:	e6d1      	b.n	73fa <__aeabi_dadd+0x52>
    7656:	1c20      	adds	r0, r4, #0
    7658:	f001 fd28 	bl	90ac <__clzsi2>
    765c:	3020      	adds	r0, #32
    765e:	e734      	b.n	74ca <__aeabi_dadd+0x122>
    7660:	465a      	mov	r2, fp
    7662:	431a      	orrs	r2, r3
    7664:	1e53      	subs	r3, r2, #1
    7666:	419a      	sbcs	r2, r3
    7668:	b2d2      	uxtb	r2, r2
    766a:	2700      	movs	r7, #0
    766c:	e71c      	b.n	74a8 <__aeabi_dadd+0x100>
    766e:	2a00      	cmp	r2, #0
    7670:	d000      	beq.n	7674 <__aeabi_dadd+0x2cc>
    7672:	e0dc      	b.n	782e <__aeabi_dadd+0x486>
    7674:	1c68      	adds	r0, r5, #1
    7676:	0542      	lsls	r2, r0, #21
    7678:	0d52      	lsrs	r2, r2, #21
    767a:	2a01      	cmp	r2, #1
    767c:	dc00      	bgt.n	7680 <__aeabi_dadd+0x2d8>
    767e:	e08d      	b.n	779c <__aeabi_dadd+0x3f4>
    7680:	4d37      	ldr	r5, [pc, #220]	; (7760 <__aeabi_dadd+0x3b8>)
    7682:	42a8      	cmp	r0, r5
    7684:	d100      	bne.n	7688 <__aeabi_dadd+0x2e0>
    7686:	e0f3      	b.n	7870 <__aeabi_dadd+0x4c8>
    7688:	465d      	mov	r5, fp
    768a:	192a      	adds	r2, r5, r4
    768c:	42a2      	cmp	r2, r4
    768e:	41a4      	sbcs	r4, r4
    7690:	4264      	negs	r4, r4
    7692:	1859      	adds	r1, r3, r1
    7694:	1909      	adds	r1, r1, r4
    7696:	07cc      	lsls	r4, r1, #31
    7698:	0852      	lsrs	r2, r2, #1
    769a:	4314      	orrs	r4, r2
    769c:	0849      	lsrs	r1, r1, #1
    769e:	1c05      	adds	r5, r0, #0
    76a0:	e6ab      	b.n	73fa <__aeabi_dadd+0x52>
    76a2:	482f      	ldr	r0, [pc, #188]	; (7760 <__aeabi_dadd+0x3b8>)
    76a4:	4285      	cmp	r5, r0
    76a6:	d000      	beq.n	76aa <__aeabi_dadd+0x302>
    76a8:	e6e6      	b.n	7478 <__aeabi_dadd+0xd0>
    76aa:	e6a6      	b.n	73fa <__aeabi_dadd+0x52>
    76ac:	1c2b      	adds	r3, r5, #0
    76ae:	3b1f      	subs	r3, #31
    76b0:	1c3a      	adds	r2, r7, #0
    76b2:	40da      	lsrs	r2, r3
    76b4:	1c13      	adds	r3, r2, #0
    76b6:	2920      	cmp	r1, #32
    76b8:	d06c      	beq.n	7794 <__aeabi_dadd+0x3ec>
    76ba:	223f      	movs	r2, #63	; 0x3f
    76bc:	1b55      	subs	r5, r2, r5
    76be:	40af      	lsls	r7, r5
    76c0:	433c      	orrs	r4, r7
    76c2:	1e60      	subs	r0, r4, #1
    76c4:	4184      	sbcs	r4, r0
    76c6:	431c      	orrs	r4, r3
    76c8:	2100      	movs	r1, #0
    76ca:	2500      	movs	r5, #0
    76cc:	e695      	b.n	73fa <__aeabi_dadd+0x52>
    76ce:	1c38      	adds	r0, r7, #0
    76d0:	3820      	subs	r0, #32
    76d2:	1c1a      	adds	r2, r3, #0
    76d4:	40c2      	lsrs	r2, r0
    76d6:	1c10      	adds	r0, r2, #0
    76d8:	2f20      	cmp	r7, #32
    76da:	d05d      	beq.n	7798 <__aeabi_dadd+0x3f0>
    76dc:	2240      	movs	r2, #64	; 0x40
    76de:	1bd7      	subs	r7, r2, r7
    76e0:	40bb      	lsls	r3, r7
    76e2:	465a      	mov	r2, fp
    76e4:	431a      	orrs	r2, r3
    76e6:	1e53      	subs	r3, r2, #1
    76e8:	419a      	sbcs	r2, r3
    76ea:	4302      	orrs	r2, r0
    76ec:	2700      	movs	r7, #0
    76ee:	e6db      	b.n	74a8 <__aeabi_dadd+0x100>
    76f0:	2d00      	cmp	r5, #0
    76f2:	d03b      	beq.n	776c <__aeabi_dadd+0x3c4>
    76f4:	4d1a      	ldr	r5, [pc, #104]	; (7760 <__aeabi_dadd+0x3b8>)
    76f6:	45aa      	cmp	sl, r5
    76f8:	d100      	bne.n	76fc <__aeabi_dadd+0x354>
    76fa:	e093      	b.n	7824 <__aeabi_dadd+0x47c>
    76fc:	2580      	movs	r5, #128	; 0x80
    76fe:	042d      	lsls	r5, r5, #16
    7700:	427f      	negs	r7, r7
    7702:	4329      	orrs	r1, r5
    7704:	2f38      	cmp	r7, #56	; 0x38
    7706:	dd00      	ble.n	770a <__aeabi_dadd+0x362>
    7708:	e0ac      	b.n	7864 <__aeabi_dadd+0x4bc>
    770a:	2f1f      	cmp	r7, #31
    770c:	dd00      	ble.n	7710 <__aeabi_dadd+0x368>
    770e:	e129      	b.n	7964 <__aeabi_dadd+0x5bc>
    7710:	2520      	movs	r5, #32
    7712:	1bed      	subs	r5, r5, r7
    7714:	1c08      	adds	r0, r1, #0
    7716:	1c26      	adds	r6, r4, #0
    7718:	40a8      	lsls	r0, r5
    771a:	40fe      	lsrs	r6, r7
    771c:	40ac      	lsls	r4, r5
    771e:	4306      	orrs	r6, r0
    7720:	1e65      	subs	r5, r4, #1
    7722:	41ac      	sbcs	r4, r5
    7724:	4334      	orrs	r4, r6
    7726:	40f9      	lsrs	r1, r7
    7728:	465d      	mov	r5, fp
    772a:	1b2c      	subs	r4, r5, r4
    772c:	45a3      	cmp	fp, r4
    772e:	4192      	sbcs	r2, r2
    7730:	1a5b      	subs	r3, r3, r1
    7732:	4252      	negs	r2, r2
    7734:	1a99      	subs	r1, r3, r2
    7736:	4655      	mov	r5, sl
    7738:	4666      	mov	r6, ip
    773a:	e6bc      	b.n	74b6 <__aeabi_dadd+0x10e>
    773c:	1c13      	adds	r3, r2, #0
    773e:	433b      	orrs	r3, r7
    7740:	1c14      	adds	r4, r2, #0
    7742:	2b00      	cmp	r3, #0
    7744:	d000      	beq.n	7748 <__aeabi_dadd+0x3a0>
    7746:	e6ba      	b.n	74be <__aeabi_dadd+0x116>
    7748:	2700      	movs	r7, #0
    774a:	2100      	movs	r1, #0
    774c:	2500      	movs	r5, #0
    774e:	2400      	movs	r4, #0
    7750:	e6e5      	b.n	751e <__aeabi_dadd+0x176>
    7752:	465a      	mov	r2, fp
    7754:	431a      	orrs	r2, r3
    7756:	1e53      	subs	r3, r2, #1
    7758:	419a      	sbcs	r2, r3
    775a:	b2d2      	uxtb	r2, r2
    775c:	2300      	movs	r3, #0
    775e:	e714      	b.n	758a <__aeabi_dadd+0x1e2>
    7760:	000007ff 	.word	0x000007ff
    7764:	ff7fffff 	.word	0xff7fffff
    7768:	800fffff 	.word	0x800fffff
    776c:	1c0d      	adds	r5, r1, #0
    776e:	4325      	orrs	r5, r4
    7770:	d058      	beq.n	7824 <__aeabi_dadd+0x47c>
    7772:	43ff      	mvns	r7, r7
    7774:	2f00      	cmp	r7, #0
    7776:	d151      	bne.n	781c <__aeabi_dadd+0x474>
    7778:	1b04      	subs	r4, r0, r4
    777a:	45a3      	cmp	fp, r4
    777c:	4192      	sbcs	r2, r2
    777e:	1a59      	subs	r1, r3, r1
    7780:	4252      	negs	r2, r2
    7782:	1a89      	subs	r1, r1, r2
    7784:	4655      	mov	r5, sl
    7786:	4666      	mov	r6, ip
    7788:	e695      	b.n	74b6 <__aeabi_dadd+0x10e>
    778a:	4896      	ldr	r0, [pc, #600]	; (79e4 <__aeabi_dadd+0x63c>)
    778c:	4285      	cmp	r5, r0
    778e:	d000      	beq.n	7792 <__aeabi_dadd+0x3ea>
    7790:	e6de      	b.n	7550 <__aeabi_dadd+0x1a8>
    7792:	e632      	b.n	73fa <__aeabi_dadd+0x52>
    7794:	2700      	movs	r7, #0
    7796:	e793      	b.n	76c0 <__aeabi_dadd+0x318>
    7798:	2300      	movs	r3, #0
    779a:	e7a2      	b.n	76e2 <__aeabi_dadd+0x33a>
    779c:	1c08      	adds	r0, r1, #0
    779e:	4320      	orrs	r0, r4
    77a0:	2d00      	cmp	r5, #0
    77a2:	d000      	beq.n	77a6 <__aeabi_dadd+0x3fe>
    77a4:	e0c4      	b.n	7930 <__aeabi_dadd+0x588>
    77a6:	2800      	cmp	r0, #0
    77a8:	d100      	bne.n	77ac <__aeabi_dadd+0x404>
    77aa:	e0f7      	b.n	799c <__aeabi_dadd+0x5f4>
    77ac:	4658      	mov	r0, fp
    77ae:	4318      	orrs	r0, r3
    77b0:	d100      	bne.n	77b4 <__aeabi_dadd+0x40c>
    77b2:	e622      	b.n	73fa <__aeabi_dadd+0x52>
    77b4:	4658      	mov	r0, fp
    77b6:	1902      	adds	r2, r0, r4
    77b8:	42a2      	cmp	r2, r4
    77ba:	41a4      	sbcs	r4, r4
    77bc:	4264      	negs	r4, r4
    77be:	1859      	adds	r1, r3, r1
    77c0:	1909      	adds	r1, r1, r4
    77c2:	1c14      	adds	r4, r2, #0
    77c4:	020a      	lsls	r2, r1, #8
    77c6:	d400      	bmi.n	77ca <__aeabi_dadd+0x422>
    77c8:	e617      	b.n	73fa <__aeabi_dadd+0x52>
    77ca:	4b87      	ldr	r3, [pc, #540]	; (79e8 <__aeabi_dadd+0x640>)
    77cc:	2501      	movs	r5, #1
    77ce:	4019      	ands	r1, r3
    77d0:	e613      	b.n	73fa <__aeabi_dadd+0x52>
    77d2:	1c08      	adds	r0, r1, #0
    77d4:	4320      	orrs	r0, r4
    77d6:	2d00      	cmp	r5, #0
    77d8:	d139      	bne.n	784e <__aeabi_dadd+0x4a6>
    77da:	2800      	cmp	r0, #0
    77dc:	d171      	bne.n	78c2 <__aeabi_dadd+0x51a>
    77de:	4659      	mov	r1, fp
    77e0:	4319      	orrs	r1, r3
    77e2:	d003      	beq.n	77ec <__aeabi_dadd+0x444>
    77e4:	1c19      	adds	r1, r3, #0
    77e6:	465c      	mov	r4, fp
    77e8:	4666      	mov	r6, ip
    77ea:	e606      	b.n	73fa <__aeabi_dadd+0x52>
    77ec:	2700      	movs	r7, #0
    77ee:	2100      	movs	r1, #0
    77f0:	2400      	movs	r4, #0
    77f2:	e694      	b.n	751e <__aeabi_dadd+0x176>
    77f4:	4660      	mov	r0, ip
    77f6:	3820      	subs	r0, #32
    77f8:	1c1a      	adds	r2, r3, #0
    77fa:	40c2      	lsrs	r2, r0
    77fc:	4660      	mov	r0, ip
    77fe:	4691      	mov	r9, r2
    7800:	2820      	cmp	r0, #32
    7802:	d100      	bne.n	7806 <__aeabi_dadd+0x45e>
    7804:	e0ac      	b.n	7960 <__aeabi_dadd+0x5b8>
    7806:	2240      	movs	r2, #64	; 0x40
    7808:	1a12      	subs	r2, r2, r0
    780a:	4093      	lsls	r3, r2
    780c:	465a      	mov	r2, fp
    780e:	431a      	orrs	r2, r3
    7810:	1e53      	subs	r3, r2, #1
    7812:	419a      	sbcs	r2, r3
    7814:	464b      	mov	r3, r9
    7816:	431a      	orrs	r2, r3
    7818:	2300      	movs	r3, #0
    781a:	e6b6      	b.n	758a <__aeabi_dadd+0x1e2>
    781c:	4d71      	ldr	r5, [pc, #452]	; (79e4 <__aeabi_dadd+0x63c>)
    781e:	45aa      	cmp	sl, r5
    7820:	d000      	beq.n	7824 <__aeabi_dadd+0x47c>
    7822:	e76f      	b.n	7704 <__aeabi_dadd+0x35c>
    7824:	1c19      	adds	r1, r3, #0
    7826:	465c      	mov	r4, fp
    7828:	4655      	mov	r5, sl
    782a:	4666      	mov	r6, ip
    782c:	e5e5      	b.n	73fa <__aeabi_dadd+0x52>
    782e:	2d00      	cmp	r5, #0
    7830:	d122      	bne.n	7878 <__aeabi_dadd+0x4d0>
    7832:	1c0d      	adds	r5, r1, #0
    7834:	4325      	orrs	r5, r4
    7836:	d077      	beq.n	7928 <__aeabi_dadd+0x580>
    7838:	43d5      	mvns	r5, r2
    783a:	2d00      	cmp	r5, #0
    783c:	d171      	bne.n	7922 <__aeabi_dadd+0x57a>
    783e:	445c      	add	r4, fp
    7840:	455c      	cmp	r4, fp
    7842:	4192      	sbcs	r2, r2
    7844:	1859      	adds	r1, r3, r1
    7846:	4252      	negs	r2, r2
    7848:	1889      	adds	r1, r1, r2
    784a:	4655      	mov	r5, sl
    784c:	e6a4      	b.n	7598 <__aeabi_dadd+0x1f0>
    784e:	2800      	cmp	r0, #0
    7850:	d14d      	bne.n	78ee <__aeabi_dadd+0x546>
    7852:	4659      	mov	r1, fp
    7854:	4319      	orrs	r1, r3
    7856:	d100      	bne.n	785a <__aeabi_dadd+0x4b2>
    7858:	e094      	b.n	7984 <__aeabi_dadd+0x5dc>
    785a:	1c19      	adds	r1, r3, #0
    785c:	465c      	mov	r4, fp
    785e:	4666      	mov	r6, ip
    7860:	4d60      	ldr	r5, [pc, #384]	; (79e4 <__aeabi_dadd+0x63c>)
    7862:	e5ca      	b.n	73fa <__aeabi_dadd+0x52>
    7864:	430c      	orrs	r4, r1
    7866:	1e61      	subs	r1, r4, #1
    7868:	418c      	sbcs	r4, r1
    786a:	b2e4      	uxtb	r4, r4
    786c:	2100      	movs	r1, #0
    786e:	e75b      	b.n	7728 <__aeabi_dadd+0x380>
    7870:	1c05      	adds	r5, r0, #0
    7872:	2100      	movs	r1, #0
    7874:	2400      	movs	r4, #0
    7876:	e652      	b.n	751e <__aeabi_dadd+0x176>
    7878:	4d5a      	ldr	r5, [pc, #360]	; (79e4 <__aeabi_dadd+0x63c>)
    787a:	45aa      	cmp	sl, r5
    787c:	d054      	beq.n	7928 <__aeabi_dadd+0x580>
    787e:	4255      	negs	r5, r2
    7880:	2280      	movs	r2, #128	; 0x80
    7882:	0410      	lsls	r0, r2, #16
    7884:	4301      	orrs	r1, r0
    7886:	2d38      	cmp	r5, #56	; 0x38
    7888:	dd00      	ble.n	788c <__aeabi_dadd+0x4e4>
    788a:	e081      	b.n	7990 <__aeabi_dadd+0x5e8>
    788c:	2d1f      	cmp	r5, #31
    788e:	dd00      	ble.n	7892 <__aeabi_dadd+0x4ea>
    7890:	e092      	b.n	79b8 <__aeabi_dadd+0x610>
    7892:	2220      	movs	r2, #32
    7894:	1b50      	subs	r0, r2, r5
    7896:	1c0a      	adds	r2, r1, #0
    7898:	4684      	mov	ip, r0
    789a:	4082      	lsls	r2, r0
    789c:	1c20      	adds	r0, r4, #0
    789e:	40e8      	lsrs	r0, r5
    78a0:	4302      	orrs	r2, r0
    78a2:	4690      	mov	r8, r2
    78a4:	4662      	mov	r2, ip
    78a6:	4094      	lsls	r4, r2
    78a8:	1e60      	subs	r0, r4, #1
    78aa:	4184      	sbcs	r4, r0
    78ac:	4642      	mov	r2, r8
    78ae:	4314      	orrs	r4, r2
    78b0:	40e9      	lsrs	r1, r5
    78b2:	445c      	add	r4, fp
    78b4:	455c      	cmp	r4, fp
    78b6:	4192      	sbcs	r2, r2
    78b8:	18cb      	adds	r3, r1, r3
    78ba:	4252      	negs	r2, r2
    78bc:	1899      	adds	r1, r3, r2
    78be:	4655      	mov	r5, sl
    78c0:	e66a      	b.n	7598 <__aeabi_dadd+0x1f0>
    78c2:	4658      	mov	r0, fp
    78c4:	4318      	orrs	r0, r3
    78c6:	d100      	bne.n	78ca <__aeabi_dadd+0x522>
    78c8:	e597      	b.n	73fa <__aeabi_dadd+0x52>
    78ca:	4658      	mov	r0, fp
    78cc:	1a27      	subs	r7, r4, r0
    78ce:	42bc      	cmp	r4, r7
    78d0:	4192      	sbcs	r2, r2
    78d2:	1ac8      	subs	r0, r1, r3
    78d4:	4252      	negs	r2, r2
    78d6:	1a80      	subs	r0, r0, r2
    78d8:	0202      	lsls	r2, r0, #8
    78da:	d566      	bpl.n	79aa <__aeabi_dadd+0x602>
    78dc:	4658      	mov	r0, fp
    78de:	1b04      	subs	r4, r0, r4
    78e0:	45a3      	cmp	fp, r4
    78e2:	4192      	sbcs	r2, r2
    78e4:	1a59      	subs	r1, r3, r1
    78e6:	4252      	negs	r2, r2
    78e8:	1a89      	subs	r1, r1, r2
    78ea:	4666      	mov	r6, ip
    78ec:	e585      	b.n	73fa <__aeabi_dadd+0x52>
    78ee:	4658      	mov	r0, fp
    78f0:	4318      	orrs	r0, r3
    78f2:	d033      	beq.n	795c <__aeabi_dadd+0x5b4>
    78f4:	0748      	lsls	r0, r1, #29
    78f6:	08e4      	lsrs	r4, r4, #3
    78f8:	4304      	orrs	r4, r0
    78fa:	2080      	movs	r0, #128	; 0x80
    78fc:	08c9      	lsrs	r1, r1, #3
    78fe:	0300      	lsls	r0, r0, #12
    7900:	4201      	tst	r1, r0
    7902:	d008      	beq.n	7916 <__aeabi_dadd+0x56e>
    7904:	08dd      	lsrs	r5, r3, #3
    7906:	4205      	tst	r5, r0
    7908:	d105      	bne.n	7916 <__aeabi_dadd+0x56e>
    790a:	4659      	mov	r1, fp
    790c:	08ca      	lsrs	r2, r1, #3
    790e:	075c      	lsls	r4, r3, #29
    7910:	4314      	orrs	r4, r2
    7912:	1c29      	adds	r1, r5, #0
    7914:	4666      	mov	r6, ip
    7916:	0f63      	lsrs	r3, r4, #29
    7918:	00c9      	lsls	r1, r1, #3
    791a:	4319      	orrs	r1, r3
    791c:	00e4      	lsls	r4, r4, #3
    791e:	4d31      	ldr	r5, [pc, #196]	; (79e4 <__aeabi_dadd+0x63c>)
    7920:	e56b      	b.n	73fa <__aeabi_dadd+0x52>
    7922:	4a30      	ldr	r2, [pc, #192]	; (79e4 <__aeabi_dadd+0x63c>)
    7924:	4592      	cmp	sl, r2
    7926:	d1ae      	bne.n	7886 <__aeabi_dadd+0x4de>
    7928:	1c19      	adds	r1, r3, #0
    792a:	465c      	mov	r4, fp
    792c:	4655      	mov	r5, sl
    792e:	e564      	b.n	73fa <__aeabi_dadd+0x52>
    7930:	2800      	cmp	r0, #0
    7932:	d036      	beq.n	79a2 <__aeabi_dadd+0x5fa>
    7934:	4658      	mov	r0, fp
    7936:	4318      	orrs	r0, r3
    7938:	d010      	beq.n	795c <__aeabi_dadd+0x5b4>
    793a:	2580      	movs	r5, #128	; 0x80
    793c:	0748      	lsls	r0, r1, #29
    793e:	08e4      	lsrs	r4, r4, #3
    7940:	08c9      	lsrs	r1, r1, #3
    7942:	032d      	lsls	r5, r5, #12
    7944:	4304      	orrs	r4, r0
    7946:	4229      	tst	r1, r5
    7948:	d0e5      	beq.n	7916 <__aeabi_dadd+0x56e>
    794a:	08d8      	lsrs	r0, r3, #3
    794c:	4228      	tst	r0, r5
    794e:	d1e2      	bne.n	7916 <__aeabi_dadd+0x56e>
    7950:	465d      	mov	r5, fp
    7952:	08ea      	lsrs	r2, r5, #3
    7954:	075c      	lsls	r4, r3, #29
    7956:	4314      	orrs	r4, r2
    7958:	1c01      	adds	r1, r0, #0
    795a:	e7dc      	b.n	7916 <__aeabi_dadd+0x56e>
    795c:	4d21      	ldr	r5, [pc, #132]	; (79e4 <__aeabi_dadd+0x63c>)
    795e:	e54c      	b.n	73fa <__aeabi_dadd+0x52>
    7960:	2300      	movs	r3, #0
    7962:	e753      	b.n	780c <__aeabi_dadd+0x464>
    7964:	1c3d      	adds	r5, r7, #0
    7966:	3d20      	subs	r5, #32
    7968:	1c0a      	adds	r2, r1, #0
    796a:	40ea      	lsrs	r2, r5
    796c:	1c15      	adds	r5, r2, #0
    796e:	2f20      	cmp	r7, #32
    7970:	d034      	beq.n	79dc <__aeabi_dadd+0x634>
    7972:	2640      	movs	r6, #64	; 0x40
    7974:	1bf7      	subs	r7, r6, r7
    7976:	40b9      	lsls	r1, r7
    7978:	430c      	orrs	r4, r1
    797a:	1e61      	subs	r1, r4, #1
    797c:	418c      	sbcs	r4, r1
    797e:	432c      	orrs	r4, r5
    7980:	2100      	movs	r1, #0
    7982:	e6d1      	b.n	7728 <__aeabi_dadd+0x380>
    7984:	2180      	movs	r1, #128	; 0x80
    7986:	2700      	movs	r7, #0
    7988:	03c9      	lsls	r1, r1, #15
    798a:	4d16      	ldr	r5, [pc, #88]	; (79e4 <__aeabi_dadd+0x63c>)
    798c:	2400      	movs	r4, #0
    798e:	e5c6      	b.n	751e <__aeabi_dadd+0x176>
    7990:	430c      	orrs	r4, r1
    7992:	1e61      	subs	r1, r4, #1
    7994:	418c      	sbcs	r4, r1
    7996:	b2e4      	uxtb	r4, r4
    7998:	2100      	movs	r1, #0
    799a:	e78a      	b.n	78b2 <__aeabi_dadd+0x50a>
    799c:	1c19      	adds	r1, r3, #0
    799e:	465c      	mov	r4, fp
    79a0:	e52b      	b.n	73fa <__aeabi_dadd+0x52>
    79a2:	1c19      	adds	r1, r3, #0
    79a4:	465c      	mov	r4, fp
    79a6:	4d0f      	ldr	r5, [pc, #60]	; (79e4 <__aeabi_dadd+0x63c>)
    79a8:	e527      	b.n	73fa <__aeabi_dadd+0x52>
    79aa:	1c03      	adds	r3, r0, #0
    79ac:	433b      	orrs	r3, r7
    79ae:	d100      	bne.n	79b2 <__aeabi_dadd+0x60a>
    79b0:	e71c      	b.n	77ec <__aeabi_dadd+0x444>
    79b2:	1c01      	adds	r1, r0, #0
    79b4:	1c3c      	adds	r4, r7, #0
    79b6:	e520      	b.n	73fa <__aeabi_dadd+0x52>
    79b8:	2020      	movs	r0, #32
    79ba:	4240      	negs	r0, r0
    79bc:	1940      	adds	r0, r0, r5
    79be:	1c0a      	adds	r2, r1, #0
    79c0:	40c2      	lsrs	r2, r0
    79c2:	4690      	mov	r8, r2
    79c4:	2d20      	cmp	r5, #32
    79c6:	d00b      	beq.n	79e0 <__aeabi_dadd+0x638>
    79c8:	2040      	movs	r0, #64	; 0x40
    79ca:	1b45      	subs	r5, r0, r5
    79cc:	40a9      	lsls	r1, r5
    79ce:	430c      	orrs	r4, r1
    79d0:	1e61      	subs	r1, r4, #1
    79d2:	418c      	sbcs	r4, r1
    79d4:	4645      	mov	r5, r8
    79d6:	432c      	orrs	r4, r5
    79d8:	2100      	movs	r1, #0
    79da:	e76a      	b.n	78b2 <__aeabi_dadd+0x50a>
    79dc:	2100      	movs	r1, #0
    79de:	e7cb      	b.n	7978 <__aeabi_dadd+0x5d0>
    79e0:	2100      	movs	r1, #0
    79e2:	e7f4      	b.n	79ce <__aeabi_dadd+0x626>
    79e4:	000007ff 	.word	0x000007ff
    79e8:	ff7fffff 	.word	0xff7fffff

000079ec <__aeabi_ddiv>:
    79ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    79ee:	4656      	mov	r6, sl
    79f0:	4644      	mov	r4, r8
    79f2:	465f      	mov	r7, fp
    79f4:	464d      	mov	r5, r9
    79f6:	b4f0      	push	{r4, r5, r6, r7}
    79f8:	1c1f      	adds	r7, r3, #0
    79fa:	030b      	lsls	r3, r1, #12
    79fc:	0b1b      	lsrs	r3, r3, #12
    79fe:	4698      	mov	r8, r3
    7a00:	004b      	lsls	r3, r1, #1
    7a02:	b087      	sub	sp, #28
    7a04:	1c04      	adds	r4, r0, #0
    7a06:	4681      	mov	r9, r0
    7a08:	0d5b      	lsrs	r3, r3, #21
    7a0a:	0fc8      	lsrs	r0, r1, #31
    7a0c:	1c16      	adds	r6, r2, #0
    7a0e:	469a      	mov	sl, r3
    7a10:	9000      	str	r0, [sp, #0]
    7a12:	2b00      	cmp	r3, #0
    7a14:	d051      	beq.n	7aba <__aeabi_ddiv+0xce>
    7a16:	4b6a      	ldr	r3, [pc, #424]	; (7bc0 <__aeabi_ddiv+0x1d4>)
    7a18:	459a      	cmp	sl, r3
    7a1a:	d031      	beq.n	7a80 <__aeabi_ddiv+0x94>
    7a1c:	2280      	movs	r2, #128	; 0x80
    7a1e:	4641      	mov	r1, r8
    7a20:	0352      	lsls	r2, r2, #13
    7a22:	430a      	orrs	r2, r1
    7a24:	0f63      	lsrs	r3, r4, #29
    7a26:	00d2      	lsls	r2, r2, #3
    7a28:	431a      	orrs	r2, r3
    7a2a:	4b66      	ldr	r3, [pc, #408]	; (7bc4 <__aeabi_ddiv+0x1d8>)
    7a2c:	4690      	mov	r8, r2
    7a2e:	2500      	movs	r5, #0
    7a30:	00e2      	lsls	r2, r4, #3
    7a32:	4691      	mov	r9, r2
    7a34:	449a      	add	sl, r3
    7a36:	2400      	movs	r4, #0
    7a38:	9502      	str	r5, [sp, #8]
    7a3a:	033b      	lsls	r3, r7, #12
    7a3c:	0b1b      	lsrs	r3, r3, #12
    7a3e:	469b      	mov	fp, r3
    7a40:	0ffd      	lsrs	r5, r7, #31
    7a42:	007b      	lsls	r3, r7, #1
    7a44:	1c31      	adds	r1, r6, #0
    7a46:	0d5b      	lsrs	r3, r3, #21
    7a48:	9501      	str	r5, [sp, #4]
    7a4a:	d060      	beq.n	7b0e <__aeabi_ddiv+0x122>
    7a4c:	4a5c      	ldr	r2, [pc, #368]	; (7bc0 <__aeabi_ddiv+0x1d4>)
    7a4e:	4293      	cmp	r3, r2
    7a50:	d054      	beq.n	7afc <__aeabi_ddiv+0x110>
    7a52:	2180      	movs	r1, #128	; 0x80
    7a54:	4658      	mov	r0, fp
    7a56:	0349      	lsls	r1, r1, #13
    7a58:	4301      	orrs	r1, r0
    7a5a:	0f72      	lsrs	r2, r6, #29
    7a5c:	00c9      	lsls	r1, r1, #3
    7a5e:	4311      	orrs	r1, r2
    7a60:	4a58      	ldr	r2, [pc, #352]	; (7bc4 <__aeabi_ddiv+0x1d8>)
    7a62:	468b      	mov	fp, r1
    7a64:	189b      	adds	r3, r3, r2
    7a66:	00f1      	lsls	r1, r6, #3
    7a68:	2000      	movs	r0, #0
    7a6a:	9a00      	ldr	r2, [sp, #0]
    7a6c:	4304      	orrs	r4, r0
    7a6e:	406a      	eors	r2, r5
    7a70:	9203      	str	r2, [sp, #12]
    7a72:	2c0f      	cmp	r4, #15
    7a74:	d900      	bls.n	7a78 <__aeabi_ddiv+0x8c>
    7a76:	e0ad      	b.n	7bd4 <__aeabi_ddiv+0x1e8>
    7a78:	4e53      	ldr	r6, [pc, #332]	; (7bc8 <__aeabi_ddiv+0x1dc>)
    7a7a:	00a4      	lsls	r4, r4, #2
    7a7c:	5934      	ldr	r4, [r6, r4]
    7a7e:	46a7      	mov	pc, r4
    7a80:	4640      	mov	r0, r8
    7a82:	4304      	orrs	r4, r0
    7a84:	d16e      	bne.n	7b64 <__aeabi_ddiv+0x178>
    7a86:	2100      	movs	r1, #0
    7a88:	2502      	movs	r5, #2
    7a8a:	2408      	movs	r4, #8
    7a8c:	4688      	mov	r8, r1
    7a8e:	4689      	mov	r9, r1
    7a90:	9502      	str	r5, [sp, #8]
    7a92:	e7d2      	b.n	7a3a <__aeabi_ddiv+0x4e>
    7a94:	9c00      	ldr	r4, [sp, #0]
    7a96:	9802      	ldr	r0, [sp, #8]
    7a98:	46c3      	mov	fp, r8
    7a9a:	4649      	mov	r1, r9
    7a9c:	9401      	str	r4, [sp, #4]
    7a9e:	2802      	cmp	r0, #2
    7aa0:	d064      	beq.n	7b6c <__aeabi_ddiv+0x180>
    7aa2:	2803      	cmp	r0, #3
    7aa4:	d100      	bne.n	7aa8 <__aeabi_ddiv+0xbc>
    7aa6:	e2ab      	b.n	8000 <__aeabi_ddiv+0x614>
    7aa8:	2801      	cmp	r0, #1
    7aaa:	d000      	beq.n	7aae <__aeabi_ddiv+0xc2>
    7aac:	e238      	b.n	7f20 <__aeabi_ddiv+0x534>
    7aae:	9a01      	ldr	r2, [sp, #4]
    7ab0:	2400      	movs	r4, #0
    7ab2:	4002      	ands	r2, r0
    7ab4:	2500      	movs	r5, #0
    7ab6:	46a1      	mov	r9, r4
    7ab8:	e060      	b.n	7b7c <__aeabi_ddiv+0x190>
    7aba:	4643      	mov	r3, r8
    7abc:	4323      	orrs	r3, r4
    7abe:	d04a      	beq.n	7b56 <__aeabi_ddiv+0x16a>
    7ac0:	4640      	mov	r0, r8
    7ac2:	2800      	cmp	r0, #0
    7ac4:	d100      	bne.n	7ac8 <__aeabi_ddiv+0xdc>
    7ac6:	e1c0      	b.n	7e4a <__aeabi_ddiv+0x45e>
    7ac8:	f001 faf0 	bl	90ac <__clzsi2>
    7acc:	1e03      	subs	r3, r0, #0
    7ace:	2b27      	cmp	r3, #39	; 0x27
    7ad0:	dd00      	ble.n	7ad4 <__aeabi_ddiv+0xe8>
    7ad2:	e1b3      	b.n	7e3c <__aeabi_ddiv+0x450>
    7ad4:	2128      	movs	r1, #40	; 0x28
    7ad6:	1a0d      	subs	r5, r1, r0
    7ad8:	1c21      	adds	r1, r4, #0
    7ada:	3b08      	subs	r3, #8
    7adc:	4642      	mov	r2, r8
    7ade:	40e9      	lsrs	r1, r5
    7ae0:	409a      	lsls	r2, r3
    7ae2:	1c0d      	adds	r5, r1, #0
    7ae4:	4315      	orrs	r5, r2
    7ae6:	1c22      	adds	r2, r4, #0
    7ae8:	409a      	lsls	r2, r3
    7aea:	46a8      	mov	r8, r5
    7aec:	4691      	mov	r9, r2
    7aee:	4b37      	ldr	r3, [pc, #220]	; (7bcc <__aeabi_ddiv+0x1e0>)
    7af0:	2500      	movs	r5, #0
    7af2:	1a1b      	subs	r3, r3, r0
    7af4:	469a      	mov	sl, r3
    7af6:	2400      	movs	r4, #0
    7af8:	9502      	str	r5, [sp, #8]
    7afa:	e79e      	b.n	7a3a <__aeabi_ddiv+0x4e>
    7afc:	465a      	mov	r2, fp
    7afe:	4316      	orrs	r6, r2
    7b00:	2003      	movs	r0, #3
    7b02:	2e00      	cmp	r6, #0
    7b04:	d1b1      	bne.n	7a6a <__aeabi_ddiv+0x7e>
    7b06:	46b3      	mov	fp, r6
    7b08:	2100      	movs	r1, #0
    7b0a:	2002      	movs	r0, #2
    7b0c:	e7ad      	b.n	7a6a <__aeabi_ddiv+0x7e>
    7b0e:	465a      	mov	r2, fp
    7b10:	4332      	orrs	r2, r6
    7b12:	d01b      	beq.n	7b4c <__aeabi_ddiv+0x160>
    7b14:	465b      	mov	r3, fp
    7b16:	2b00      	cmp	r3, #0
    7b18:	d100      	bne.n	7b1c <__aeabi_ddiv+0x130>
    7b1a:	e18a      	b.n	7e32 <__aeabi_ddiv+0x446>
    7b1c:	4658      	mov	r0, fp
    7b1e:	f001 fac5 	bl	90ac <__clzsi2>
    7b22:	2827      	cmp	r0, #39	; 0x27
    7b24:	dd00      	ble.n	7b28 <__aeabi_ddiv+0x13c>
    7b26:	e17d      	b.n	7e24 <__aeabi_ddiv+0x438>
    7b28:	2228      	movs	r2, #40	; 0x28
    7b2a:	1a17      	subs	r7, r2, r0
    7b2c:	1c01      	adds	r1, r0, #0
    7b2e:	1c32      	adds	r2, r6, #0
    7b30:	3908      	subs	r1, #8
    7b32:	465b      	mov	r3, fp
    7b34:	40fa      	lsrs	r2, r7
    7b36:	408b      	lsls	r3, r1
    7b38:	1c17      	adds	r7, r2, #0
    7b3a:	431f      	orrs	r7, r3
    7b3c:	1c33      	adds	r3, r6, #0
    7b3e:	408b      	lsls	r3, r1
    7b40:	46bb      	mov	fp, r7
    7b42:	1c19      	adds	r1, r3, #0
    7b44:	4b21      	ldr	r3, [pc, #132]	; (7bcc <__aeabi_ddiv+0x1e0>)
    7b46:	1a1b      	subs	r3, r3, r0
    7b48:	2000      	movs	r0, #0
    7b4a:	e78e      	b.n	7a6a <__aeabi_ddiv+0x7e>
    7b4c:	2700      	movs	r7, #0
    7b4e:	46bb      	mov	fp, r7
    7b50:	2100      	movs	r1, #0
    7b52:	2001      	movs	r0, #1
    7b54:	e789      	b.n	7a6a <__aeabi_ddiv+0x7e>
    7b56:	2000      	movs	r0, #0
    7b58:	2501      	movs	r5, #1
    7b5a:	2404      	movs	r4, #4
    7b5c:	4680      	mov	r8, r0
    7b5e:	4681      	mov	r9, r0
    7b60:	9502      	str	r5, [sp, #8]
    7b62:	e76a      	b.n	7a3a <__aeabi_ddiv+0x4e>
    7b64:	2503      	movs	r5, #3
    7b66:	240c      	movs	r4, #12
    7b68:	9502      	str	r5, [sp, #8]
    7b6a:	e766      	b.n	7a3a <__aeabi_ddiv+0x4e>
    7b6c:	9c01      	ldr	r4, [sp, #4]
    7b6e:	9403      	str	r4, [sp, #12]
    7b70:	9d03      	ldr	r5, [sp, #12]
    7b72:	2201      	movs	r2, #1
    7b74:	402a      	ands	r2, r5
    7b76:	2400      	movs	r4, #0
    7b78:	4d11      	ldr	r5, [pc, #68]	; (7bc0 <__aeabi_ddiv+0x1d4>)
    7b7a:	46a1      	mov	r9, r4
    7b7c:	2000      	movs	r0, #0
    7b7e:	2100      	movs	r1, #0
    7b80:	0324      	lsls	r4, r4, #12
    7b82:	0b26      	lsrs	r6, r4, #12
    7b84:	0d0c      	lsrs	r4, r1, #20
    7b86:	0524      	lsls	r4, r4, #20
    7b88:	4b11      	ldr	r3, [pc, #68]	; (7bd0 <__aeabi_ddiv+0x1e4>)
    7b8a:	4334      	orrs	r4, r6
    7b8c:	052d      	lsls	r5, r5, #20
    7b8e:	4023      	ands	r3, r4
    7b90:	432b      	orrs	r3, r5
    7b92:	005b      	lsls	r3, r3, #1
    7b94:	085b      	lsrs	r3, r3, #1
    7b96:	07d2      	lsls	r2, r2, #31
    7b98:	1c19      	adds	r1, r3, #0
    7b9a:	4648      	mov	r0, r9
    7b9c:	4311      	orrs	r1, r2
    7b9e:	b007      	add	sp, #28
    7ba0:	bc3c      	pop	{r2, r3, r4, r5}
    7ba2:	4690      	mov	r8, r2
    7ba4:	4699      	mov	r9, r3
    7ba6:	46a2      	mov	sl, r4
    7ba8:	46ab      	mov	fp, r5
    7baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7bac:	2200      	movs	r2, #0
    7bae:	2480      	movs	r4, #128	; 0x80
    7bb0:	0324      	lsls	r4, r4, #12
    7bb2:	4691      	mov	r9, r2
    7bb4:	4d02      	ldr	r5, [pc, #8]	; (7bc0 <__aeabi_ddiv+0x1d4>)
    7bb6:	e7e1      	b.n	7b7c <__aeabi_ddiv+0x190>
    7bb8:	2400      	movs	r4, #0
    7bba:	2500      	movs	r5, #0
    7bbc:	46a1      	mov	r9, r4
    7bbe:	e7dd      	b.n	7b7c <__aeabi_ddiv+0x190>
    7bc0:	000007ff 	.word	0x000007ff
    7bc4:	fffffc01 	.word	0xfffffc01
    7bc8:	0000a2ec 	.word	0x0000a2ec
    7bcc:	fffffc0d 	.word	0xfffffc0d
    7bd0:	800fffff 	.word	0x800fffff
    7bd4:	4655      	mov	r5, sl
    7bd6:	1aed      	subs	r5, r5, r3
    7bd8:	9504      	str	r5, [sp, #16]
    7bda:	45d8      	cmp	r8, fp
    7bdc:	d900      	bls.n	7be0 <__aeabi_ddiv+0x1f4>
    7bde:	e153      	b.n	7e88 <__aeabi_ddiv+0x49c>
    7be0:	d100      	bne.n	7be4 <__aeabi_ddiv+0x1f8>
    7be2:	e14e      	b.n	7e82 <__aeabi_ddiv+0x496>
    7be4:	9c04      	ldr	r4, [sp, #16]
    7be6:	2500      	movs	r5, #0
    7be8:	3c01      	subs	r4, #1
    7bea:	464e      	mov	r6, r9
    7bec:	9404      	str	r4, [sp, #16]
    7bee:	4647      	mov	r7, r8
    7bf0:	46a9      	mov	r9, r5
    7bf2:	4658      	mov	r0, fp
    7bf4:	0203      	lsls	r3, r0, #8
    7bf6:	0e0c      	lsrs	r4, r1, #24
    7bf8:	431c      	orrs	r4, r3
    7bfa:	0209      	lsls	r1, r1, #8
    7bfc:	0c25      	lsrs	r5, r4, #16
    7bfe:	0423      	lsls	r3, r4, #16
    7c00:	0c1b      	lsrs	r3, r3, #16
    7c02:	9100      	str	r1, [sp, #0]
    7c04:	1c38      	adds	r0, r7, #0
    7c06:	1c29      	adds	r1, r5, #0
    7c08:	9301      	str	r3, [sp, #4]
    7c0a:	f7ff fa9b 	bl	7144 <__aeabi_uidiv>
    7c0e:	9901      	ldr	r1, [sp, #4]
    7c10:	4683      	mov	fp, r0
    7c12:	4341      	muls	r1, r0
    7c14:	1c38      	adds	r0, r7, #0
    7c16:	468a      	mov	sl, r1
    7c18:	1c29      	adds	r1, r5, #0
    7c1a:	f7ff fad7 	bl	71cc <__aeabi_uidivmod>
    7c1e:	0c33      	lsrs	r3, r6, #16
    7c20:	0409      	lsls	r1, r1, #16
    7c22:	4319      	orrs	r1, r3
    7c24:	458a      	cmp	sl, r1
    7c26:	d90c      	bls.n	7c42 <__aeabi_ddiv+0x256>
    7c28:	465b      	mov	r3, fp
    7c2a:	1909      	adds	r1, r1, r4
    7c2c:	3b01      	subs	r3, #1
    7c2e:	428c      	cmp	r4, r1
    7c30:	d900      	bls.n	7c34 <__aeabi_ddiv+0x248>
    7c32:	e147      	b.n	7ec4 <__aeabi_ddiv+0x4d8>
    7c34:	458a      	cmp	sl, r1
    7c36:	d800      	bhi.n	7c3a <__aeabi_ddiv+0x24e>
    7c38:	e144      	b.n	7ec4 <__aeabi_ddiv+0x4d8>
    7c3a:	2202      	movs	r2, #2
    7c3c:	4252      	negs	r2, r2
    7c3e:	4493      	add	fp, r2
    7c40:	1909      	adds	r1, r1, r4
    7c42:	4653      	mov	r3, sl
    7c44:	1acb      	subs	r3, r1, r3
    7c46:	1c18      	adds	r0, r3, #0
    7c48:	1c29      	adds	r1, r5, #0
    7c4a:	4698      	mov	r8, r3
    7c4c:	f7ff fa7a 	bl	7144 <__aeabi_uidiv>
    7c50:	1c07      	adds	r7, r0, #0
    7c52:	9801      	ldr	r0, [sp, #4]
    7c54:	1c29      	adds	r1, r5, #0
    7c56:	4378      	muls	r0, r7
    7c58:	4682      	mov	sl, r0
    7c5a:	4640      	mov	r0, r8
    7c5c:	f7ff fab6 	bl	71cc <__aeabi_uidivmod>
    7c60:	0436      	lsls	r6, r6, #16
    7c62:	040b      	lsls	r3, r1, #16
    7c64:	0c36      	lsrs	r6, r6, #16
    7c66:	4333      	orrs	r3, r6
    7c68:	459a      	cmp	sl, r3
    7c6a:	d909      	bls.n	7c80 <__aeabi_ddiv+0x294>
    7c6c:	191b      	adds	r3, r3, r4
    7c6e:	1e7a      	subs	r2, r7, #1
    7c70:	429c      	cmp	r4, r3
    7c72:	d900      	bls.n	7c76 <__aeabi_ddiv+0x28a>
    7c74:	e124      	b.n	7ec0 <__aeabi_ddiv+0x4d4>
    7c76:	459a      	cmp	sl, r3
    7c78:	d800      	bhi.n	7c7c <__aeabi_ddiv+0x290>
    7c7a:	e121      	b.n	7ec0 <__aeabi_ddiv+0x4d4>
    7c7c:	3f02      	subs	r7, #2
    7c7e:	191b      	adds	r3, r3, r4
    7c80:	465e      	mov	r6, fp
    7c82:	0432      	lsls	r2, r6, #16
    7c84:	4317      	orrs	r7, r2
    7c86:	0c38      	lsrs	r0, r7, #16
    7c88:	46bb      	mov	fp, r7
    7c8a:	9e00      	ldr	r6, [sp, #0]
    7c8c:	9f00      	ldr	r7, [sp, #0]
    7c8e:	4651      	mov	r1, sl
    7c90:	0c3f      	lsrs	r7, r7, #16
    7c92:	0432      	lsls	r2, r6, #16
    7c94:	1a5b      	subs	r3, r3, r1
    7c96:	4659      	mov	r1, fp
    7c98:	46ba      	mov	sl, r7
    7c9a:	0c12      	lsrs	r2, r2, #16
    7c9c:	040f      	lsls	r7, r1, #16
    7c9e:	0c3f      	lsrs	r7, r7, #16
    7ca0:	4690      	mov	r8, r2
    7ca2:	4651      	mov	r1, sl
    7ca4:	437a      	muls	r2, r7
    7ca6:	434f      	muls	r7, r1
    7ca8:	4641      	mov	r1, r8
    7caa:	4341      	muls	r1, r0
    7cac:	4656      	mov	r6, sl
    7cae:	4370      	muls	r0, r6
    7cb0:	19cf      	adds	r7, r1, r7
    7cb2:	0c16      	lsrs	r6, r2, #16
    7cb4:	19be      	adds	r6, r7, r6
    7cb6:	42b1      	cmp	r1, r6
    7cb8:	d902      	bls.n	7cc0 <__aeabi_ddiv+0x2d4>
    7cba:	2780      	movs	r7, #128	; 0x80
    7cbc:	027f      	lsls	r7, r7, #9
    7cbe:	19c0      	adds	r0, r0, r7
    7cc0:	0c31      	lsrs	r1, r6, #16
    7cc2:	0412      	lsls	r2, r2, #16
    7cc4:	0436      	lsls	r6, r6, #16
    7cc6:	0c12      	lsrs	r2, r2, #16
    7cc8:	1840      	adds	r0, r0, r1
    7cca:	18b6      	adds	r6, r6, r2
    7ccc:	4283      	cmp	r3, r0
    7cce:	d200      	bcs.n	7cd2 <__aeabi_ddiv+0x2e6>
    7cd0:	e0c4      	b.n	7e5c <__aeabi_ddiv+0x470>
    7cd2:	d100      	bne.n	7cd6 <__aeabi_ddiv+0x2ea>
    7cd4:	e0be      	b.n	7e54 <__aeabi_ddiv+0x468>
    7cd6:	1a19      	subs	r1, r3, r0
    7cd8:	4648      	mov	r0, r9
    7cda:	1b86      	subs	r6, r0, r6
    7cdc:	45b1      	cmp	r9, r6
    7cde:	41bf      	sbcs	r7, r7
    7ce0:	427f      	negs	r7, r7
    7ce2:	1bcf      	subs	r7, r1, r7
    7ce4:	42a7      	cmp	r7, r4
    7ce6:	d100      	bne.n	7cea <__aeabi_ddiv+0x2fe>
    7ce8:	e113      	b.n	7f12 <__aeabi_ddiv+0x526>
    7cea:	1c29      	adds	r1, r5, #0
    7cec:	1c38      	adds	r0, r7, #0
    7cee:	f7ff fa29 	bl	7144 <__aeabi_uidiv>
    7cf2:	9901      	ldr	r1, [sp, #4]
    7cf4:	9002      	str	r0, [sp, #8]
    7cf6:	4341      	muls	r1, r0
    7cf8:	1c38      	adds	r0, r7, #0
    7cfa:	4689      	mov	r9, r1
    7cfc:	1c29      	adds	r1, r5, #0
    7cfe:	f7ff fa65 	bl	71cc <__aeabi_uidivmod>
    7d02:	0c33      	lsrs	r3, r6, #16
    7d04:	0409      	lsls	r1, r1, #16
    7d06:	4319      	orrs	r1, r3
    7d08:	4589      	cmp	r9, r1
    7d0a:	d90c      	bls.n	7d26 <__aeabi_ddiv+0x33a>
    7d0c:	9b02      	ldr	r3, [sp, #8]
    7d0e:	1909      	adds	r1, r1, r4
    7d10:	3b01      	subs	r3, #1
    7d12:	428c      	cmp	r4, r1
    7d14:	d900      	bls.n	7d18 <__aeabi_ddiv+0x32c>
    7d16:	e0ff      	b.n	7f18 <__aeabi_ddiv+0x52c>
    7d18:	4589      	cmp	r9, r1
    7d1a:	d800      	bhi.n	7d1e <__aeabi_ddiv+0x332>
    7d1c:	e0fc      	b.n	7f18 <__aeabi_ddiv+0x52c>
    7d1e:	9f02      	ldr	r7, [sp, #8]
    7d20:	1909      	adds	r1, r1, r4
    7d22:	3f02      	subs	r7, #2
    7d24:	9702      	str	r7, [sp, #8]
    7d26:	464f      	mov	r7, r9
    7d28:	1bcf      	subs	r7, r1, r7
    7d2a:	1c38      	adds	r0, r7, #0
    7d2c:	1c29      	adds	r1, r5, #0
    7d2e:	9705      	str	r7, [sp, #20]
    7d30:	f7ff fa08 	bl	7144 <__aeabi_uidiv>
    7d34:	1c07      	adds	r7, r0, #0
    7d36:	9801      	ldr	r0, [sp, #4]
    7d38:	1c29      	adds	r1, r5, #0
    7d3a:	4378      	muls	r0, r7
    7d3c:	4681      	mov	r9, r0
    7d3e:	9805      	ldr	r0, [sp, #20]
    7d40:	f7ff fa44 	bl	71cc <__aeabi_uidivmod>
    7d44:	0436      	lsls	r6, r6, #16
    7d46:	0409      	lsls	r1, r1, #16
    7d48:	0c36      	lsrs	r6, r6, #16
    7d4a:	430e      	orrs	r6, r1
    7d4c:	45b1      	cmp	r9, r6
    7d4e:	d909      	bls.n	7d64 <__aeabi_ddiv+0x378>
    7d50:	1936      	adds	r6, r6, r4
    7d52:	1e7b      	subs	r3, r7, #1
    7d54:	42b4      	cmp	r4, r6
    7d56:	d900      	bls.n	7d5a <__aeabi_ddiv+0x36e>
    7d58:	e0e0      	b.n	7f1c <__aeabi_ddiv+0x530>
    7d5a:	45b1      	cmp	r9, r6
    7d5c:	d800      	bhi.n	7d60 <__aeabi_ddiv+0x374>
    7d5e:	e0dd      	b.n	7f1c <__aeabi_ddiv+0x530>
    7d60:	3f02      	subs	r7, #2
    7d62:	1936      	adds	r6, r6, r4
    7d64:	9d02      	ldr	r5, [sp, #8]
    7d66:	4649      	mov	r1, r9
    7d68:	1a76      	subs	r6, r6, r1
    7d6a:	0429      	lsls	r1, r5, #16
    7d6c:	4339      	orrs	r1, r7
    7d6e:	040b      	lsls	r3, r1, #16
    7d70:	4657      	mov	r7, sl
    7d72:	0c0a      	lsrs	r2, r1, #16
    7d74:	0c1b      	lsrs	r3, r3, #16
    7d76:	4640      	mov	r0, r8
    7d78:	4645      	mov	r5, r8
    7d7a:	4358      	muls	r0, r3
    7d7c:	4355      	muls	r5, r2
    7d7e:	437b      	muls	r3, r7
    7d80:	437a      	muls	r2, r7
    7d82:	18eb      	adds	r3, r5, r3
    7d84:	0c07      	lsrs	r7, r0, #16
    7d86:	19db      	adds	r3, r3, r7
    7d88:	429d      	cmp	r5, r3
    7d8a:	d902      	bls.n	7d92 <__aeabi_ddiv+0x3a6>
    7d8c:	2580      	movs	r5, #128	; 0x80
    7d8e:	026d      	lsls	r5, r5, #9
    7d90:	1952      	adds	r2, r2, r5
    7d92:	0c1d      	lsrs	r5, r3, #16
    7d94:	0400      	lsls	r0, r0, #16
    7d96:	041b      	lsls	r3, r3, #16
    7d98:	0c00      	lsrs	r0, r0, #16
    7d9a:	1952      	adds	r2, r2, r5
    7d9c:	181b      	adds	r3, r3, r0
    7d9e:	4296      	cmp	r6, r2
    7da0:	d335      	bcc.n	7e0e <__aeabi_ddiv+0x422>
    7da2:	d100      	bne.n	7da6 <__aeabi_ddiv+0x3ba>
    7da4:	e0fc      	b.n	7fa0 <__aeabi_ddiv+0x5b4>
    7da6:	2301      	movs	r3, #1
    7da8:	4319      	orrs	r1, r3
    7daa:	9e04      	ldr	r6, [sp, #16]
    7dac:	4f99      	ldr	r7, [pc, #612]	; (8014 <__aeabi_ddiv+0x628>)
    7dae:	19f5      	adds	r5, r6, r7
    7db0:	2d00      	cmp	r5, #0
    7db2:	dc00      	bgt.n	7db6 <__aeabi_ddiv+0x3ca>
    7db4:	e0a1      	b.n	7efa <__aeabi_ddiv+0x50e>
    7db6:	0748      	lsls	r0, r1, #29
    7db8:	d009      	beq.n	7dce <__aeabi_ddiv+0x3e2>
    7dba:	230f      	movs	r3, #15
    7dbc:	400b      	ands	r3, r1
    7dbe:	2b04      	cmp	r3, #4
    7dc0:	d005      	beq.n	7dce <__aeabi_ddiv+0x3e2>
    7dc2:	1d0b      	adds	r3, r1, #4
    7dc4:	428b      	cmp	r3, r1
    7dc6:	4189      	sbcs	r1, r1
    7dc8:	4249      	negs	r1, r1
    7dca:	448b      	add	fp, r1
    7dcc:	1c19      	adds	r1, r3, #0
    7dce:	465a      	mov	r2, fp
    7dd0:	01d2      	lsls	r2, r2, #7
    7dd2:	d507      	bpl.n	7de4 <__aeabi_ddiv+0x3f8>
    7dd4:	4b90      	ldr	r3, [pc, #576]	; (8018 <__aeabi_ddiv+0x62c>)
    7dd6:	465c      	mov	r4, fp
    7dd8:	9e04      	ldr	r6, [sp, #16]
    7dda:	2780      	movs	r7, #128	; 0x80
    7ddc:	401c      	ands	r4, r3
    7dde:	00ff      	lsls	r7, r7, #3
    7de0:	46a3      	mov	fp, r4
    7de2:	19f5      	adds	r5, r6, r7
    7de4:	4b8d      	ldr	r3, [pc, #564]	; (801c <__aeabi_ddiv+0x630>)
    7de6:	429d      	cmp	r5, r3
    7de8:	dd7a      	ble.n	7ee0 <__aeabi_ddiv+0x4f4>
    7dea:	9c03      	ldr	r4, [sp, #12]
    7dec:	2201      	movs	r2, #1
    7dee:	4022      	ands	r2, r4
    7df0:	2400      	movs	r4, #0
    7df2:	4d8b      	ldr	r5, [pc, #556]	; (8020 <__aeabi_ddiv+0x634>)
    7df4:	46a1      	mov	r9, r4
    7df6:	e6c1      	b.n	7b7c <__aeabi_ddiv+0x190>
    7df8:	2480      	movs	r4, #128	; 0x80
    7dfa:	0324      	lsls	r4, r4, #12
    7dfc:	4647      	mov	r7, r8
    7dfe:	4227      	tst	r7, r4
    7e00:	d14c      	bne.n	7e9c <__aeabi_ddiv+0x4b0>
    7e02:	433c      	orrs	r4, r7
    7e04:	0324      	lsls	r4, r4, #12
    7e06:	0b24      	lsrs	r4, r4, #12
    7e08:	9a00      	ldr	r2, [sp, #0]
    7e0a:	4d85      	ldr	r5, [pc, #532]	; (8020 <__aeabi_ddiv+0x634>)
    7e0c:	e6b6      	b.n	7b7c <__aeabi_ddiv+0x190>
    7e0e:	1936      	adds	r6, r6, r4
    7e10:	1e48      	subs	r0, r1, #1
    7e12:	42b4      	cmp	r4, r6
    7e14:	d95e      	bls.n	7ed4 <__aeabi_ddiv+0x4e8>
    7e16:	1c01      	adds	r1, r0, #0
    7e18:	4296      	cmp	r6, r2
    7e1a:	d1c4      	bne.n	7da6 <__aeabi_ddiv+0x3ba>
    7e1c:	9e00      	ldr	r6, [sp, #0]
    7e1e:	429e      	cmp	r6, r3
    7e20:	d1c1      	bne.n	7da6 <__aeabi_ddiv+0x3ba>
    7e22:	e7c2      	b.n	7daa <__aeabi_ddiv+0x3be>
    7e24:	1c03      	adds	r3, r0, #0
    7e26:	3b28      	subs	r3, #40	; 0x28
    7e28:	1c31      	adds	r1, r6, #0
    7e2a:	4099      	lsls	r1, r3
    7e2c:	468b      	mov	fp, r1
    7e2e:	2100      	movs	r1, #0
    7e30:	e688      	b.n	7b44 <__aeabi_ddiv+0x158>
    7e32:	1c30      	adds	r0, r6, #0
    7e34:	f001 f93a 	bl	90ac <__clzsi2>
    7e38:	3020      	adds	r0, #32
    7e3a:	e672      	b.n	7b22 <__aeabi_ddiv+0x136>
    7e3c:	3b28      	subs	r3, #40	; 0x28
    7e3e:	1c21      	adds	r1, r4, #0
    7e40:	4099      	lsls	r1, r3
    7e42:	2200      	movs	r2, #0
    7e44:	4688      	mov	r8, r1
    7e46:	4691      	mov	r9, r2
    7e48:	e651      	b.n	7aee <__aeabi_ddiv+0x102>
    7e4a:	1c20      	adds	r0, r4, #0
    7e4c:	f001 f92e 	bl	90ac <__clzsi2>
    7e50:	3020      	adds	r0, #32
    7e52:	e63b      	b.n	7acc <__aeabi_ddiv+0xe0>
    7e54:	2100      	movs	r1, #0
    7e56:	45b1      	cmp	r9, r6
    7e58:	d300      	bcc.n	7e5c <__aeabi_ddiv+0x470>
    7e5a:	e73d      	b.n	7cd8 <__aeabi_ddiv+0x2ec>
    7e5c:	9f00      	ldr	r7, [sp, #0]
    7e5e:	465a      	mov	r2, fp
    7e60:	44b9      	add	r9, r7
    7e62:	45b9      	cmp	r9, r7
    7e64:	41bf      	sbcs	r7, r7
    7e66:	427f      	negs	r7, r7
    7e68:	193f      	adds	r7, r7, r4
    7e6a:	18fb      	adds	r3, r7, r3
    7e6c:	3a01      	subs	r2, #1
    7e6e:	429c      	cmp	r4, r3
    7e70:	d21e      	bcs.n	7eb0 <__aeabi_ddiv+0x4c4>
    7e72:	4298      	cmp	r0, r3
    7e74:	d900      	bls.n	7e78 <__aeabi_ddiv+0x48c>
    7e76:	e07e      	b.n	7f76 <__aeabi_ddiv+0x58a>
    7e78:	d100      	bne.n	7e7c <__aeabi_ddiv+0x490>
    7e7a:	e0b5      	b.n	7fe8 <__aeabi_ddiv+0x5fc>
    7e7c:	1a19      	subs	r1, r3, r0
    7e7e:	4693      	mov	fp, r2
    7e80:	e72a      	b.n	7cd8 <__aeabi_ddiv+0x2ec>
    7e82:	4589      	cmp	r9, r1
    7e84:	d800      	bhi.n	7e88 <__aeabi_ddiv+0x49c>
    7e86:	e6ad      	b.n	7be4 <__aeabi_ddiv+0x1f8>
    7e88:	4648      	mov	r0, r9
    7e8a:	4646      	mov	r6, r8
    7e8c:	4642      	mov	r2, r8
    7e8e:	0877      	lsrs	r7, r6, #1
    7e90:	07d3      	lsls	r3, r2, #31
    7e92:	0846      	lsrs	r6, r0, #1
    7e94:	07c0      	lsls	r0, r0, #31
    7e96:	431e      	orrs	r6, r3
    7e98:	4681      	mov	r9, r0
    7e9a:	e6aa      	b.n	7bf2 <__aeabi_ddiv+0x206>
    7e9c:	4658      	mov	r0, fp
    7e9e:	4220      	tst	r0, r4
    7ea0:	d112      	bne.n	7ec8 <__aeabi_ddiv+0x4dc>
    7ea2:	4304      	orrs	r4, r0
    7ea4:	0324      	lsls	r4, r4, #12
    7ea6:	1c2a      	adds	r2, r5, #0
    7ea8:	0b24      	lsrs	r4, r4, #12
    7eaa:	4689      	mov	r9, r1
    7eac:	4d5c      	ldr	r5, [pc, #368]	; (8020 <__aeabi_ddiv+0x634>)
    7eae:	e665      	b.n	7b7c <__aeabi_ddiv+0x190>
    7eb0:	42a3      	cmp	r3, r4
    7eb2:	d1e3      	bne.n	7e7c <__aeabi_ddiv+0x490>
    7eb4:	9f00      	ldr	r7, [sp, #0]
    7eb6:	454f      	cmp	r7, r9
    7eb8:	d9db      	bls.n	7e72 <__aeabi_ddiv+0x486>
    7eba:	1a21      	subs	r1, r4, r0
    7ebc:	4693      	mov	fp, r2
    7ebe:	e70b      	b.n	7cd8 <__aeabi_ddiv+0x2ec>
    7ec0:	1c17      	adds	r7, r2, #0
    7ec2:	e6dd      	b.n	7c80 <__aeabi_ddiv+0x294>
    7ec4:	469b      	mov	fp, r3
    7ec6:	e6bc      	b.n	7c42 <__aeabi_ddiv+0x256>
    7ec8:	433c      	orrs	r4, r7
    7eca:	0324      	lsls	r4, r4, #12
    7ecc:	0b24      	lsrs	r4, r4, #12
    7ece:	9a00      	ldr	r2, [sp, #0]
    7ed0:	4d53      	ldr	r5, [pc, #332]	; (8020 <__aeabi_ddiv+0x634>)
    7ed2:	e653      	b.n	7b7c <__aeabi_ddiv+0x190>
    7ed4:	42b2      	cmp	r2, r6
    7ed6:	d859      	bhi.n	7f8c <__aeabi_ddiv+0x5a0>
    7ed8:	d100      	bne.n	7edc <__aeabi_ddiv+0x4f0>
    7eda:	e08a      	b.n	7ff2 <__aeabi_ddiv+0x606>
    7edc:	1c01      	adds	r1, r0, #0
    7ede:	e762      	b.n	7da6 <__aeabi_ddiv+0x3ba>
    7ee0:	465f      	mov	r7, fp
    7ee2:	08c9      	lsrs	r1, r1, #3
    7ee4:	077b      	lsls	r3, r7, #29
    7ee6:	9e03      	ldr	r6, [sp, #12]
    7ee8:	430b      	orrs	r3, r1
    7eea:	027c      	lsls	r4, r7, #9
    7eec:	056d      	lsls	r5, r5, #21
    7eee:	2201      	movs	r2, #1
    7ef0:	4699      	mov	r9, r3
    7ef2:	0b24      	lsrs	r4, r4, #12
    7ef4:	0d6d      	lsrs	r5, r5, #21
    7ef6:	4032      	ands	r2, r6
    7ef8:	e640      	b.n	7b7c <__aeabi_ddiv+0x190>
    7efa:	4b4a      	ldr	r3, [pc, #296]	; (8024 <__aeabi_ddiv+0x638>)
    7efc:	9f04      	ldr	r7, [sp, #16]
    7efe:	1bdb      	subs	r3, r3, r7
    7f00:	2b38      	cmp	r3, #56	; 0x38
    7f02:	dd10      	ble.n	7f26 <__aeabi_ddiv+0x53a>
    7f04:	9c03      	ldr	r4, [sp, #12]
    7f06:	2201      	movs	r2, #1
    7f08:	4022      	ands	r2, r4
    7f0a:	2400      	movs	r4, #0
    7f0c:	2500      	movs	r5, #0
    7f0e:	46a1      	mov	r9, r4
    7f10:	e634      	b.n	7b7c <__aeabi_ddiv+0x190>
    7f12:	2101      	movs	r1, #1
    7f14:	4249      	negs	r1, r1
    7f16:	e748      	b.n	7daa <__aeabi_ddiv+0x3be>
    7f18:	9302      	str	r3, [sp, #8]
    7f1a:	e704      	b.n	7d26 <__aeabi_ddiv+0x33a>
    7f1c:	1c1f      	adds	r7, r3, #0
    7f1e:	e721      	b.n	7d64 <__aeabi_ddiv+0x378>
    7f20:	9c01      	ldr	r4, [sp, #4]
    7f22:	9403      	str	r4, [sp, #12]
    7f24:	e741      	b.n	7daa <__aeabi_ddiv+0x3be>
    7f26:	2b1f      	cmp	r3, #31
    7f28:	dc40      	bgt.n	7fac <__aeabi_ddiv+0x5c0>
    7f2a:	483f      	ldr	r0, [pc, #252]	; (8028 <__aeabi_ddiv+0x63c>)
    7f2c:	9f04      	ldr	r7, [sp, #16]
    7f2e:	1c0c      	adds	r4, r1, #0
    7f30:	183a      	adds	r2, r7, r0
    7f32:	4658      	mov	r0, fp
    7f34:	4091      	lsls	r1, r2
    7f36:	40dc      	lsrs	r4, r3
    7f38:	4090      	lsls	r0, r2
    7f3a:	4320      	orrs	r0, r4
    7f3c:	1c0a      	adds	r2, r1, #0
    7f3e:	1e51      	subs	r1, r2, #1
    7f40:	418a      	sbcs	r2, r1
    7f42:	1c01      	adds	r1, r0, #0
    7f44:	4311      	orrs	r1, r2
    7f46:	465a      	mov	r2, fp
    7f48:	40da      	lsrs	r2, r3
    7f4a:	1c13      	adds	r3, r2, #0
    7f4c:	0748      	lsls	r0, r1, #29
    7f4e:	d009      	beq.n	7f64 <__aeabi_ddiv+0x578>
    7f50:	220f      	movs	r2, #15
    7f52:	400a      	ands	r2, r1
    7f54:	2a04      	cmp	r2, #4
    7f56:	d005      	beq.n	7f64 <__aeabi_ddiv+0x578>
    7f58:	1d0a      	adds	r2, r1, #4
    7f5a:	428a      	cmp	r2, r1
    7f5c:	4189      	sbcs	r1, r1
    7f5e:	4249      	negs	r1, r1
    7f60:	185b      	adds	r3, r3, r1
    7f62:	1c11      	adds	r1, r2, #0
    7f64:	021a      	lsls	r2, r3, #8
    7f66:	d534      	bpl.n	7fd2 <__aeabi_ddiv+0x5e6>
    7f68:	9c03      	ldr	r4, [sp, #12]
    7f6a:	2201      	movs	r2, #1
    7f6c:	4022      	ands	r2, r4
    7f6e:	2400      	movs	r4, #0
    7f70:	2501      	movs	r5, #1
    7f72:	46a1      	mov	r9, r4
    7f74:	e602      	b.n	7b7c <__aeabi_ddiv+0x190>
    7f76:	9f00      	ldr	r7, [sp, #0]
    7f78:	2102      	movs	r1, #2
    7f7a:	4249      	negs	r1, r1
    7f7c:	44b9      	add	r9, r7
    7f7e:	448b      	add	fp, r1
    7f80:	45b9      	cmp	r9, r7
    7f82:	4189      	sbcs	r1, r1
    7f84:	4249      	negs	r1, r1
    7f86:	1909      	adds	r1, r1, r4
    7f88:	18cb      	adds	r3, r1, r3
    7f8a:	e6a4      	b.n	7cd6 <__aeabi_ddiv+0x2ea>
    7f8c:	9d00      	ldr	r5, [sp, #0]
    7f8e:	1e88      	subs	r0, r1, #2
    7f90:	0069      	lsls	r1, r5, #1
    7f92:	42a9      	cmp	r1, r5
    7f94:	41ad      	sbcs	r5, r5
    7f96:	426d      	negs	r5, r5
    7f98:	192c      	adds	r4, r5, r4
    7f9a:	1936      	adds	r6, r6, r4
    7f9c:	9100      	str	r1, [sp, #0]
    7f9e:	e73a      	b.n	7e16 <__aeabi_ddiv+0x42a>
    7fa0:	2b00      	cmp	r3, #0
    7fa2:	d000      	beq.n	7fa6 <__aeabi_ddiv+0x5ba>
    7fa4:	e733      	b.n	7e0e <__aeabi_ddiv+0x422>
    7fa6:	2400      	movs	r4, #0
    7fa8:	9400      	str	r4, [sp, #0]
    7faa:	e737      	b.n	7e1c <__aeabi_ddiv+0x430>
    7fac:	4a1f      	ldr	r2, [pc, #124]	; (802c <__aeabi_ddiv+0x640>)
    7fae:	9c04      	ldr	r4, [sp, #16]
    7fb0:	465d      	mov	r5, fp
    7fb2:	1b12      	subs	r2, r2, r4
    7fb4:	40d5      	lsrs	r5, r2
    7fb6:	1c2a      	adds	r2, r5, #0
    7fb8:	2b20      	cmp	r3, #32
    7fba:	d01f      	beq.n	7ffc <__aeabi_ddiv+0x610>
    7fbc:	4e1c      	ldr	r6, [pc, #112]	; (8030 <__aeabi_ddiv+0x644>)
    7fbe:	465f      	mov	r7, fp
    7fc0:	19a3      	adds	r3, r4, r6
    7fc2:	409f      	lsls	r7, r3
    7fc4:	1c3b      	adds	r3, r7, #0
    7fc6:	4319      	orrs	r1, r3
    7fc8:	1e4b      	subs	r3, r1, #1
    7fca:	4199      	sbcs	r1, r3
    7fcc:	4311      	orrs	r1, r2
    7fce:	2300      	movs	r3, #0
    7fd0:	e7bc      	b.n	7f4c <__aeabi_ddiv+0x560>
    7fd2:	075a      	lsls	r2, r3, #29
    7fd4:	08c9      	lsrs	r1, r1, #3
    7fd6:	430a      	orrs	r2, r1
    7fd8:	9f03      	ldr	r7, [sp, #12]
    7fda:	4691      	mov	r9, r2
    7fdc:	025b      	lsls	r3, r3, #9
    7fde:	2201      	movs	r2, #1
    7fe0:	0b1c      	lsrs	r4, r3, #12
    7fe2:	403a      	ands	r2, r7
    7fe4:	2500      	movs	r5, #0
    7fe6:	e5c9      	b.n	7b7c <__aeabi_ddiv+0x190>
    7fe8:	454e      	cmp	r6, r9
    7fea:	d8c4      	bhi.n	7f76 <__aeabi_ddiv+0x58a>
    7fec:	4693      	mov	fp, r2
    7fee:	2100      	movs	r1, #0
    7ff0:	e672      	b.n	7cd8 <__aeabi_ddiv+0x2ec>
    7ff2:	9f00      	ldr	r7, [sp, #0]
    7ff4:	429f      	cmp	r7, r3
    7ff6:	d3c9      	bcc.n	7f8c <__aeabi_ddiv+0x5a0>
    7ff8:	1c01      	adds	r1, r0, #0
    7ffa:	e70f      	b.n	7e1c <__aeabi_ddiv+0x430>
    7ffc:	2300      	movs	r3, #0
    7ffe:	e7e2      	b.n	7fc6 <__aeabi_ddiv+0x5da>
    8000:	2480      	movs	r4, #128	; 0x80
    8002:	0324      	lsls	r4, r4, #12
    8004:	465f      	mov	r7, fp
    8006:	433c      	orrs	r4, r7
    8008:	0324      	lsls	r4, r4, #12
    800a:	0b24      	lsrs	r4, r4, #12
    800c:	9a01      	ldr	r2, [sp, #4]
    800e:	4689      	mov	r9, r1
    8010:	4d03      	ldr	r5, [pc, #12]	; (8020 <__aeabi_ddiv+0x634>)
    8012:	e5b3      	b.n	7b7c <__aeabi_ddiv+0x190>
    8014:	000003ff 	.word	0x000003ff
    8018:	feffffff 	.word	0xfeffffff
    801c:	000007fe 	.word	0x000007fe
    8020:	000007ff 	.word	0x000007ff
    8024:	fffffc02 	.word	0xfffffc02
    8028:	0000041e 	.word	0x0000041e
    802c:	fffffbe2 	.word	0xfffffbe2
    8030:	0000043e 	.word	0x0000043e

00008034 <__eqdf2>:
    8034:	b5f0      	push	{r4, r5, r6, r7, lr}
    8036:	465f      	mov	r7, fp
    8038:	4656      	mov	r6, sl
    803a:	464d      	mov	r5, r9
    803c:	4644      	mov	r4, r8
    803e:	b4f0      	push	{r4, r5, r6, r7}
    8040:	1c0d      	adds	r5, r1, #0
    8042:	1c04      	adds	r4, r0, #0
    8044:	4680      	mov	r8, r0
    8046:	0fe8      	lsrs	r0, r5, #31
    8048:	4681      	mov	r9, r0
    804a:	0318      	lsls	r0, r3, #12
    804c:	030f      	lsls	r7, r1, #12
    804e:	0b00      	lsrs	r0, r0, #12
    8050:	0b3f      	lsrs	r7, r7, #12
    8052:	b083      	sub	sp, #12
    8054:	4684      	mov	ip, r0
    8056:	481b      	ldr	r0, [pc, #108]	; (80c4 <__eqdf2+0x90>)
    8058:	9700      	str	r7, [sp, #0]
    805a:	0049      	lsls	r1, r1, #1
    805c:	005e      	lsls	r6, r3, #1
    805e:	0fdf      	lsrs	r7, r3, #31
    8060:	0d49      	lsrs	r1, r1, #21
    8062:	4692      	mov	sl, r2
    8064:	0d76      	lsrs	r6, r6, #21
    8066:	46bb      	mov	fp, r7
    8068:	4281      	cmp	r1, r0
    806a:	d00c      	beq.n	8086 <__eqdf2+0x52>
    806c:	4815      	ldr	r0, [pc, #84]	; (80c4 <__eqdf2+0x90>)
    806e:	4286      	cmp	r6, r0
    8070:	d010      	beq.n	8094 <__eqdf2+0x60>
    8072:	2001      	movs	r0, #1
    8074:	42b1      	cmp	r1, r6
    8076:	d015      	beq.n	80a4 <__eqdf2+0x70>
    8078:	b003      	add	sp, #12
    807a:	bc3c      	pop	{r2, r3, r4, r5}
    807c:	4690      	mov	r8, r2
    807e:	4699      	mov	r9, r3
    8080:	46a2      	mov	sl, r4
    8082:	46ab      	mov	fp, r5
    8084:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8086:	9f00      	ldr	r7, [sp, #0]
    8088:	2001      	movs	r0, #1
    808a:	4327      	orrs	r7, r4
    808c:	d1f4      	bne.n	8078 <__eqdf2+0x44>
    808e:	480d      	ldr	r0, [pc, #52]	; (80c4 <__eqdf2+0x90>)
    8090:	4286      	cmp	r6, r0
    8092:	d1ee      	bne.n	8072 <__eqdf2+0x3e>
    8094:	4660      	mov	r0, ip
    8096:	4302      	orrs	r2, r0
    8098:	2001      	movs	r0, #1
    809a:	2a00      	cmp	r2, #0
    809c:	d1ec      	bne.n	8078 <__eqdf2+0x44>
    809e:	2001      	movs	r0, #1
    80a0:	42b1      	cmp	r1, r6
    80a2:	d1e9      	bne.n	8078 <__eqdf2+0x44>
    80a4:	9b00      	ldr	r3, [sp, #0]
    80a6:	4563      	cmp	r3, ip
    80a8:	d1e6      	bne.n	8078 <__eqdf2+0x44>
    80aa:	45d0      	cmp	r8, sl
    80ac:	d1e4      	bne.n	8078 <__eqdf2+0x44>
    80ae:	45d9      	cmp	r9, fp
    80b0:	d006      	beq.n	80c0 <__eqdf2+0x8c>
    80b2:	2900      	cmp	r1, #0
    80b4:	d1e0      	bne.n	8078 <__eqdf2+0x44>
    80b6:	431c      	orrs	r4, r3
    80b8:	1c20      	adds	r0, r4, #0
    80ba:	1e44      	subs	r4, r0, #1
    80bc:	41a0      	sbcs	r0, r4
    80be:	e7db      	b.n	8078 <__eqdf2+0x44>
    80c0:	2000      	movs	r0, #0
    80c2:	e7d9      	b.n	8078 <__eqdf2+0x44>
    80c4:	000007ff 	.word	0x000007ff

000080c8 <__gedf2>:
    80c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    80ca:	465f      	mov	r7, fp
    80cc:	4656      	mov	r6, sl
    80ce:	464d      	mov	r5, r9
    80d0:	4644      	mov	r4, r8
    80d2:	b4f0      	push	{r4, r5, r6, r7}
    80d4:	0fcd      	lsrs	r5, r1, #31
    80d6:	0fde      	lsrs	r6, r3, #31
    80d8:	46ac      	mov	ip, r5
    80da:	031d      	lsls	r5, r3, #12
    80dc:	0b2d      	lsrs	r5, r5, #12
    80de:	46b1      	mov	r9, r6
    80e0:	4e37      	ldr	r6, [pc, #220]	; (81c0 <__gedf2+0xf8>)
    80e2:	030f      	lsls	r7, r1, #12
    80e4:	004c      	lsls	r4, r1, #1
    80e6:	46ab      	mov	fp, r5
    80e8:	005d      	lsls	r5, r3, #1
    80ea:	4680      	mov	r8, r0
    80ec:	0b3f      	lsrs	r7, r7, #12
    80ee:	0d64      	lsrs	r4, r4, #21
    80f0:	4692      	mov	sl, r2
    80f2:	0d6d      	lsrs	r5, r5, #21
    80f4:	42b4      	cmp	r4, r6
    80f6:	d032      	beq.n	815e <__gedf2+0x96>
    80f8:	4e31      	ldr	r6, [pc, #196]	; (81c0 <__gedf2+0xf8>)
    80fa:	42b5      	cmp	r5, r6
    80fc:	d035      	beq.n	816a <__gedf2+0xa2>
    80fe:	2c00      	cmp	r4, #0
    8100:	d10e      	bne.n	8120 <__gedf2+0x58>
    8102:	4338      	orrs	r0, r7
    8104:	4241      	negs	r1, r0
    8106:	4141      	adcs	r1, r0
    8108:	1c08      	adds	r0, r1, #0
    810a:	2d00      	cmp	r5, #0
    810c:	d00b      	beq.n	8126 <__gedf2+0x5e>
    810e:	2900      	cmp	r1, #0
    8110:	d119      	bne.n	8146 <__gedf2+0x7e>
    8112:	45cc      	cmp	ip, r9
    8114:	d02d      	beq.n	8172 <__gedf2+0xaa>
    8116:	4665      	mov	r5, ip
    8118:	4268      	negs	r0, r5
    811a:	2301      	movs	r3, #1
    811c:	4318      	orrs	r0, r3
    811e:	e018      	b.n	8152 <__gedf2+0x8a>
    8120:	2d00      	cmp	r5, #0
    8122:	d1f6      	bne.n	8112 <__gedf2+0x4a>
    8124:	1c28      	adds	r0, r5, #0
    8126:	4659      	mov	r1, fp
    8128:	430a      	orrs	r2, r1
    812a:	4253      	negs	r3, r2
    812c:	4153      	adcs	r3, r2
    812e:	2800      	cmp	r0, #0
    8130:	d106      	bne.n	8140 <__gedf2+0x78>
    8132:	2b00      	cmp	r3, #0
    8134:	d0ed      	beq.n	8112 <__gedf2+0x4a>
    8136:	4663      	mov	r3, ip
    8138:	4258      	negs	r0, r3
    813a:	2301      	movs	r3, #1
    813c:	4318      	orrs	r0, r3
    813e:	e008      	b.n	8152 <__gedf2+0x8a>
    8140:	2000      	movs	r0, #0
    8142:	2b00      	cmp	r3, #0
    8144:	d105      	bne.n	8152 <__gedf2+0x8a>
    8146:	464a      	mov	r2, r9
    8148:	4250      	negs	r0, r2
    814a:	4150      	adcs	r0, r2
    814c:	4240      	negs	r0, r0
    814e:	2301      	movs	r3, #1
    8150:	4318      	orrs	r0, r3
    8152:	bc3c      	pop	{r2, r3, r4, r5}
    8154:	4690      	mov	r8, r2
    8156:	4699      	mov	r9, r3
    8158:	46a2      	mov	sl, r4
    815a:	46ab      	mov	fp, r5
    815c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    815e:	1c3e      	adds	r6, r7, #0
    8160:	4306      	orrs	r6, r0
    8162:	d0c9      	beq.n	80f8 <__gedf2+0x30>
    8164:	2002      	movs	r0, #2
    8166:	4240      	negs	r0, r0
    8168:	e7f3      	b.n	8152 <__gedf2+0x8a>
    816a:	465e      	mov	r6, fp
    816c:	4316      	orrs	r6, r2
    816e:	d0c6      	beq.n	80fe <__gedf2+0x36>
    8170:	e7f8      	b.n	8164 <__gedf2+0x9c>
    8172:	42ac      	cmp	r4, r5
    8174:	dc07      	bgt.n	8186 <__gedf2+0xbe>
    8176:	da0b      	bge.n	8190 <__gedf2+0xc8>
    8178:	4661      	mov	r1, ip
    817a:	4248      	negs	r0, r1
    817c:	4148      	adcs	r0, r1
    817e:	4240      	negs	r0, r0
    8180:	2301      	movs	r3, #1
    8182:	4318      	orrs	r0, r3
    8184:	e7e5      	b.n	8152 <__gedf2+0x8a>
    8186:	4666      	mov	r6, ip
    8188:	4270      	negs	r0, r6
    818a:	2301      	movs	r3, #1
    818c:	4318      	orrs	r0, r3
    818e:	e7e0      	b.n	8152 <__gedf2+0x8a>
    8190:	455f      	cmp	r7, fp
    8192:	d80a      	bhi.n	81aa <__gedf2+0xe2>
    8194:	d00e      	beq.n	81b4 <__gedf2+0xec>
    8196:	2000      	movs	r0, #0
    8198:	455f      	cmp	r7, fp
    819a:	d2da      	bcs.n	8152 <__gedf2+0x8a>
    819c:	4665      	mov	r5, ip
    819e:	4268      	negs	r0, r5
    81a0:	4168      	adcs	r0, r5
    81a2:	4240      	negs	r0, r0
    81a4:	2301      	movs	r3, #1
    81a6:	4318      	orrs	r0, r3
    81a8:	e7d3      	b.n	8152 <__gedf2+0x8a>
    81aa:	4662      	mov	r2, ip
    81ac:	4250      	negs	r0, r2
    81ae:	2301      	movs	r3, #1
    81b0:	4318      	orrs	r0, r3
    81b2:	e7ce      	b.n	8152 <__gedf2+0x8a>
    81b4:	45d0      	cmp	r8, sl
    81b6:	d8f8      	bhi.n	81aa <__gedf2+0xe2>
    81b8:	2000      	movs	r0, #0
    81ba:	45d0      	cmp	r8, sl
    81bc:	d3ee      	bcc.n	819c <__gedf2+0xd4>
    81be:	e7c8      	b.n	8152 <__gedf2+0x8a>
    81c0:	000007ff 	.word	0x000007ff

000081c4 <__ledf2>:
    81c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    81c6:	4656      	mov	r6, sl
    81c8:	464d      	mov	r5, r9
    81ca:	4644      	mov	r4, r8
    81cc:	465f      	mov	r7, fp
    81ce:	b4f0      	push	{r4, r5, r6, r7}
    81d0:	1c0d      	adds	r5, r1, #0
    81d2:	b083      	sub	sp, #12
    81d4:	1c04      	adds	r4, r0, #0
    81d6:	9001      	str	r0, [sp, #4]
    81d8:	0fe8      	lsrs	r0, r5, #31
    81da:	4681      	mov	r9, r0
    81dc:	0318      	lsls	r0, r3, #12
    81de:	030f      	lsls	r7, r1, #12
    81e0:	0b00      	lsrs	r0, r0, #12
    81e2:	0b3f      	lsrs	r7, r7, #12
    81e4:	4684      	mov	ip, r0
    81e6:	4835      	ldr	r0, [pc, #212]	; (82bc <__ledf2+0xf8>)
    81e8:	9700      	str	r7, [sp, #0]
    81ea:	0049      	lsls	r1, r1, #1
    81ec:	005e      	lsls	r6, r3, #1
    81ee:	0fdf      	lsrs	r7, r3, #31
    81f0:	0d49      	lsrs	r1, r1, #21
    81f2:	4692      	mov	sl, r2
    81f4:	0d76      	lsrs	r6, r6, #21
    81f6:	46b8      	mov	r8, r7
    81f8:	4281      	cmp	r1, r0
    81fa:	d034      	beq.n	8266 <__ledf2+0xa2>
    81fc:	482f      	ldr	r0, [pc, #188]	; (82bc <__ledf2+0xf8>)
    81fe:	4286      	cmp	r6, r0
    8200:	d036      	beq.n	8270 <__ledf2+0xac>
    8202:	2900      	cmp	r1, #0
    8204:	d018      	beq.n	8238 <__ledf2+0x74>
    8206:	2e00      	cmp	r6, #0
    8208:	d11f      	bne.n	824a <__ledf2+0x86>
    820a:	1c34      	adds	r4, r6, #0
    820c:	4667      	mov	r7, ip
    820e:	433a      	orrs	r2, r7
    8210:	4253      	negs	r3, r2
    8212:	4153      	adcs	r3, r2
    8214:	2c00      	cmp	r4, #0
    8216:	d01f      	beq.n	8258 <__ledf2+0x94>
    8218:	2000      	movs	r0, #0
    821a:	2b00      	cmp	r3, #0
    821c:	d105      	bne.n	822a <__ledf2+0x66>
    821e:	4642      	mov	r2, r8
    8220:	4250      	negs	r0, r2
    8222:	4150      	adcs	r0, r2
    8224:	4240      	negs	r0, r0
    8226:	2301      	movs	r3, #1
    8228:	4318      	orrs	r0, r3
    822a:	b003      	add	sp, #12
    822c:	bc3c      	pop	{r2, r3, r4, r5}
    822e:	4690      	mov	r8, r2
    8230:	4699      	mov	r9, r3
    8232:	46a2      	mov	sl, r4
    8234:	46ab      	mov	fp, r5
    8236:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8238:	9800      	ldr	r0, [sp, #0]
    823a:	4304      	orrs	r4, r0
    823c:	4260      	negs	r0, r4
    823e:	4160      	adcs	r0, r4
    8240:	1c04      	adds	r4, r0, #0
    8242:	2e00      	cmp	r6, #0
    8244:	d0e2      	beq.n	820c <__ledf2+0x48>
    8246:	2800      	cmp	r0, #0
    8248:	d1e9      	bne.n	821e <__ledf2+0x5a>
    824a:	45c1      	cmp	r9, r8
    824c:	d015      	beq.n	827a <__ledf2+0xb6>
    824e:	464f      	mov	r7, r9
    8250:	4278      	negs	r0, r7
    8252:	2301      	movs	r3, #1
    8254:	4318      	orrs	r0, r3
    8256:	e7e8      	b.n	822a <__ledf2+0x66>
    8258:	2b00      	cmp	r3, #0
    825a:	d0f6      	beq.n	824a <__ledf2+0x86>
    825c:	464b      	mov	r3, r9
    825e:	4258      	negs	r0, r3
    8260:	2301      	movs	r3, #1
    8262:	4318      	orrs	r0, r3
    8264:	e7e1      	b.n	822a <__ledf2+0x66>
    8266:	9f00      	ldr	r7, [sp, #0]
    8268:	2002      	movs	r0, #2
    826a:	4327      	orrs	r7, r4
    826c:	d1dd      	bne.n	822a <__ledf2+0x66>
    826e:	e7c5      	b.n	81fc <__ledf2+0x38>
    8270:	4667      	mov	r7, ip
    8272:	2002      	movs	r0, #2
    8274:	4317      	orrs	r7, r2
    8276:	d1d8      	bne.n	822a <__ledf2+0x66>
    8278:	e7c3      	b.n	8202 <__ledf2+0x3e>
    827a:	42b1      	cmp	r1, r6
    827c:	dd04      	ble.n	8288 <__ledf2+0xc4>
    827e:	464a      	mov	r2, r9
    8280:	4250      	negs	r0, r2
    8282:	2301      	movs	r3, #1
    8284:	4318      	orrs	r0, r3
    8286:	e7d0      	b.n	822a <__ledf2+0x66>
    8288:	42b1      	cmp	r1, r6
    828a:	db07      	blt.n	829c <__ledf2+0xd8>
    828c:	9800      	ldr	r0, [sp, #0]
    828e:	4560      	cmp	r0, ip
    8290:	d8e4      	bhi.n	825c <__ledf2+0x98>
    8292:	d00a      	beq.n	82aa <__ledf2+0xe6>
    8294:	9f00      	ldr	r7, [sp, #0]
    8296:	2000      	movs	r0, #0
    8298:	4567      	cmp	r7, ip
    829a:	d2c6      	bcs.n	822a <__ledf2+0x66>
    829c:	464f      	mov	r7, r9
    829e:	4278      	negs	r0, r7
    82a0:	4178      	adcs	r0, r7
    82a2:	4240      	negs	r0, r0
    82a4:	2301      	movs	r3, #1
    82a6:	4318      	orrs	r0, r3
    82a8:	e7bf      	b.n	822a <__ledf2+0x66>
    82aa:	9a01      	ldr	r2, [sp, #4]
    82ac:	4552      	cmp	r2, sl
    82ae:	d8d5      	bhi.n	825c <__ledf2+0x98>
    82b0:	9a01      	ldr	r2, [sp, #4]
    82b2:	2000      	movs	r0, #0
    82b4:	4552      	cmp	r2, sl
    82b6:	d3f1      	bcc.n	829c <__ledf2+0xd8>
    82b8:	e7b7      	b.n	822a <__ledf2+0x66>
    82ba:	46c0      	nop			; (mov r8, r8)
    82bc:	000007ff 	.word	0x000007ff

000082c0 <__aeabi_dmul>:
    82c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    82c2:	4656      	mov	r6, sl
    82c4:	4644      	mov	r4, r8
    82c6:	465f      	mov	r7, fp
    82c8:	464d      	mov	r5, r9
    82ca:	b4f0      	push	{r4, r5, r6, r7}
    82cc:	1c1f      	adds	r7, r3, #0
    82ce:	030b      	lsls	r3, r1, #12
    82d0:	0b1b      	lsrs	r3, r3, #12
    82d2:	469a      	mov	sl, r3
    82d4:	004b      	lsls	r3, r1, #1
    82d6:	b087      	sub	sp, #28
    82d8:	1c04      	adds	r4, r0, #0
    82da:	4680      	mov	r8, r0
    82dc:	0d5b      	lsrs	r3, r3, #21
    82de:	0fc8      	lsrs	r0, r1, #31
    82e0:	1c16      	adds	r6, r2, #0
    82e2:	9302      	str	r3, [sp, #8]
    82e4:	4681      	mov	r9, r0
    82e6:	2b00      	cmp	r3, #0
    82e8:	d068      	beq.n	83bc <__aeabi_dmul+0xfc>
    82ea:	4b69      	ldr	r3, [pc, #420]	; (8490 <__aeabi_dmul+0x1d0>)
    82ec:	9902      	ldr	r1, [sp, #8]
    82ee:	4299      	cmp	r1, r3
    82f0:	d032      	beq.n	8358 <__aeabi_dmul+0x98>
    82f2:	2280      	movs	r2, #128	; 0x80
    82f4:	4653      	mov	r3, sl
    82f6:	0352      	lsls	r2, r2, #13
    82f8:	431a      	orrs	r2, r3
    82fa:	00d2      	lsls	r2, r2, #3
    82fc:	0f63      	lsrs	r3, r4, #29
    82fe:	431a      	orrs	r2, r3
    8300:	4692      	mov	sl, r2
    8302:	4a64      	ldr	r2, [pc, #400]	; (8494 <__aeabi_dmul+0x1d4>)
    8304:	00e0      	lsls	r0, r4, #3
    8306:	1889      	adds	r1, r1, r2
    8308:	4680      	mov	r8, r0
    830a:	9102      	str	r1, [sp, #8]
    830c:	2400      	movs	r4, #0
    830e:	2500      	movs	r5, #0
    8310:	033b      	lsls	r3, r7, #12
    8312:	0b1b      	lsrs	r3, r3, #12
    8314:	469b      	mov	fp, r3
    8316:	0078      	lsls	r0, r7, #1
    8318:	0ffb      	lsrs	r3, r7, #31
    831a:	1c32      	adds	r2, r6, #0
    831c:	0d40      	lsrs	r0, r0, #21
    831e:	9303      	str	r3, [sp, #12]
    8320:	d100      	bne.n	8324 <__aeabi_dmul+0x64>
    8322:	e075      	b.n	8410 <__aeabi_dmul+0x150>
    8324:	4b5a      	ldr	r3, [pc, #360]	; (8490 <__aeabi_dmul+0x1d0>)
    8326:	4298      	cmp	r0, r3
    8328:	d069      	beq.n	83fe <__aeabi_dmul+0x13e>
    832a:	2280      	movs	r2, #128	; 0x80
    832c:	4659      	mov	r1, fp
    832e:	0352      	lsls	r2, r2, #13
    8330:	430a      	orrs	r2, r1
    8332:	0f73      	lsrs	r3, r6, #29
    8334:	00d2      	lsls	r2, r2, #3
    8336:	431a      	orrs	r2, r3
    8338:	4b56      	ldr	r3, [pc, #344]	; (8494 <__aeabi_dmul+0x1d4>)
    833a:	4693      	mov	fp, r2
    833c:	18c0      	adds	r0, r0, r3
    833e:	00f2      	lsls	r2, r6, #3
    8340:	2300      	movs	r3, #0
    8342:	9903      	ldr	r1, [sp, #12]
    8344:	464e      	mov	r6, r9
    8346:	4071      	eors	r1, r6
    8348:	431c      	orrs	r4, r3
    834a:	2c0f      	cmp	r4, #15
    834c:	d900      	bls.n	8350 <__aeabi_dmul+0x90>
    834e:	e0a9      	b.n	84a4 <__aeabi_dmul+0x1e4>
    8350:	4e51      	ldr	r6, [pc, #324]	; (8498 <__aeabi_dmul+0x1d8>)
    8352:	00a4      	lsls	r4, r4, #2
    8354:	5934      	ldr	r4, [r6, r4]
    8356:	46a7      	mov	pc, r4
    8358:	4653      	mov	r3, sl
    835a:	431c      	orrs	r4, r3
    835c:	d000      	beq.n	8360 <__aeabi_dmul+0xa0>
    835e:	e087      	b.n	8470 <__aeabi_dmul+0x1b0>
    8360:	2500      	movs	r5, #0
    8362:	46aa      	mov	sl, r5
    8364:	46a8      	mov	r8, r5
    8366:	2408      	movs	r4, #8
    8368:	2502      	movs	r5, #2
    836a:	e7d1      	b.n	8310 <__aeabi_dmul+0x50>
    836c:	4649      	mov	r1, r9
    836e:	2d02      	cmp	r5, #2
    8370:	d06c      	beq.n	844c <__aeabi_dmul+0x18c>
    8372:	2d03      	cmp	r5, #3
    8374:	d100      	bne.n	8378 <__aeabi_dmul+0xb8>
    8376:	e217      	b.n	87a8 <__aeabi_dmul+0x4e8>
    8378:	2d01      	cmp	r5, #1
    837a:	d000      	beq.n	837e <__aeabi_dmul+0xbe>
    837c:	e158      	b.n	8630 <__aeabi_dmul+0x370>
    837e:	400d      	ands	r5, r1
    8380:	b2ed      	uxtb	r5, r5
    8382:	2400      	movs	r4, #0
    8384:	46a9      	mov	r9, r5
    8386:	2300      	movs	r3, #0
    8388:	46a0      	mov	r8, r4
    838a:	2000      	movs	r0, #0
    838c:	2100      	movs	r1, #0
    838e:	0325      	lsls	r5, r4, #12
    8390:	0d0a      	lsrs	r2, r1, #20
    8392:	051c      	lsls	r4, r3, #20
    8394:	0b2d      	lsrs	r5, r5, #12
    8396:	0512      	lsls	r2, r2, #20
    8398:	4b40      	ldr	r3, [pc, #256]	; (849c <__aeabi_dmul+0x1dc>)
    839a:	432a      	orrs	r2, r5
    839c:	4013      	ands	r3, r2
    839e:	4323      	orrs	r3, r4
    83a0:	005b      	lsls	r3, r3, #1
    83a2:	464c      	mov	r4, r9
    83a4:	085b      	lsrs	r3, r3, #1
    83a6:	07e2      	lsls	r2, r4, #31
    83a8:	1c19      	adds	r1, r3, #0
    83aa:	4640      	mov	r0, r8
    83ac:	4311      	orrs	r1, r2
    83ae:	b007      	add	sp, #28
    83b0:	bc3c      	pop	{r2, r3, r4, r5}
    83b2:	4690      	mov	r8, r2
    83b4:	4699      	mov	r9, r3
    83b6:	46a2      	mov	sl, r4
    83b8:	46ab      	mov	fp, r5
    83ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83bc:	4653      	mov	r3, sl
    83be:	4323      	orrs	r3, r4
    83c0:	d050      	beq.n	8464 <__aeabi_dmul+0x1a4>
    83c2:	4653      	mov	r3, sl
    83c4:	2b00      	cmp	r3, #0
    83c6:	d100      	bne.n	83ca <__aeabi_dmul+0x10a>
    83c8:	e184      	b.n	86d4 <__aeabi_dmul+0x414>
    83ca:	4650      	mov	r0, sl
    83cc:	f000 fe6e 	bl	90ac <__clzsi2>
    83d0:	1e03      	subs	r3, r0, #0
    83d2:	2b27      	cmp	r3, #39	; 0x27
    83d4:	dd00      	ble.n	83d8 <__aeabi_dmul+0x118>
    83d6:	e176      	b.n	86c6 <__aeabi_dmul+0x406>
    83d8:	2128      	movs	r1, #40	; 0x28
    83da:	1a0d      	subs	r5, r1, r0
    83dc:	1c21      	adds	r1, r4, #0
    83de:	3b08      	subs	r3, #8
    83e0:	4652      	mov	r2, sl
    83e2:	40e9      	lsrs	r1, r5
    83e4:	409a      	lsls	r2, r3
    83e6:	1c0d      	adds	r5, r1, #0
    83e8:	4315      	orrs	r5, r2
    83ea:	1c22      	adds	r2, r4, #0
    83ec:	409a      	lsls	r2, r3
    83ee:	46aa      	mov	sl, r5
    83f0:	4690      	mov	r8, r2
    83f2:	4b2b      	ldr	r3, [pc, #172]	; (84a0 <__aeabi_dmul+0x1e0>)
    83f4:	2400      	movs	r4, #0
    83f6:	1a1b      	subs	r3, r3, r0
    83f8:	9302      	str	r3, [sp, #8]
    83fa:	2500      	movs	r5, #0
    83fc:	e788      	b.n	8310 <__aeabi_dmul+0x50>
    83fe:	465b      	mov	r3, fp
    8400:	431e      	orrs	r6, r3
    8402:	2303      	movs	r3, #3
    8404:	2e00      	cmp	r6, #0
    8406:	d19c      	bne.n	8342 <__aeabi_dmul+0x82>
    8408:	46b3      	mov	fp, r6
    840a:	2200      	movs	r2, #0
    840c:	2302      	movs	r3, #2
    840e:	e798      	b.n	8342 <__aeabi_dmul+0x82>
    8410:	465b      	mov	r3, fp
    8412:	4333      	orrs	r3, r6
    8414:	d021      	beq.n	845a <__aeabi_dmul+0x19a>
    8416:	4658      	mov	r0, fp
    8418:	2800      	cmp	r0, #0
    841a:	d100      	bne.n	841e <__aeabi_dmul+0x15e>
    841c:	e14e      	b.n	86bc <__aeabi_dmul+0x3fc>
    841e:	f000 fe45 	bl	90ac <__clzsi2>
    8422:	2827      	cmp	r0, #39	; 0x27
    8424:	dd00      	ble.n	8428 <__aeabi_dmul+0x168>
    8426:	e142      	b.n	86ae <__aeabi_dmul+0x3ee>
    8428:	2128      	movs	r1, #40	; 0x28
    842a:	1a0f      	subs	r7, r1, r0
    842c:	1c02      	adds	r2, r0, #0
    842e:	1c31      	adds	r1, r6, #0
    8430:	3a08      	subs	r2, #8
    8432:	465b      	mov	r3, fp
    8434:	40f9      	lsrs	r1, r7
    8436:	4093      	lsls	r3, r2
    8438:	1c0f      	adds	r7, r1, #0
    843a:	431f      	orrs	r7, r3
    843c:	1c33      	adds	r3, r6, #0
    843e:	4093      	lsls	r3, r2
    8440:	46bb      	mov	fp, r7
    8442:	1c1a      	adds	r2, r3, #0
    8444:	4b16      	ldr	r3, [pc, #88]	; (84a0 <__aeabi_dmul+0x1e0>)
    8446:	1a18      	subs	r0, r3, r0
    8448:	2300      	movs	r3, #0
    844a:	e77a      	b.n	8342 <__aeabi_dmul+0x82>
    844c:	2301      	movs	r3, #1
    844e:	400b      	ands	r3, r1
    8450:	2400      	movs	r4, #0
    8452:	4699      	mov	r9, r3
    8454:	46a0      	mov	r8, r4
    8456:	4b0e      	ldr	r3, [pc, #56]	; (8490 <__aeabi_dmul+0x1d0>)
    8458:	e797      	b.n	838a <__aeabi_dmul+0xca>
    845a:	2700      	movs	r7, #0
    845c:	46bb      	mov	fp, r7
    845e:	2200      	movs	r2, #0
    8460:	2301      	movs	r3, #1
    8462:	e76e      	b.n	8342 <__aeabi_dmul+0x82>
    8464:	2100      	movs	r1, #0
    8466:	2404      	movs	r4, #4
    8468:	468a      	mov	sl, r1
    846a:	4688      	mov	r8, r1
    846c:	2501      	movs	r5, #1
    846e:	e74f      	b.n	8310 <__aeabi_dmul+0x50>
    8470:	240c      	movs	r4, #12
    8472:	2503      	movs	r5, #3
    8474:	e74c      	b.n	8310 <__aeabi_dmul+0x50>
    8476:	2500      	movs	r5, #0
    8478:	2480      	movs	r4, #128	; 0x80
    847a:	46a9      	mov	r9, r5
    847c:	0324      	lsls	r4, r4, #12
    847e:	46a8      	mov	r8, r5
    8480:	4b03      	ldr	r3, [pc, #12]	; (8490 <__aeabi_dmul+0x1d0>)
    8482:	e782      	b.n	838a <__aeabi_dmul+0xca>
    8484:	46da      	mov	sl, fp
    8486:	4690      	mov	r8, r2
    8488:	9903      	ldr	r1, [sp, #12]
    848a:	1c1d      	adds	r5, r3, #0
    848c:	e76f      	b.n	836e <__aeabi_dmul+0xae>
    848e:	46c0      	nop			; (mov r8, r8)
    8490:	000007ff 	.word	0x000007ff
    8494:	fffffc01 	.word	0xfffffc01
    8498:	0000a32c 	.word	0x0000a32c
    849c:	800fffff 	.word	0x800fffff
    84a0:	fffffc0d 	.word	0xfffffc0d
    84a4:	9f02      	ldr	r7, [sp, #8]
    84a6:	0c16      	lsrs	r6, r2, #16
    84a8:	1838      	adds	r0, r7, r0
    84aa:	9004      	str	r0, [sp, #16]
    84ac:	4640      	mov	r0, r8
    84ae:	0c07      	lsrs	r7, r0, #16
    84b0:	0400      	lsls	r0, r0, #16
    84b2:	0c00      	lsrs	r0, r0, #16
    84b4:	0412      	lsls	r2, r2, #16
    84b6:	0c12      	lsrs	r2, r2, #16
    84b8:	1c03      	adds	r3, r0, #0
    84ba:	4353      	muls	r3, r2
    84bc:	1c04      	adds	r4, r0, #0
    84be:	1c3d      	adds	r5, r7, #0
    84c0:	4374      	muls	r4, r6
    84c2:	4355      	muls	r5, r2
    84c4:	4698      	mov	r8, r3
    84c6:	1c3b      	adds	r3, r7, #0
    84c8:	4373      	muls	r3, r6
    84ca:	1964      	adds	r4, r4, r5
    84cc:	46a4      	mov	ip, r4
    84ce:	4644      	mov	r4, r8
    84d0:	9302      	str	r3, [sp, #8]
    84d2:	0c23      	lsrs	r3, r4, #16
    84d4:	4463      	add	r3, ip
    84d6:	429d      	cmp	r5, r3
    84d8:	d904      	bls.n	84e4 <__aeabi_dmul+0x224>
    84da:	9d02      	ldr	r5, [sp, #8]
    84dc:	2480      	movs	r4, #128	; 0x80
    84de:	0264      	lsls	r4, r4, #9
    84e0:	192d      	adds	r5, r5, r4
    84e2:	9502      	str	r5, [sp, #8]
    84e4:	0c1d      	lsrs	r5, r3, #16
    84e6:	9503      	str	r5, [sp, #12]
    84e8:	4645      	mov	r5, r8
    84ea:	042c      	lsls	r4, r5, #16
    84ec:	041b      	lsls	r3, r3, #16
    84ee:	0c24      	lsrs	r4, r4, #16
    84f0:	191c      	adds	r4, r3, r4
    84f2:	9405      	str	r4, [sp, #20]
    84f4:	465c      	mov	r4, fp
    84f6:	0c23      	lsrs	r3, r4, #16
    84f8:	1c05      	adds	r5, r0, #0
    84fa:	4358      	muls	r0, r3
    84fc:	0424      	lsls	r4, r4, #16
    84fe:	0c24      	lsrs	r4, r4, #16
    8500:	4684      	mov	ip, r0
    8502:	1c38      	adds	r0, r7, #0
    8504:	4360      	muls	r0, r4
    8506:	4365      	muls	r5, r4
    8508:	435f      	muls	r7, r3
    850a:	4681      	mov	r9, r0
    850c:	44cc      	add	ip, r9
    850e:	0c28      	lsrs	r0, r5, #16
    8510:	4460      	add	r0, ip
    8512:	46bb      	mov	fp, r7
    8514:	4581      	cmp	r9, r0
    8516:	d902      	bls.n	851e <__aeabi_dmul+0x25e>
    8518:	2780      	movs	r7, #128	; 0x80
    851a:	027f      	lsls	r7, r7, #9
    851c:	44bb      	add	fp, r7
    851e:	042d      	lsls	r5, r5, #16
    8520:	0c07      	lsrs	r7, r0, #16
    8522:	0c2d      	lsrs	r5, r5, #16
    8524:	0400      	lsls	r0, r0, #16
    8526:	1940      	adds	r0, r0, r5
    8528:	4655      	mov	r5, sl
    852a:	46bc      	mov	ip, r7
    852c:	042f      	lsls	r7, r5, #16
    852e:	44e3      	add	fp, ip
    8530:	4684      	mov	ip, r0
    8532:	0c28      	lsrs	r0, r5, #16
    8534:	0c3d      	lsrs	r5, r7, #16
    8536:	1c2f      	adds	r7, r5, #0
    8538:	4357      	muls	r7, r2
    853a:	46b8      	mov	r8, r7
    853c:	1c2f      	adds	r7, r5, #0
    853e:	4377      	muls	r7, r6
    8540:	4342      	muls	r2, r0
    8542:	46b9      	mov	r9, r7
    8544:	4647      	mov	r7, r8
    8546:	0c3f      	lsrs	r7, r7, #16
    8548:	4491      	add	r9, r2
    854a:	46ba      	mov	sl, r7
    854c:	44d1      	add	r9, sl
    854e:	4346      	muls	r6, r0
    8550:	454a      	cmp	r2, r9
    8552:	d902      	bls.n	855a <__aeabi_dmul+0x29a>
    8554:	2280      	movs	r2, #128	; 0x80
    8556:	0252      	lsls	r2, r2, #9
    8558:	18b6      	adds	r6, r6, r2
    855a:	464f      	mov	r7, r9
    855c:	0c3a      	lsrs	r2, r7, #16
    855e:	18b6      	adds	r6, r6, r2
    8560:	043a      	lsls	r2, r7, #16
    8562:	4647      	mov	r7, r8
    8564:	043f      	lsls	r7, r7, #16
    8566:	0c3f      	lsrs	r7, r7, #16
    8568:	46b8      	mov	r8, r7
    856a:	1c2f      	adds	r7, r5, #0
    856c:	4367      	muls	r7, r4
    856e:	435d      	muls	r5, r3
    8570:	4344      	muls	r4, r0
    8572:	4358      	muls	r0, r3
    8574:	1965      	adds	r5, r4, r5
    8576:	9001      	str	r0, [sp, #4]
    8578:	0c38      	lsrs	r0, r7, #16
    857a:	182d      	adds	r5, r5, r0
    857c:	4442      	add	r2, r8
    857e:	46b8      	mov	r8, r7
    8580:	42ac      	cmp	r4, r5
    8582:	d904      	bls.n	858e <__aeabi_dmul+0x2ce>
    8584:	9801      	ldr	r0, [sp, #4]
    8586:	2380      	movs	r3, #128	; 0x80
    8588:	025b      	lsls	r3, r3, #9
    858a:	18c0      	adds	r0, r0, r3
    858c:	9001      	str	r0, [sp, #4]
    858e:	9c03      	ldr	r4, [sp, #12]
    8590:	9f02      	ldr	r7, [sp, #8]
    8592:	1c20      	adds	r0, r4, #0
    8594:	4460      	add	r0, ip
    8596:	19c0      	adds	r0, r0, r7
    8598:	4560      	cmp	r0, ip
    859a:	41a4      	sbcs	r4, r4
    859c:	4647      	mov	r7, r8
    859e:	4264      	negs	r4, r4
    85a0:	46a4      	mov	ip, r4
    85a2:	042b      	lsls	r3, r5, #16
    85a4:	043c      	lsls	r4, r7, #16
    85a6:	4699      	mov	r9, r3
    85a8:	0c24      	lsrs	r4, r4, #16
    85aa:	444c      	add	r4, r9
    85ac:	46a0      	mov	r8, r4
    85ae:	44d8      	add	r8, fp
    85b0:	1880      	adds	r0, r0, r2
    85b2:	46c2      	mov	sl, r8
    85b4:	44e2      	add	sl, ip
    85b6:	4290      	cmp	r0, r2
    85b8:	4192      	sbcs	r2, r2
    85ba:	4657      	mov	r7, sl
    85bc:	4252      	negs	r2, r2
    85be:	4691      	mov	r9, r2
    85c0:	19f2      	adds	r2, r6, r7
    85c2:	45e2      	cmp	sl, ip
    85c4:	41bf      	sbcs	r7, r7
    85c6:	427f      	negs	r7, r7
    85c8:	464b      	mov	r3, r9
    85ca:	46bc      	mov	ip, r7
    85cc:	45d8      	cmp	r8, fp
    85ce:	41bf      	sbcs	r7, r7
    85d0:	18d4      	adds	r4, r2, r3
    85d2:	427f      	negs	r7, r7
    85d4:	4663      	mov	r3, ip
    85d6:	431f      	orrs	r7, r3
    85d8:	0c2d      	lsrs	r5, r5, #16
    85da:	197f      	adds	r7, r7, r5
    85dc:	42b2      	cmp	r2, r6
    85de:	4192      	sbcs	r2, r2
    85e0:	454c      	cmp	r4, r9
    85e2:	41ad      	sbcs	r5, r5
    85e4:	4252      	negs	r2, r2
    85e6:	426d      	negs	r5, r5
    85e8:	4315      	orrs	r5, r2
    85ea:	9e01      	ldr	r6, [sp, #4]
    85ec:	197d      	adds	r5, r7, r5
    85ee:	19ab      	adds	r3, r5, r6
    85f0:	0de2      	lsrs	r2, r4, #23
    85f2:	025b      	lsls	r3, r3, #9
    85f4:	9f05      	ldr	r7, [sp, #20]
    85f6:	4313      	orrs	r3, r2
    85f8:	0242      	lsls	r2, r0, #9
    85fa:	433a      	orrs	r2, r7
    85fc:	469a      	mov	sl, r3
    85fe:	1e53      	subs	r3, r2, #1
    8600:	419a      	sbcs	r2, r3
    8602:	0dc3      	lsrs	r3, r0, #23
    8604:	1c10      	adds	r0, r2, #0
    8606:	4318      	orrs	r0, r3
    8608:	0264      	lsls	r4, r4, #9
    860a:	4320      	orrs	r0, r4
    860c:	4680      	mov	r8, r0
    860e:	4650      	mov	r0, sl
    8610:	01c0      	lsls	r0, r0, #7
    8612:	d50d      	bpl.n	8630 <__aeabi_dmul+0x370>
    8614:	4645      	mov	r5, r8
    8616:	2201      	movs	r2, #1
    8618:	4656      	mov	r6, sl
    861a:	9c04      	ldr	r4, [sp, #16]
    861c:	086b      	lsrs	r3, r5, #1
    861e:	402a      	ands	r2, r5
    8620:	431a      	orrs	r2, r3
    8622:	07f3      	lsls	r3, r6, #31
    8624:	3401      	adds	r4, #1
    8626:	431a      	orrs	r2, r3
    8628:	0876      	lsrs	r6, r6, #1
    862a:	9404      	str	r4, [sp, #16]
    862c:	4690      	mov	r8, r2
    862e:	46b2      	mov	sl, r6
    8630:	9e04      	ldr	r6, [sp, #16]
    8632:	4f63      	ldr	r7, [pc, #396]	; (87c0 <__aeabi_dmul+0x500>)
    8634:	19f3      	adds	r3, r6, r7
    8636:	2b00      	cmp	r3, #0
    8638:	dd61      	ble.n	86fe <__aeabi_dmul+0x43e>
    863a:	4640      	mov	r0, r8
    863c:	0740      	lsls	r0, r0, #29
    863e:	d00b      	beq.n	8658 <__aeabi_dmul+0x398>
    8640:	220f      	movs	r2, #15
    8642:	4644      	mov	r4, r8
    8644:	4022      	ands	r2, r4
    8646:	2a04      	cmp	r2, #4
    8648:	d006      	beq.n	8658 <__aeabi_dmul+0x398>
    864a:	4642      	mov	r2, r8
    864c:	3204      	adds	r2, #4
    864e:	4542      	cmp	r2, r8
    8650:	4180      	sbcs	r0, r0
    8652:	4240      	negs	r0, r0
    8654:	4482      	add	sl, r0
    8656:	4690      	mov	r8, r2
    8658:	4655      	mov	r5, sl
    865a:	01ed      	lsls	r5, r5, #7
    865c:	d507      	bpl.n	866e <__aeabi_dmul+0x3ae>
    865e:	4b59      	ldr	r3, [pc, #356]	; (87c4 <__aeabi_dmul+0x504>)
    8660:	4656      	mov	r6, sl
    8662:	9f04      	ldr	r7, [sp, #16]
    8664:	2080      	movs	r0, #128	; 0x80
    8666:	401e      	ands	r6, r3
    8668:	00c0      	lsls	r0, r0, #3
    866a:	46b2      	mov	sl, r6
    866c:	183b      	adds	r3, r7, r0
    866e:	4a56      	ldr	r2, [pc, #344]	; (87c8 <__aeabi_dmul+0x508>)
    8670:	4293      	cmp	r3, r2
    8672:	dd00      	ble.n	8676 <__aeabi_dmul+0x3b6>
    8674:	e6ea      	b.n	844c <__aeabi_dmul+0x18c>
    8676:	4644      	mov	r4, r8
    8678:	4655      	mov	r5, sl
    867a:	08e2      	lsrs	r2, r4, #3
    867c:	0768      	lsls	r0, r5, #29
    867e:	4310      	orrs	r0, r2
    8680:	2201      	movs	r2, #1
    8682:	026c      	lsls	r4, r5, #9
    8684:	055b      	lsls	r3, r3, #21
    8686:	400a      	ands	r2, r1
    8688:	4680      	mov	r8, r0
    868a:	0b24      	lsrs	r4, r4, #12
    868c:	0d5b      	lsrs	r3, r3, #21
    868e:	4691      	mov	r9, r2
    8690:	e67b      	b.n	838a <__aeabi_dmul+0xca>
    8692:	46da      	mov	sl, fp
    8694:	4690      	mov	r8, r2
    8696:	1c1d      	adds	r5, r3, #0
    8698:	e669      	b.n	836e <__aeabi_dmul+0xae>
    869a:	2480      	movs	r4, #128	; 0x80
    869c:	0324      	lsls	r4, r4, #12
    869e:	4657      	mov	r7, sl
    86a0:	4227      	tst	r7, r4
    86a2:	d11c      	bne.n	86de <__aeabi_dmul+0x41e>
    86a4:	433c      	orrs	r4, r7
    86a6:	0324      	lsls	r4, r4, #12
    86a8:	0b24      	lsrs	r4, r4, #12
    86aa:	4b48      	ldr	r3, [pc, #288]	; (87cc <__aeabi_dmul+0x50c>)
    86ac:	e66d      	b.n	838a <__aeabi_dmul+0xca>
    86ae:	1c03      	adds	r3, r0, #0
    86b0:	3b28      	subs	r3, #40	; 0x28
    86b2:	1c31      	adds	r1, r6, #0
    86b4:	4099      	lsls	r1, r3
    86b6:	468b      	mov	fp, r1
    86b8:	2200      	movs	r2, #0
    86ba:	e6c3      	b.n	8444 <__aeabi_dmul+0x184>
    86bc:	1c30      	adds	r0, r6, #0
    86be:	f000 fcf5 	bl	90ac <__clzsi2>
    86c2:	3020      	adds	r0, #32
    86c4:	e6ad      	b.n	8422 <__aeabi_dmul+0x162>
    86c6:	3b28      	subs	r3, #40	; 0x28
    86c8:	1c21      	adds	r1, r4, #0
    86ca:	4099      	lsls	r1, r3
    86cc:	2200      	movs	r2, #0
    86ce:	468a      	mov	sl, r1
    86d0:	4690      	mov	r8, r2
    86d2:	e68e      	b.n	83f2 <__aeabi_dmul+0x132>
    86d4:	1c20      	adds	r0, r4, #0
    86d6:	f000 fce9 	bl	90ac <__clzsi2>
    86da:	3020      	adds	r0, #32
    86dc:	e678      	b.n	83d0 <__aeabi_dmul+0x110>
    86de:	4658      	mov	r0, fp
    86e0:	4220      	tst	r0, r4
    86e2:	d107      	bne.n	86f4 <__aeabi_dmul+0x434>
    86e4:	4304      	orrs	r4, r0
    86e6:	9903      	ldr	r1, [sp, #12]
    86e8:	0324      	lsls	r4, r4, #12
    86ea:	0b24      	lsrs	r4, r4, #12
    86ec:	4689      	mov	r9, r1
    86ee:	4690      	mov	r8, r2
    86f0:	4b36      	ldr	r3, [pc, #216]	; (87cc <__aeabi_dmul+0x50c>)
    86f2:	e64a      	b.n	838a <__aeabi_dmul+0xca>
    86f4:	433c      	orrs	r4, r7
    86f6:	0324      	lsls	r4, r4, #12
    86f8:	0b24      	lsrs	r4, r4, #12
    86fa:	4b34      	ldr	r3, [pc, #208]	; (87cc <__aeabi_dmul+0x50c>)
    86fc:	e645      	b.n	838a <__aeabi_dmul+0xca>
    86fe:	4b34      	ldr	r3, [pc, #208]	; (87d0 <__aeabi_dmul+0x510>)
    8700:	9e04      	ldr	r6, [sp, #16]
    8702:	1b9b      	subs	r3, r3, r6
    8704:	2b38      	cmp	r3, #56	; 0x38
    8706:	dd06      	ble.n	8716 <__aeabi_dmul+0x456>
    8708:	2301      	movs	r3, #1
    870a:	400b      	ands	r3, r1
    870c:	2400      	movs	r4, #0
    870e:	4699      	mov	r9, r3
    8710:	46a0      	mov	r8, r4
    8712:	2300      	movs	r3, #0
    8714:	e639      	b.n	838a <__aeabi_dmul+0xca>
    8716:	2b1f      	cmp	r3, #31
    8718:	dc25      	bgt.n	8766 <__aeabi_dmul+0x4a6>
    871a:	9c04      	ldr	r4, [sp, #16]
    871c:	4d2d      	ldr	r5, [pc, #180]	; (87d4 <__aeabi_dmul+0x514>)
    871e:	4646      	mov	r6, r8
    8720:	1960      	adds	r0, r4, r5
    8722:	4652      	mov	r2, sl
    8724:	4644      	mov	r4, r8
    8726:	4086      	lsls	r6, r0
    8728:	40dc      	lsrs	r4, r3
    872a:	4082      	lsls	r2, r0
    872c:	4657      	mov	r7, sl
    872e:	1c30      	adds	r0, r6, #0
    8730:	4322      	orrs	r2, r4
    8732:	40df      	lsrs	r7, r3
    8734:	1e44      	subs	r4, r0, #1
    8736:	41a0      	sbcs	r0, r4
    8738:	4302      	orrs	r2, r0
    873a:	1c3b      	adds	r3, r7, #0
    873c:	0754      	lsls	r4, r2, #29
    873e:	d009      	beq.n	8754 <__aeabi_dmul+0x494>
    8740:	200f      	movs	r0, #15
    8742:	4010      	ands	r0, r2
    8744:	2804      	cmp	r0, #4
    8746:	d005      	beq.n	8754 <__aeabi_dmul+0x494>
    8748:	1d10      	adds	r0, r2, #4
    874a:	4290      	cmp	r0, r2
    874c:	4192      	sbcs	r2, r2
    874e:	4252      	negs	r2, r2
    8750:	189b      	adds	r3, r3, r2
    8752:	1c02      	adds	r2, r0, #0
    8754:	021d      	lsls	r5, r3, #8
    8756:	d51a      	bpl.n	878e <__aeabi_dmul+0x4ce>
    8758:	2301      	movs	r3, #1
    875a:	400b      	ands	r3, r1
    875c:	2400      	movs	r4, #0
    875e:	4699      	mov	r9, r3
    8760:	46a0      	mov	r8, r4
    8762:	2301      	movs	r3, #1
    8764:	e611      	b.n	838a <__aeabi_dmul+0xca>
    8766:	481c      	ldr	r0, [pc, #112]	; (87d8 <__aeabi_dmul+0x518>)
    8768:	9c04      	ldr	r4, [sp, #16]
    876a:	4655      	mov	r5, sl
    876c:	1b00      	subs	r0, r0, r4
    876e:	40c5      	lsrs	r5, r0
    8770:	1c28      	adds	r0, r5, #0
    8772:	2b20      	cmp	r3, #32
    8774:	d016      	beq.n	87a4 <__aeabi_dmul+0x4e4>
    8776:	4e19      	ldr	r6, [pc, #100]	; (87dc <__aeabi_dmul+0x51c>)
    8778:	4657      	mov	r7, sl
    877a:	19a2      	adds	r2, r4, r6
    877c:	4097      	lsls	r7, r2
    877e:	1c3a      	adds	r2, r7, #0
    8780:	4643      	mov	r3, r8
    8782:	431a      	orrs	r2, r3
    8784:	1e53      	subs	r3, r2, #1
    8786:	419a      	sbcs	r2, r3
    8788:	4302      	orrs	r2, r0
    878a:	2300      	movs	r3, #0
    878c:	e7d6      	b.n	873c <__aeabi_dmul+0x47c>
    878e:	0758      	lsls	r0, r3, #29
    8790:	025b      	lsls	r3, r3, #9
    8792:	08d2      	lsrs	r2, r2, #3
    8794:	0b1c      	lsrs	r4, r3, #12
    8796:	2301      	movs	r3, #1
    8798:	400b      	ands	r3, r1
    879a:	4310      	orrs	r0, r2
    879c:	4699      	mov	r9, r3
    879e:	4680      	mov	r8, r0
    87a0:	2300      	movs	r3, #0
    87a2:	e5f2      	b.n	838a <__aeabi_dmul+0xca>
    87a4:	2200      	movs	r2, #0
    87a6:	e7eb      	b.n	8780 <__aeabi_dmul+0x4c0>
    87a8:	2480      	movs	r4, #128	; 0x80
    87aa:	0324      	lsls	r4, r4, #12
    87ac:	4650      	mov	r0, sl
    87ae:	2301      	movs	r3, #1
    87b0:	4304      	orrs	r4, r0
    87b2:	4019      	ands	r1, r3
    87b4:	0324      	lsls	r4, r4, #12
    87b6:	0b24      	lsrs	r4, r4, #12
    87b8:	4689      	mov	r9, r1
    87ba:	4b04      	ldr	r3, [pc, #16]	; (87cc <__aeabi_dmul+0x50c>)
    87bc:	e5e5      	b.n	838a <__aeabi_dmul+0xca>
    87be:	46c0      	nop			; (mov r8, r8)
    87c0:	000003ff 	.word	0x000003ff
    87c4:	feffffff 	.word	0xfeffffff
    87c8:	000007fe 	.word	0x000007fe
    87cc:	000007ff 	.word	0x000007ff
    87d0:	fffffc02 	.word	0xfffffc02
    87d4:	0000041e 	.word	0x0000041e
    87d8:	fffffbe2 	.word	0xfffffbe2
    87dc:	0000043e 	.word	0x0000043e

000087e0 <__aeabi_dsub>:
    87e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    87e2:	465f      	mov	r7, fp
    87e4:	4656      	mov	r6, sl
    87e6:	4644      	mov	r4, r8
    87e8:	464d      	mov	r5, r9
    87ea:	b4f0      	push	{r4, r5, r6, r7}
    87ec:	030c      	lsls	r4, r1, #12
    87ee:	004d      	lsls	r5, r1, #1
    87f0:	0fcf      	lsrs	r7, r1, #31
    87f2:	0a61      	lsrs	r1, r4, #9
    87f4:	0f44      	lsrs	r4, r0, #29
    87f6:	4321      	orrs	r1, r4
    87f8:	00c4      	lsls	r4, r0, #3
    87fa:	0318      	lsls	r0, r3, #12
    87fc:	0fde      	lsrs	r6, r3, #31
    87fe:	4680      	mov	r8, r0
    8800:	46b4      	mov	ip, r6
    8802:	4646      	mov	r6, r8
    8804:	0058      	lsls	r0, r3, #1
    8806:	0a76      	lsrs	r6, r6, #9
    8808:	0f53      	lsrs	r3, r2, #29
    880a:	4333      	orrs	r3, r6
    880c:	00d6      	lsls	r6, r2, #3
    880e:	4ad1      	ldr	r2, [pc, #836]	; (8b54 <__aeabi_dsub+0x374>)
    8810:	0d6d      	lsrs	r5, r5, #21
    8812:	46ba      	mov	sl, r7
    8814:	0d40      	lsrs	r0, r0, #21
    8816:	46b3      	mov	fp, r6
    8818:	4290      	cmp	r0, r2
    881a:	d100      	bne.n	881e <__aeabi_dsub+0x3e>
    881c:	e0f5      	b.n	8a0a <__aeabi_dsub+0x22a>
    881e:	4662      	mov	r2, ip
    8820:	2601      	movs	r6, #1
    8822:	4072      	eors	r2, r6
    8824:	4694      	mov	ip, r2
    8826:	4567      	cmp	r7, ip
    8828:	d100      	bne.n	882c <__aeabi_dsub+0x4c>
    882a:	e0ab      	b.n	8984 <__aeabi_dsub+0x1a4>
    882c:	1a2f      	subs	r7, r5, r0
    882e:	2f00      	cmp	r7, #0
    8830:	dc00      	bgt.n	8834 <__aeabi_dsub+0x54>
    8832:	e111      	b.n	8a58 <__aeabi_dsub+0x278>
    8834:	2800      	cmp	r0, #0
    8836:	d13e      	bne.n	88b6 <__aeabi_dsub+0xd6>
    8838:	4658      	mov	r0, fp
    883a:	4318      	orrs	r0, r3
    883c:	d000      	beq.n	8840 <__aeabi_dsub+0x60>
    883e:	e0f1      	b.n	8a24 <__aeabi_dsub+0x244>
    8840:	0760      	lsls	r0, r4, #29
    8842:	d100      	bne.n	8846 <__aeabi_dsub+0x66>
    8844:	e097      	b.n	8976 <__aeabi_dsub+0x196>
    8846:	230f      	movs	r3, #15
    8848:	4023      	ands	r3, r4
    884a:	2b04      	cmp	r3, #4
    884c:	d100      	bne.n	8850 <__aeabi_dsub+0x70>
    884e:	e122      	b.n	8a96 <__aeabi_dsub+0x2b6>
    8850:	1d22      	adds	r2, r4, #4
    8852:	42a2      	cmp	r2, r4
    8854:	41a4      	sbcs	r4, r4
    8856:	4264      	negs	r4, r4
    8858:	2380      	movs	r3, #128	; 0x80
    885a:	1909      	adds	r1, r1, r4
    885c:	041b      	lsls	r3, r3, #16
    885e:	2701      	movs	r7, #1
    8860:	4650      	mov	r0, sl
    8862:	400b      	ands	r3, r1
    8864:	4007      	ands	r7, r0
    8866:	1c14      	adds	r4, r2, #0
    8868:	2b00      	cmp	r3, #0
    886a:	d100      	bne.n	886e <__aeabi_dsub+0x8e>
    886c:	e079      	b.n	8962 <__aeabi_dsub+0x182>
    886e:	4bb9      	ldr	r3, [pc, #740]	; (8b54 <__aeabi_dsub+0x374>)
    8870:	3501      	adds	r5, #1
    8872:	429d      	cmp	r5, r3
    8874:	d100      	bne.n	8878 <__aeabi_dsub+0x98>
    8876:	e10b      	b.n	8a90 <__aeabi_dsub+0x2b0>
    8878:	4bb7      	ldr	r3, [pc, #732]	; (8b58 <__aeabi_dsub+0x378>)
    887a:	08e4      	lsrs	r4, r4, #3
    887c:	4019      	ands	r1, r3
    887e:	0748      	lsls	r0, r1, #29
    8880:	0249      	lsls	r1, r1, #9
    8882:	4304      	orrs	r4, r0
    8884:	0b0b      	lsrs	r3, r1, #12
    8886:	2000      	movs	r0, #0
    8888:	2100      	movs	r1, #0
    888a:	031b      	lsls	r3, r3, #12
    888c:	0b1a      	lsrs	r2, r3, #12
    888e:	0d0b      	lsrs	r3, r1, #20
    8890:	056d      	lsls	r5, r5, #21
    8892:	051b      	lsls	r3, r3, #20
    8894:	4313      	orrs	r3, r2
    8896:	086a      	lsrs	r2, r5, #1
    8898:	4db0      	ldr	r5, [pc, #704]	; (8b5c <__aeabi_dsub+0x37c>)
    889a:	07ff      	lsls	r7, r7, #31
    889c:	401d      	ands	r5, r3
    889e:	4315      	orrs	r5, r2
    88a0:	006d      	lsls	r5, r5, #1
    88a2:	086d      	lsrs	r5, r5, #1
    88a4:	1c29      	adds	r1, r5, #0
    88a6:	4339      	orrs	r1, r7
    88a8:	1c20      	adds	r0, r4, #0
    88aa:	bc3c      	pop	{r2, r3, r4, r5}
    88ac:	4690      	mov	r8, r2
    88ae:	4699      	mov	r9, r3
    88b0:	46a2      	mov	sl, r4
    88b2:	46ab      	mov	fp, r5
    88b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    88b6:	48a7      	ldr	r0, [pc, #668]	; (8b54 <__aeabi_dsub+0x374>)
    88b8:	4285      	cmp	r5, r0
    88ba:	d0c1      	beq.n	8840 <__aeabi_dsub+0x60>
    88bc:	2080      	movs	r0, #128	; 0x80
    88be:	0400      	lsls	r0, r0, #16
    88c0:	4303      	orrs	r3, r0
    88c2:	2f38      	cmp	r7, #56	; 0x38
    88c4:	dd00      	ble.n	88c8 <__aeabi_dsub+0xe8>
    88c6:	e0fd      	b.n	8ac4 <__aeabi_dsub+0x2e4>
    88c8:	2f1f      	cmp	r7, #31
    88ca:	dd00      	ble.n	88ce <__aeabi_dsub+0xee>
    88cc:	e131      	b.n	8b32 <__aeabi_dsub+0x352>
    88ce:	2020      	movs	r0, #32
    88d0:	1bc0      	subs	r0, r0, r7
    88d2:	1c1a      	adds	r2, r3, #0
    88d4:	465e      	mov	r6, fp
    88d6:	4082      	lsls	r2, r0
    88d8:	40fe      	lsrs	r6, r7
    88da:	4332      	orrs	r2, r6
    88dc:	4694      	mov	ip, r2
    88de:	465a      	mov	r2, fp
    88e0:	4082      	lsls	r2, r0
    88e2:	1c10      	adds	r0, r2, #0
    88e4:	1e42      	subs	r2, r0, #1
    88e6:	4190      	sbcs	r0, r2
    88e8:	40fb      	lsrs	r3, r7
    88ea:	4662      	mov	r2, ip
    88ec:	4302      	orrs	r2, r0
    88ee:	1c1f      	adds	r7, r3, #0
    88f0:	1aa2      	subs	r2, r4, r2
    88f2:	4294      	cmp	r4, r2
    88f4:	41a4      	sbcs	r4, r4
    88f6:	4264      	negs	r4, r4
    88f8:	1bc9      	subs	r1, r1, r7
    88fa:	1b09      	subs	r1, r1, r4
    88fc:	1c14      	adds	r4, r2, #0
    88fe:	020a      	lsls	r2, r1, #8
    8900:	d59e      	bpl.n	8840 <__aeabi_dsub+0x60>
    8902:	0249      	lsls	r1, r1, #9
    8904:	0a4f      	lsrs	r7, r1, #9
    8906:	2f00      	cmp	r7, #0
    8908:	d100      	bne.n	890c <__aeabi_dsub+0x12c>
    890a:	e0d6      	b.n	8aba <__aeabi_dsub+0x2da>
    890c:	1c38      	adds	r0, r7, #0
    890e:	f000 fbcd 	bl	90ac <__clzsi2>
    8912:	1c02      	adds	r2, r0, #0
    8914:	3a08      	subs	r2, #8
    8916:	2a1f      	cmp	r2, #31
    8918:	dd00      	ble.n	891c <__aeabi_dsub+0x13c>
    891a:	e0c3      	b.n	8aa4 <__aeabi_dsub+0x2c4>
    891c:	2128      	movs	r1, #40	; 0x28
    891e:	1c23      	adds	r3, r4, #0
    8920:	1a09      	subs	r1, r1, r0
    8922:	4097      	lsls	r7, r2
    8924:	40cb      	lsrs	r3, r1
    8926:	431f      	orrs	r7, r3
    8928:	4094      	lsls	r4, r2
    892a:	4295      	cmp	r5, r2
    892c:	dd00      	ble.n	8930 <__aeabi_dsub+0x150>
    892e:	e0c0      	b.n	8ab2 <__aeabi_dsub+0x2d2>
    8930:	1b55      	subs	r5, r2, r5
    8932:	1c69      	adds	r1, r5, #1
    8934:	291f      	cmp	r1, #31
    8936:	dd00      	ble.n	893a <__aeabi_dsub+0x15a>
    8938:	e0ea      	b.n	8b10 <__aeabi_dsub+0x330>
    893a:	221f      	movs	r2, #31
    893c:	1b55      	subs	r5, r2, r5
    893e:	1c3b      	adds	r3, r7, #0
    8940:	1c22      	adds	r2, r4, #0
    8942:	40ab      	lsls	r3, r5
    8944:	40ca      	lsrs	r2, r1
    8946:	40ac      	lsls	r4, r5
    8948:	1e65      	subs	r5, r4, #1
    894a:	41ac      	sbcs	r4, r5
    894c:	4313      	orrs	r3, r2
    894e:	40cf      	lsrs	r7, r1
    8950:	431c      	orrs	r4, r3
    8952:	1c39      	adds	r1, r7, #0
    8954:	2500      	movs	r5, #0
    8956:	e773      	b.n	8840 <__aeabi_dsub+0x60>
    8958:	2180      	movs	r1, #128	; 0x80
    895a:	4d7e      	ldr	r5, [pc, #504]	; (8b54 <__aeabi_dsub+0x374>)
    895c:	2700      	movs	r7, #0
    895e:	03c9      	lsls	r1, r1, #15
    8960:	2400      	movs	r4, #0
    8962:	4b7c      	ldr	r3, [pc, #496]	; (8b54 <__aeabi_dsub+0x374>)
    8964:	0748      	lsls	r0, r1, #29
    8966:	08e4      	lsrs	r4, r4, #3
    8968:	4304      	orrs	r4, r0
    896a:	08c9      	lsrs	r1, r1, #3
    896c:	429d      	cmp	r5, r3
    896e:	d050      	beq.n	8a12 <__aeabi_dsub+0x232>
    8970:	0309      	lsls	r1, r1, #12
    8972:	0b0b      	lsrs	r3, r1, #12
    8974:	e787      	b.n	8886 <__aeabi_dsub+0xa6>
    8976:	2380      	movs	r3, #128	; 0x80
    8978:	041b      	lsls	r3, r3, #16
    897a:	2701      	movs	r7, #1
    897c:	4652      	mov	r2, sl
    897e:	400b      	ands	r3, r1
    8980:	4017      	ands	r7, r2
    8982:	e771      	b.n	8868 <__aeabi_dsub+0x88>
    8984:	1a2a      	subs	r2, r5, r0
    8986:	4694      	mov	ip, r2
    8988:	2a00      	cmp	r2, #0
    898a:	dc00      	bgt.n	898e <__aeabi_dsub+0x1ae>
    898c:	e0a1      	b.n	8ad2 <__aeabi_dsub+0x2f2>
    898e:	2800      	cmp	r0, #0
    8990:	d054      	beq.n	8a3c <__aeabi_dsub+0x25c>
    8992:	4870      	ldr	r0, [pc, #448]	; (8b54 <__aeabi_dsub+0x374>)
    8994:	4285      	cmp	r5, r0
    8996:	d100      	bne.n	899a <__aeabi_dsub+0x1ba>
    8998:	e752      	b.n	8840 <__aeabi_dsub+0x60>
    899a:	2080      	movs	r0, #128	; 0x80
    899c:	0400      	lsls	r0, r0, #16
    899e:	4303      	orrs	r3, r0
    89a0:	4660      	mov	r0, ip
    89a2:	2838      	cmp	r0, #56	; 0x38
    89a4:	dd00      	ble.n	89a8 <__aeabi_dsub+0x1c8>
    89a6:	e10e      	b.n	8bc6 <__aeabi_dsub+0x3e6>
    89a8:	281f      	cmp	r0, #31
    89aa:	dd00      	ble.n	89ae <__aeabi_dsub+0x1ce>
    89ac:	e157      	b.n	8c5e <__aeabi_dsub+0x47e>
    89ae:	4662      	mov	r2, ip
    89b0:	2020      	movs	r0, #32
    89b2:	1a80      	subs	r0, r0, r2
    89b4:	1c1e      	adds	r6, r3, #0
    89b6:	4086      	lsls	r6, r0
    89b8:	46b1      	mov	r9, r6
    89ba:	465e      	mov	r6, fp
    89bc:	40d6      	lsrs	r6, r2
    89be:	464a      	mov	r2, r9
    89c0:	4332      	orrs	r2, r6
    89c2:	465e      	mov	r6, fp
    89c4:	4086      	lsls	r6, r0
    89c6:	4690      	mov	r8, r2
    89c8:	1c30      	adds	r0, r6, #0
    89ca:	1e42      	subs	r2, r0, #1
    89cc:	4190      	sbcs	r0, r2
    89ce:	4642      	mov	r2, r8
    89d0:	4302      	orrs	r2, r0
    89d2:	4660      	mov	r0, ip
    89d4:	40c3      	lsrs	r3, r0
    89d6:	1912      	adds	r2, r2, r4
    89d8:	42a2      	cmp	r2, r4
    89da:	41a4      	sbcs	r4, r4
    89dc:	4264      	negs	r4, r4
    89de:	1859      	adds	r1, r3, r1
    89e0:	1909      	adds	r1, r1, r4
    89e2:	1c14      	adds	r4, r2, #0
    89e4:	0208      	lsls	r0, r1, #8
    89e6:	d400      	bmi.n	89ea <__aeabi_dsub+0x20a>
    89e8:	e72a      	b.n	8840 <__aeabi_dsub+0x60>
    89ea:	4b5a      	ldr	r3, [pc, #360]	; (8b54 <__aeabi_dsub+0x374>)
    89ec:	3501      	adds	r5, #1
    89ee:	429d      	cmp	r5, r3
    89f0:	d100      	bne.n	89f4 <__aeabi_dsub+0x214>
    89f2:	e131      	b.n	8c58 <__aeabi_dsub+0x478>
    89f4:	4b58      	ldr	r3, [pc, #352]	; (8b58 <__aeabi_dsub+0x378>)
    89f6:	0860      	lsrs	r0, r4, #1
    89f8:	4019      	ands	r1, r3
    89fa:	2301      	movs	r3, #1
    89fc:	4023      	ands	r3, r4
    89fe:	1c1c      	adds	r4, r3, #0
    8a00:	4304      	orrs	r4, r0
    8a02:	07cb      	lsls	r3, r1, #31
    8a04:	431c      	orrs	r4, r3
    8a06:	0849      	lsrs	r1, r1, #1
    8a08:	e71a      	b.n	8840 <__aeabi_dsub+0x60>
    8a0a:	431e      	orrs	r6, r3
    8a0c:	d000      	beq.n	8a10 <__aeabi_dsub+0x230>
    8a0e:	e70a      	b.n	8826 <__aeabi_dsub+0x46>
    8a10:	e705      	b.n	881e <__aeabi_dsub+0x3e>
    8a12:	1c23      	adds	r3, r4, #0
    8a14:	430b      	orrs	r3, r1
    8a16:	d03b      	beq.n	8a90 <__aeabi_dsub+0x2b0>
    8a18:	2380      	movs	r3, #128	; 0x80
    8a1a:	031b      	lsls	r3, r3, #12
    8a1c:	430b      	orrs	r3, r1
    8a1e:	031b      	lsls	r3, r3, #12
    8a20:	0b1b      	lsrs	r3, r3, #12
    8a22:	e730      	b.n	8886 <__aeabi_dsub+0xa6>
    8a24:	3f01      	subs	r7, #1
    8a26:	2f00      	cmp	r7, #0
    8a28:	d16d      	bne.n	8b06 <__aeabi_dsub+0x326>
    8a2a:	465e      	mov	r6, fp
    8a2c:	1ba2      	subs	r2, r4, r6
    8a2e:	4294      	cmp	r4, r2
    8a30:	41a4      	sbcs	r4, r4
    8a32:	4264      	negs	r4, r4
    8a34:	1ac9      	subs	r1, r1, r3
    8a36:	1b09      	subs	r1, r1, r4
    8a38:	1c14      	adds	r4, r2, #0
    8a3a:	e760      	b.n	88fe <__aeabi_dsub+0x11e>
    8a3c:	4658      	mov	r0, fp
    8a3e:	4318      	orrs	r0, r3
    8a40:	d100      	bne.n	8a44 <__aeabi_dsub+0x264>
    8a42:	e6fd      	b.n	8840 <__aeabi_dsub+0x60>
    8a44:	2601      	movs	r6, #1
    8a46:	4276      	negs	r6, r6
    8a48:	44b4      	add	ip, r6
    8a4a:	4660      	mov	r0, ip
    8a4c:	2800      	cmp	r0, #0
    8a4e:	d000      	beq.n	8a52 <__aeabi_dsub+0x272>
    8a50:	e0d0      	b.n	8bf4 <__aeabi_dsub+0x414>
    8a52:	465e      	mov	r6, fp
    8a54:	1932      	adds	r2, r6, r4
    8a56:	e7bf      	b.n	89d8 <__aeabi_dsub+0x1f8>
    8a58:	2f00      	cmp	r7, #0
    8a5a:	d000      	beq.n	8a5e <__aeabi_dsub+0x27e>
    8a5c:	e080      	b.n	8b60 <__aeabi_dsub+0x380>
    8a5e:	1c68      	adds	r0, r5, #1
    8a60:	0540      	lsls	r0, r0, #21
    8a62:	0d40      	lsrs	r0, r0, #21
    8a64:	2801      	cmp	r0, #1
    8a66:	dc00      	bgt.n	8a6a <__aeabi_dsub+0x28a>
    8a68:	e0e8      	b.n	8c3c <__aeabi_dsub+0x45c>
    8a6a:	465a      	mov	r2, fp
    8a6c:	1aa2      	subs	r2, r4, r2
    8a6e:	4294      	cmp	r4, r2
    8a70:	41bf      	sbcs	r7, r7
    8a72:	1ac8      	subs	r0, r1, r3
    8a74:	427f      	negs	r7, r7
    8a76:	1bc7      	subs	r7, r0, r7
    8a78:	023e      	lsls	r6, r7, #8
    8a7a:	d400      	bmi.n	8a7e <__aeabi_dsub+0x29e>
    8a7c:	e098      	b.n	8bb0 <__aeabi_dsub+0x3d0>
    8a7e:	4658      	mov	r0, fp
    8a80:	1b04      	subs	r4, r0, r4
    8a82:	45a3      	cmp	fp, r4
    8a84:	4192      	sbcs	r2, r2
    8a86:	1a59      	subs	r1, r3, r1
    8a88:	4252      	negs	r2, r2
    8a8a:	1a8f      	subs	r7, r1, r2
    8a8c:	46e2      	mov	sl, ip
    8a8e:	e73a      	b.n	8906 <__aeabi_dsub+0x126>
    8a90:	2300      	movs	r3, #0
    8a92:	2400      	movs	r4, #0
    8a94:	e6f7      	b.n	8886 <__aeabi_dsub+0xa6>
    8a96:	2380      	movs	r3, #128	; 0x80
    8a98:	041b      	lsls	r3, r3, #16
    8a9a:	2701      	movs	r7, #1
    8a9c:	4656      	mov	r6, sl
    8a9e:	400b      	ands	r3, r1
    8aa0:	4037      	ands	r7, r6
    8aa2:	e6e1      	b.n	8868 <__aeabi_dsub+0x88>
    8aa4:	1c27      	adds	r7, r4, #0
    8aa6:	3828      	subs	r0, #40	; 0x28
    8aa8:	4087      	lsls	r7, r0
    8aaa:	2400      	movs	r4, #0
    8aac:	4295      	cmp	r5, r2
    8aae:	dc00      	bgt.n	8ab2 <__aeabi_dsub+0x2d2>
    8ab0:	e73e      	b.n	8930 <__aeabi_dsub+0x150>
    8ab2:	4929      	ldr	r1, [pc, #164]	; (8b58 <__aeabi_dsub+0x378>)
    8ab4:	1aad      	subs	r5, r5, r2
    8ab6:	4039      	ands	r1, r7
    8ab8:	e6c2      	b.n	8840 <__aeabi_dsub+0x60>
    8aba:	1c20      	adds	r0, r4, #0
    8abc:	f000 faf6 	bl	90ac <__clzsi2>
    8ac0:	3020      	adds	r0, #32
    8ac2:	e726      	b.n	8912 <__aeabi_dsub+0x132>
    8ac4:	465a      	mov	r2, fp
    8ac6:	431a      	orrs	r2, r3
    8ac8:	1e53      	subs	r3, r2, #1
    8aca:	419a      	sbcs	r2, r3
    8acc:	b2d2      	uxtb	r2, r2
    8ace:	2700      	movs	r7, #0
    8ad0:	e70e      	b.n	88f0 <__aeabi_dsub+0x110>
    8ad2:	2a00      	cmp	r2, #0
    8ad4:	d000      	beq.n	8ad8 <__aeabi_dsub+0x2f8>
    8ad6:	e0de      	b.n	8c96 <__aeabi_dsub+0x4b6>
    8ad8:	1c68      	adds	r0, r5, #1
    8ada:	0546      	lsls	r6, r0, #21
    8adc:	0d76      	lsrs	r6, r6, #21
    8ade:	2e01      	cmp	r6, #1
    8ae0:	dc00      	bgt.n	8ae4 <__aeabi_dsub+0x304>
    8ae2:	e090      	b.n	8c06 <__aeabi_dsub+0x426>
    8ae4:	4d1b      	ldr	r5, [pc, #108]	; (8b54 <__aeabi_dsub+0x374>)
    8ae6:	42a8      	cmp	r0, r5
    8ae8:	d100      	bne.n	8aec <__aeabi_dsub+0x30c>
    8aea:	e0f5      	b.n	8cd8 <__aeabi_dsub+0x4f8>
    8aec:	465e      	mov	r6, fp
    8aee:	1932      	adds	r2, r6, r4
    8af0:	42a2      	cmp	r2, r4
    8af2:	41a4      	sbcs	r4, r4
    8af4:	4264      	negs	r4, r4
    8af6:	1859      	adds	r1, r3, r1
    8af8:	1909      	adds	r1, r1, r4
    8afa:	07cc      	lsls	r4, r1, #31
    8afc:	0852      	lsrs	r2, r2, #1
    8afe:	4314      	orrs	r4, r2
    8b00:	0849      	lsrs	r1, r1, #1
    8b02:	1c05      	adds	r5, r0, #0
    8b04:	e69c      	b.n	8840 <__aeabi_dsub+0x60>
    8b06:	4813      	ldr	r0, [pc, #76]	; (8b54 <__aeabi_dsub+0x374>)
    8b08:	4285      	cmp	r5, r0
    8b0a:	d000      	beq.n	8b0e <__aeabi_dsub+0x32e>
    8b0c:	e6d9      	b.n	88c2 <__aeabi_dsub+0xe2>
    8b0e:	e697      	b.n	8840 <__aeabi_dsub+0x60>
    8b10:	1c2b      	adds	r3, r5, #0
    8b12:	3b1f      	subs	r3, #31
    8b14:	1c3e      	adds	r6, r7, #0
    8b16:	40de      	lsrs	r6, r3
    8b18:	1c33      	adds	r3, r6, #0
    8b1a:	2920      	cmp	r1, #32
    8b1c:	d06f      	beq.n	8bfe <__aeabi_dsub+0x41e>
    8b1e:	223f      	movs	r2, #63	; 0x3f
    8b20:	1b55      	subs	r5, r2, r5
    8b22:	40af      	lsls	r7, r5
    8b24:	433c      	orrs	r4, r7
    8b26:	1e60      	subs	r0, r4, #1
    8b28:	4184      	sbcs	r4, r0
    8b2a:	431c      	orrs	r4, r3
    8b2c:	2100      	movs	r1, #0
    8b2e:	2500      	movs	r5, #0
    8b30:	e686      	b.n	8840 <__aeabi_dsub+0x60>
    8b32:	1c38      	adds	r0, r7, #0
    8b34:	3820      	subs	r0, #32
    8b36:	1c1e      	adds	r6, r3, #0
    8b38:	40c6      	lsrs	r6, r0
    8b3a:	1c30      	adds	r0, r6, #0
    8b3c:	2f20      	cmp	r7, #32
    8b3e:	d060      	beq.n	8c02 <__aeabi_dsub+0x422>
    8b40:	2240      	movs	r2, #64	; 0x40
    8b42:	1bd7      	subs	r7, r2, r7
    8b44:	40bb      	lsls	r3, r7
    8b46:	465a      	mov	r2, fp
    8b48:	431a      	orrs	r2, r3
    8b4a:	1e53      	subs	r3, r2, #1
    8b4c:	419a      	sbcs	r2, r3
    8b4e:	4302      	orrs	r2, r0
    8b50:	2700      	movs	r7, #0
    8b52:	e6cd      	b.n	88f0 <__aeabi_dsub+0x110>
    8b54:	000007ff 	.word	0x000007ff
    8b58:	ff7fffff 	.word	0xff7fffff
    8b5c:	800fffff 	.word	0x800fffff
    8b60:	2d00      	cmp	r5, #0
    8b62:	d037      	beq.n	8bd4 <__aeabi_dsub+0x3f4>
    8b64:	4db6      	ldr	r5, [pc, #728]	; (8e40 <__aeabi_dsub+0x660>)
    8b66:	42a8      	cmp	r0, r5
    8b68:	d100      	bne.n	8b6c <__aeabi_dsub+0x38c>
    8b6a:	e08f      	b.n	8c8c <__aeabi_dsub+0x4ac>
    8b6c:	2580      	movs	r5, #128	; 0x80
    8b6e:	042d      	lsls	r5, r5, #16
    8b70:	427f      	negs	r7, r7
    8b72:	4329      	orrs	r1, r5
    8b74:	2f38      	cmp	r7, #56	; 0x38
    8b76:	dd00      	ble.n	8b7a <__aeabi_dsub+0x39a>
    8b78:	e0a8      	b.n	8ccc <__aeabi_dsub+0x4ec>
    8b7a:	2f1f      	cmp	r7, #31
    8b7c:	dd00      	ble.n	8b80 <__aeabi_dsub+0x3a0>
    8b7e:	e124      	b.n	8dca <__aeabi_dsub+0x5ea>
    8b80:	2520      	movs	r5, #32
    8b82:	1bed      	subs	r5, r5, r7
    8b84:	1c0e      	adds	r6, r1, #0
    8b86:	40ae      	lsls	r6, r5
    8b88:	46b0      	mov	r8, r6
    8b8a:	1c26      	adds	r6, r4, #0
    8b8c:	40fe      	lsrs	r6, r7
    8b8e:	4642      	mov	r2, r8
    8b90:	40ac      	lsls	r4, r5
    8b92:	4316      	orrs	r6, r2
    8b94:	1e65      	subs	r5, r4, #1
    8b96:	41ac      	sbcs	r4, r5
    8b98:	4334      	orrs	r4, r6
    8b9a:	40f9      	lsrs	r1, r7
    8b9c:	465a      	mov	r2, fp
    8b9e:	1b14      	subs	r4, r2, r4
    8ba0:	45a3      	cmp	fp, r4
    8ba2:	4192      	sbcs	r2, r2
    8ba4:	1a5b      	subs	r3, r3, r1
    8ba6:	4252      	negs	r2, r2
    8ba8:	1a99      	subs	r1, r3, r2
    8baa:	1c05      	adds	r5, r0, #0
    8bac:	46e2      	mov	sl, ip
    8bae:	e6a6      	b.n	88fe <__aeabi_dsub+0x11e>
    8bb0:	1c13      	adds	r3, r2, #0
    8bb2:	433b      	orrs	r3, r7
    8bb4:	1c14      	adds	r4, r2, #0
    8bb6:	2b00      	cmp	r3, #0
    8bb8:	d000      	beq.n	8bbc <__aeabi_dsub+0x3dc>
    8bba:	e6a4      	b.n	8906 <__aeabi_dsub+0x126>
    8bbc:	2700      	movs	r7, #0
    8bbe:	2100      	movs	r1, #0
    8bc0:	2500      	movs	r5, #0
    8bc2:	2400      	movs	r4, #0
    8bc4:	e6cd      	b.n	8962 <__aeabi_dsub+0x182>
    8bc6:	465a      	mov	r2, fp
    8bc8:	431a      	orrs	r2, r3
    8bca:	1e53      	subs	r3, r2, #1
    8bcc:	419a      	sbcs	r2, r3
    8bce:	b2d2      	uxtb	r2, r2
    8bd0:	2300      	movs	r3, #0
    8bd2:	e700      	b.n	89d6 <__aeabi_dsub+0x1f6>
    8bd4:	1c0d      	adds	r5, r1, #0
    8bd6:	4325      	orrs	r5, r4
    8bd8:	d058      	beq.n	8c8c <__aeabi_dsub+0x4ac>
    8bda:	43ff      	mvns	r7, r7
    8bdc:	2f00      	cmp	r7, #0
    8bde:	d151      	bne.n	8c84 <__aeabi_dsub+0x4a4>
    8be0:	465a      	mov	r2, fp
    8be2:	1b14      	subs	r4, r2, r4
    8be4:	45a3      	cmp	fp, r4
    8be6:	4192      	sbcs	r2, r2
    8be8:	1a59      	subs	r1, r3, r1
    8bea:	4252      	negs	r2, r2
    8bec:	1a89      	subs	r1, r1, r2
    8bee:	1c05      	adds	r5, r0, #0
    8bf0:	46e2      	mov	sl, ip
    8bf2:	e684      	b.n	88fe <__aeabi_dsub+0x11e>
    8bf4:	4892      	ldr	r0, [pc, #584]	; (8e40 <__aeabi_dsub+0x660>)
    8bf6:	4285      	cmp	r5, r0
    8bf8:	d000      	beq.n	8bfc <__aeabi_dsub+0x41c>
    8bfa:	e6d1      	b.n	89a0 <__aeabi_dsub+0x1c0>
    8bfc:	e620      	b.n	8840 <__aeabi_dsub+0x60>
    8bfe:	2700      	movs	r7, #0
    8c00:	e790      	b.n	8b24 <__aeabi_dsub+0x344>
    8c02:	2300      	movs	r3, #0
    8c04:	e79f      	b.n	8b46 <__aeabi_dsub+0x366>
    8c06:	1c08      	adds	r0, r1, #0
    8c08:	4320      	orrs	r0, r4
    8c0a:	2d00      	cmp	r5, #0
    8c0c:	d000      	beq.n	8c10 <__aeabi_dsub+0x430>
    8c0e:	e0c2      	b.n	8d96 <__aeabi_dsub+0x5b6>
    8c10:	2800      	cmp	r0, #0
    8c12:	d100      	bne.n	8c16 <__aeabi_dsub+0x436>
    8c14:	e0ef      	b.n	8df6 <__aeabi_dsub+0x616>
    8c16:	4658      	mov	r0, fp
    8c18:	4318      	orrs	r0, r3
    8c1a:	d100      	bne.n	8c1e <__aeabi_dsub+0x43e>
    8c1c:	e610      	b.n	8840 <__aeabi_dsub+0x60>
    8c1e:	4658      	mov	r0, fp
    8c20:	1902      	adds	r2, r0, r4
    8c22:	42a2      	cmp	r2, r4
    8c24:	41a4      	sbcs	r4, r4
    8c26:	4264      	negs	r4, r4
    8c28:	1859      	adds	r1, r3, r1
    8c2a:	1909      	adds	r1, r1, r4
    8c2c:	1c14      	adds	r4, r2, #0
    8c2e:	020a      	lsls	r2, r1, #8
    8c30:	d400      	bmi.n	8c34 <__aeabi_dsub+0x454>
    8c32:	e605      	b.n	8840 <__aeabi_dsub+0x60>
    8c34:	4b83      	ldr	r3, [pc, #524]	; (8e44 <__aeabi_dsub+0x664>)
    8c36:	2501      	movs	r5, #1
    8c38:	4019      	ands	r1, r3
    8c3a:	e601      	b.n	8840 <__aeabi_dsub+0x60>
    8c3c:	1c08      	adds	r0, r1, #0
    8c3e:	4320      	orrs	r0, r4
    8c40:	2d00      	cmp	r5, #0
    8c42:	d138      	bne.n	8cb6 <__aeabi_dsub+0x4d6>
    8c44:	2800      	cmp	r0, #0
    8c46:	d16f      	bne.n	8d28 <__aeabi_dsub+0x548>
    8c48:	4659      	mov	r1, fp
    8c4a:	4319      	orrs	r1, r3
    8c4c:	d003      	beq.n	8c56 <__aeabi_dsub+0x476>
    8c4e:	1c19      	adds	r1, r3, #0
    8c50:	465c      	mov	r4, fp
    8c52:	46e2      	mov	sl, ip
    8c54:	e5f4      	b.n	8840 <__aeabi_dsub+0x60>
    8c56:	2700      	movs	r7, #0
    8c58:	2100      	movs	r1, #0
    8c5a:	2400      	movs	r4, #0
    8c5c:	e681      	b.n	8962 <__aeabi_dsub+0x182>
    8c5e:	4660      	mov	r0, ip
    8c60:	3820      	subs	r0, #32
    8c62:	1c1a      	adds	r2, r3, #0
    8c64:	40c2      	lsrs	r2, r0
    8c66:	4666      	mov	r6, ip
    8c68:	1c10      	adds	r0, r2, #0
    8c6a:	2e20      	cmp	r6, #32
    8c6c:	d100      	bne.n	8c70 <__aeabi_dsub+0x490>
    8c6e:	e0aa      	b.n	8dc6 <__aeabi_dsub+0x5e6>
    8c70:	2240      	movs	r2, #64	; 0x40
    8c72:	1b92      	subs	r2, r2, r6
    8c74:	4093      	lsls	r3, r2
    8c76:	465a      	mov	r2, fp
    8c78:	431a      	orrs	r2, r3
    8c7a:	1e53      	subs	r3, r2, #1
    8c7c:	419a      	sbcs	r2, r3
    8c7e:	4302      	orrs	r2, r0
    8c80:	2300      	movs	r3, #0
    8c82:	e6a8      	b.n	89d6 <__aeabi_dsub+0x1f6>
    8c84:	4d6e      	ldr	r5, [pc, #440]	; (8e40 <__aeabi_dsub+0x660>)
    8c86:	42a8      	cmp	r0, r5
    8c88:	d000      	beq.n	8c8c <__aeabi_dsub+0x4ac>
    8c8a:	e773      	b.n	8b74 <__aeabi_dsub+0x394>
    8c8c:	1c19      	adds	r1, r3, #0
    8c8e:	465c      	mov	r4, fp
    8c90:	1c05      	adds	r5, r0, #0
    8c92:	46e2      	mov	sl, ip
    8c94:	e5d4      	b.n	8840 <__aeabi_dsub+0x60>
    8c96:	2d00      	cmp	r5, #0
    8c98:	d122      	bne.n	8ce0 <__aeabi_dsub+0x500>
    8c9a:	1c0d      	adds	r5, r1, #0
    8c9c:	4325      	orrs	r5, r4
    8c9e:	d076      	beq.n	8d8e <__aeabi_dsub+0x5ae>
    8ca0:	43d5      	mvns	r5, r2
    8ca2:	2d00      	cmp	r5, #0
    8ca4:	d170      	bne.n	8d88 <__aeabi_dsub+0x5a8>
    8ca6:	445c      	add	r4, fp
    8ca8:	455c      	cmp	r4, fp
    8caa:	4192      	sbcs	r2, r2
    8cac:	1859      	adds	r1, r3, r1
    8cae:	4252      	negs	r2, r2
    8cb0:	1889      	adds	r1, r1, r2
    8cb2:	1c05      	adds	r5, r0, #0
    8cb4:	e696      	b.n	89e4 <__aeabi_dsub+0x204>
    8cb6:	2800      	cmp	r0, #0
    8cb8:	d14c      	bne.n	8d54 <__aeabi_dsub+0x574>
    8cba:	4659      	mov	r1, fp
    8cbc:	4319      	orrs	r1, r3
    8cbe:	d100      	bne.n	8cc2 <__aeabi_dsub+0x4e2>
    8cc0:	e64a      	b.n	8958 <__aeabi_dsub+0x178>
    8cc2:	1c19      	adds	r1, r3, #0
    8cc4:	465c      	mov	r4, fp
    8cc6:	46e2      	mov	sl, ip
    8cc8:	4d5d      	ldr	r5, [pc, #372]	; (8e40 <__aeabi_dsub+0x660>)
    8cca:	e5b9      	b.n	8840 <__aeabi_dsub+0x60>
    8ccc:	430c      	orrs	r4, r1
    8cce:	1e61      	subs	r1, r4, #1
    8cd0:	418c      	sbcs	r4, r1
    8cd2:	b2e4      	uxtb	r4, r4
    8cd4:	2100      	movs	r1, #0
    8cd6:	e761      	b.n	8b9c <__aeabi_dsub+0x3bc>
    8cd8:	1c05      	adds	r5, r0, #0
    8cda:	2100      	movs	r1, #0
    8cdc:	2400      	movs	r4, #0
    8cde:	e640      	b.n	8962 <__aeabi_dsub+0x182>
    8ce0:	4d57      	ldr	r5, [pc, #348]	; (8e40 <__aeabi_dsub+0x660>)
    8ce2:	42a8      	cmp	r0, r5
    8ce4:	d053      	beq.n	8d8e <__aeabi_dsub+0x5ae>
    8ce6:	4255      	negs	r5, r2
    8ce8:	2280      	movs	r2, #128	; 0x80
    8cea:	0416      	lsls	r6, r2, #16
    8cec:	4331      	orrs	r1, r6
    8cee:	2d38      	cmp	r5, #56	; 0x38
    8cf0:	dc7b      	bgt.n	8dea <__aeabi_dsub+0x60a>
    8cf2:	2d1f      	cmp	r5, #31
    8cf4:	dd00      	ble.n	8cf8 <__aeabi_dsub+0x518>
    8cf6:	e08c      	b.n	8e12 <__aeabi_dsub+0x632>
    8cf8:	2220      	movs	r2, #32
    8cfa:	1b56      	subs	r6, r2, r5
    8cfc:	1c0a      	adds	r2, r1, #0
    8cfe:	46b4      	mov	ip, r6
    8d00:	40b2      	lsls	r2, r6
    8d02:	1c26      	adds	r6, r4, #0
    8d04:	40ee      	lsrs	r6, r5
    8d06:	4332      	orrs	r2, r6
    8d08:	4690      	mov	r8, r2
    8d0a:	4662      	mov	r2, ip
    8d0c:	4094      	lsls	r4, r2
    8d0e:	1e66      	subs	r6, r4, #1
    8d10:	41b4      	sbcs	r4, r6
    8d12:	4642      	mov	r2, r8
    8d14:	4314      	orrs	r4, r2
    8d16:	40e9      	lsrs	r1, r5
    8d18:	445c      	add	r4, fp
    8d1a:	455c      	cmp	r4, fp
    8d1c:	4192      	sbcs	r2, r2
    8d1e:	18cb      	adds	r3, r1, r3
    8d20:	4252      	negs	r2, r2
    8d22:	1899      	adds	r1, r3, r2
    8d24:	1c05      	adds	r5, r0, #0
    8d26:	e65d      	b.n	89e4 <__aeabi_dsub+0x204>
    8d28:	4658      	mov	r0, fp
    8d2a:	4318      	orrs	r0, r3
    8d2c:	d100      	bne.n	8d30 <__aeabi_dsub+0x550>
    8d2e:	e587      	b.n	8840 <__aeabi_dsub+0x60>
    8d30:	465e      	mov	r6, fp
    8d32:	1ba7      	subs	r7, r4, r6
    8d34:	42bc      	cmp	r4, r7
    8d36:	4192      	sbcs	r2, r2
    8d38:	1ac8      	subs	r0, r1, r3
    8d3a:	4252      	negs	r2, r2
    8d3c:	1a80      	subs	r0, r0, r2
    8d3e:	0206      	lsls	r6, r0, #8
    8d40:	d560      	bpl.n	8e04 <__aeabi_dsub+0x624>
    8d42:	4658      	mov	r0, fp
    8d44:	1b04      	subs	r4, r0, r4
    8d46:	45a3      	cmp	fp, r4
    8d48:	4192      	sbcs	r2, r2
    8d4a:	1a59      	subs	r1, r3, r1
    8d4c:	4252      	negs	r2, r2
    8d4e:	1a89      	subs	r1, r1, r2
    8d50:	46e2      	mov	sl, ip
    8d52:	e575      	b.n	8840 <__aeabi_dsub+0x60>
    8d54:	4658      	mov	r0, fp
    8d56:	4318      	orrs	r0, r3
    8d58:	d033      	beq.n	8dc2 <__aeabi_dsub+0x5e2>
    8d5a:	0748      	lsls	r0, r1, #29
    8d5c:	08e4      	lsrs	r4, r4, #3
    8d5e:	4304      	orrs	r4, r0
    8d60:	2080      	movs	r0, #128	; 0x80
    8d62:	08c9      	lsrs	r1, r1, #3
    8d64:	0300      	lsls	r0, r0, #12
    8d66:	4201      	tst	r1, r0
    8d68:	d008      	beq.n	8d7c <__aeabi_dsub+0x59c>
    8d6a:	08dd      	lsrs	r5, r3, #3
    8d6c:	4205      	tst	r5, r0
    8d6e:	d105      	bne.n	8d7c <__aeabi_dsub+0x59c>
    8d70:	4659      	mov	r1, fp
    8d72:	08ca      	lsrs	r2, r1, #3
    8d74:	075c      	lsls	r4, r3, #29
    8d76:	4314      	orrs	r4, r2
    8d78:	1c29      	adds	r1, r5, #0
    8d7a:	46e2      	mov	sl, ip
    8d7c:	0f63      	lsrs	r3, r4, #29
    8d7e:	00c9      	lsls	r1, r1, #3
    8d80:	4319      	orrs	r1, r3
    8d82:	00e4      	lsls	r4, r4, #3
    8d84:	4d2e      	ldr	r5, [pc, #184]	; (8e40 <__aeabi_dsub+0x660>)
    8d86:	e55b      	b.n	8840 <__aeabi_dsub+0x60>
    8d88:	4a2d      	ldr	r2, [pc, #180]	; (8e40 <__aeabi_dsub+0x660>)
    8d8a:	4290      	cmp	r0, r2
    8d8c:	d1af      	bne.n	8cee <__aeabi_dsub+0x50e>
    8d8e:	1c19      	adds	r1, r3, #0
    8d90:	465c      	mov	r4, fp
    8d92:	1c05      	adds	r5, r0, #0
    8d94:	e554      	b.n	8840 <__aeabi_dsub+0x60>
    8d96:	2800      	cmp	r0, #0
    8d98:	d030      	beq.n	8dfc <__aeabi_dsub+0x61c>
    8d9a:	4658      	mov	r0, fp
    8d9c:	4318      	orrs	r0, r3
    8d9e:	d010      	beq.n	8dc2 <__aeabi_dsub+0x5e2>
    8da0:	2580      	movs	r5, #128	; 0x80
    8da2:	0748      	lsls	r0, r1, #29
    8da4:	08e4      	lsrs	r4, r4, #3
    8da6:	08c9      	lsrs	r1, r1, #3
    8da8:	032d      	lsls	r5, r5, #12
    8daa:	4304      	orrs	r4, r0
    8dac:	4229      	tst	r1, r5
    8dae:	d0e5      	beq.n	8d7c <__aeabi_dsub+0x59c>
    8db0:	08d8      	lsrs	r0, r3, #3
    8db2:	4228      	tst	r0, r5
    8db4:	d1e2      	bne.n	8d7c <__aeabi_dsub+0x59c>
    8db6:	465d      	mov	r5, fp
    8db8:	08ea      	lsrs	r2, r5, #3
    8dba:	075c      	lsls	r4, r3, #29
    8dbc:	4314      	orrs	r4, r2
    8dbe:	1c01      	adds	r1, r0, #0
    8dc0:	e7dc      	b.n	8d7c <__aeabi_dsub+0x59c>
    8dc2:	4d1f      	ldr	r5, [pc, #124]	; (8e40 <__aeabi_dsub+0x660>)
    8dc4:	e53c      	b.n	8840 <__aeabi_dsub+0x60>
    8dc6:	2300      	movs	r3, #0
    8dc8:	e755      	b.n	8c76 <__aeabi_dsub+0x496>
    8dca:	1c3d      	adds	r5, r7, #0
    8dcc:	3d20      	subs	r5, #32
    8dce:	1c0e      	adds	r6, r1, #0
    8dd0:	40ee      	lsrs	r6, r5
    8dd2:	1c35      	adds	r5, r6, #0
    8dd4:	2f20      	cmp	r7, #32
    8dd6:	d02e      	beq.n	8e36 <__aeabi_dsub+0x656>
    8dd8:	2640      	movs	r6, #64	; 0x40
    8dda:	1bf7      	subs	r7, r6, r7
    8ddc:	40b9      	lsls	r1, r7
    8dde:	430c      	orrs	r4, r1
    8de0:	1e61      	subs	r1, r4, #1
    8de2:	418c      	sbcs	r4, r1
    8de4:	432c      	orrs	r4, r5
    8de6:	2100      	movs	r1, #0
    8de8:	e6d8      	b.n	8b9c <__aeabi_dsub+0x3bc>
    8dea:	430c      	orrs	r4, r1
    8dec:	1e61      	subs	r1, r4, #1
    8dee:	418c      	sbcs	r4, r1
    8df0:	b2e4      	uxtb	r4, r4
    8df2:	2100      	movs	r1, #0
    8df4:	e790      	b.n	8d18 <__aeabi_dsub+0x538>
    8df6:	1c19      	adds	r1, r3, #0
    8df8:	465c      	mov	r4, fp
    8dfa:	e521      	b.n	8840 <__aeabi_dsub+0x60>
    8dfc:	1c19      	adds	r1, r3, #0
    8dfe:	465c      	mov	r4, fp
    8e00:	4d0f      	ldr	r5, [pc, #60]	; (8e40 <__aeabi_dsub+0x660>)
    8e02:	e51d      	b.n	8840 <__aeabi_dsub+0x60>
    8e04:	1c03      	adds	r3, r0, #0
    8e06:	433b      	orrs	r3, r7
    8e08:	d100      	bne.n	8e0c <__aeabi_dsub+0x62c>
    8e0a:	e724      	b.n	8c56 <__aeabi_dsub+0x476>
    8e0c:	1c01      	adds	r1, r0, #0
    8e0e:	1c3c      	adds	r4, r7, #0
    8e10:	e516      	b.n	8840 <__aeabi_dsub+0x60>
    8e12:	2620      	movs	r6, #32
    8e14:	4276      	negs	r6, r6
    8e16:	1976      	adds	r6, r6, r5
    8e18:	1c0a      	adds	r2, r1, #0
    8e1a:	40f2      	lsrs	r2, r6
    8e1c:	4690      	mov	r8, r2
    8e1e:	2d20      	cmp	r5, #32
    8e20:	d00b      	beq.n	8e3a <__aeabi_dsub+0x65a>
    8e22:	2640      	movs	r6, #64	; 0x40
    8e24:	1b75      	subs	r5, r6, r5
    8e26:	40a9      	lsls	r1, r5
    8e28:	430c      	orrs	r4, r1
    8e2a:	1e61      	subs	r1, r4, #1
    8e2c:	418c      	sbcs	r4, r1
    8e2e:	4645      	mov	r5, r8
    8e30:	432c      	orrs	r4, r5
    8e32:	2100      	movs	r1, #0
    8e34:	e770      	b.n	8d18 <__aeabi_dsub+0x538>
    8e36:	2100      	movs	r1, #0
    8e38:	e7d1      	b.n	8dde <__aeabi_dsub+0x5fe>
    8e3a:	2100      	movs	r1, #0
    8e3c:	e7f4      	b.n	8e28 <__aeabi_dsub+0x648>
    8e3e:	46c0      	nop			; (mov r8, r8)
    8e40:	000007ff 	.word	0x000007ff
    8e44:	ff7fffff 	.word	0xff7fffff

00008e48 <__aeabi_d2iz>:
    8e48:	b570      	push	{r4, r5, r6, lr}
    8e4a:	1c0b      	adds	r3, r1, #0
    8e4c:	4c12      	ldr	r4, [pc, #72]	; (8e98 <__aeabi_d2iz+0x50>)
    8e4e:	0309      	lsls	r1, r1, #12
    8e50:	0b0e      	lsrs	r6, r1, #12
    8e52:	0059      	lsls	r1, r3, #1
    8e54:	1c02      	adds	r2, r0, #0
    8e56:	0d49      	lsrs	r1, r1, #21
    8e58:	0fdd      	lsrs	r5, r3, #31
    8e5a:	2000      	movs	r0, #0
    8e5c:	42a1      	cmp	r1, r4
    8e5e:	dd11      	ble.n	8e84 <__aeabi_d2iz+0x3c>
    8e60:	480e      	ldr	r0, [pc, #56]	; (8e9c <__aeabi_d2iz+0x54>)
    8e62:	4281      	cmp	r1, r0
    8e64:	dc0f      	bgt.n	8e86 <__aeabi_d2iz+0x3e>
    8e66:	2080      	movs	r0, #128	; 0x80
    8e68:	0340      	lsls	r0, r0, #13
    8e6a:	4306      	orrs	r6, r0
    8e6c:	480c      	ldr	r0, [pc, #48]	; (8ea0 <__aeabi_d2iz+0x58>)
    8e6e:	1a40      	subs	r0, r0, r1
    8e70:	281f      	cmp	r0, #31
    8e72:	dd0b      	ble.n	8e8c <__aeabi_d2iz+0x44>
    8e74:	4a0b      	ldr	r2, [pc, #44]	; (8ea4 <__aeabi_d2iz+0x5c>)
    8e76:	1a52      	subs	r2, r2, r1
    8e78:	40d6      	lsrs	r6, r2
    8e7a:	1c32      	adds	r2, r6, #0
    8e7c:	4250      	negs	r0, r2
    8e7e:	2d00      	cmp	r5, #0
    8e80:	d100      	bne.n	8e84 <__aeabi_d2iz+0x3c>
    8e82:	1c10      	adds	r0, r2, #0
    8e84:	bd70      	pop	{r4, r5, r6, pc}
    8e86:	4b08      	ldr	r3, [pc, #32]	; (8ea8 <__aeabi_d2iz+0x60>)
    8e88:	18e8      	adds	r0, r5, r3
    8e8a:	e7fb      	b.n	8e84 <__aeabi_d2iz+0x3c>
    8e8c:	4b07      	ldr	r3, [pc, #28]	; (8eac <__aeabi_d2iz+0x64>)
    8e8e:	40c2      	lsrs	r2, r0
    8e90:	18c9      	adds	r1, r1, r3
    8e92:	408e      	lsls	r6, r1
    8e94:	4332      	orrs	r2, r6
    8e96:	e7f1      	b.n	8e7c <__aeabi_d2iz+0x34>
    8e98:	000003fe 	.word	0x000003fe
    8e9c:	0000041d 	.word	0x0000041d
    8ea0:	00000433 	.word	0x00000433
    8ea4:	00000413 	.word	0x00000413
    8ea8:	7fffffff 	.word	0x7fffffff
    8eac:	fffffbed 	.word	0xfffffbed

00008eb0 <__aeabi_i2d>:
    8eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8eb2:	1e04      	subs	r4, r0, #0
    8eb4:	d031      	beq.n	8f1a <__aeabi_i2d+0x6a>
    8eb6:	0fc7      	lsrs	r7, r0, #31
    8eb8:	d000      	beq.n	8ebc <__aeabi_i2d+0xc>
    8eba:	4244      	negs	r4, r0
    8ebc:	1c20      	adds	r0, r4, #0
    8ebe:	f000 f8f5 	bl	90ac <__clzsi2>
    8ec2:	4d18      	ldr	r5, [pc, #96]	; (8f24 <__aeabi_i2d+0x74>)
    8ec4:	1a2d      	subs	r5, r5, r0
    8ec6:	280a      	cmp	r0, #10
    8ec8:	dd19      	ble.n	8efe <__aeabi_i2d+0x4e>
    8eca:	380b      	subs	r0, #11
    8ecc:	4084      	lsls	r4, r0
    8ece:	0324      	lsls	r4, r4, #12
    8ed0:	056d      	lsls	r5, r5, #21
    8ed2:	0b24      	lsrs	r4, r4, #12
    8ed4:	0d6d      	lsrs	r5, r5, #21
    8ed6:	1c3a      	adds	r2, r7, #0
    8ed8:	2600      	movs	r6, #0
    8eda:	2000      	movs	r0, #0
    8edc:	2100      	movs	r1, #0
    8ede:	0d0b      	lsrs	r3, r1, #20
    8ee0:	0324      	lsls	r4, r4, #12
    8ee2:	0b24      	lsrs	r4, r4, #12
    8ee4:	051b      	lsls	r3, r3, #20
    8ee6:	4323      	orrs	r3, r4
    8ee8:	4c0f      	ldr	r4, [pc, #60]	; (8f28 <__aeabi_i2d+0x78>)
    8eea:	052d      	lsls	r5, r5, #20
    8eec:	401c      	ands	r4, r3
    8eee:	432c      	orrs	r4, r5
    8ef0:	0064      	lsls	r4, r4, #1
    8ef2:	0864      	lsrs	r4, r4, #1
    8ef4:	07d3      	lsls	r3, r2, #31
    8ef6:	1c21      	adds	r1, r4, #0
    8ef8:	1c30      	adds	r0, r6, #0
    8efa:	4319      	orrs	r1, r3
    8efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8efe:	1c06      	adds	r6, r0, #0
    8f00:	3615      	adds	r6, #21
    8f02:	1c23      	adds	r3, r4, #0
    8f04:	40b3      	lsls	r3, r6
    8f06:	1c1e      	adds	r6, r3, #0
    8f08:	230b      	movs	r3, #11
    8f0a:	1a18      	subs	r0, r3, r0
    8f0c:	40c4      	lsrs	r4, r0
    8f0e:	0324      	lsls	r4, r4, #12
    8f10:	056d      	lsls	r5, r5, #21
    8f12:	0b24      	lsrs	r4, r4, #12
    8f14:	0d6d      	lsrs	r5, r5, #21
    8f16:	1c3a      	adds	r2, r7, #0
    8f18:	e7df      	b.n	8eda <__aeabi_i2d+0x2a>
    8f1a:	2200      	movs	r2, #0
    8f1c:	2500      	movs	r5, #0
    8f1e:	2400      	movs	r4, #0
    8f20:	2600      	movs	r6, #0
    8f22:	e7da      	b.n	8eda <__aeabi_i2d+0x2a>
    8f24:	0000041e 	.word	0x0000041e
    8f28:	800fffff 	.word	0x800fffff

00008f2c <__aeabi_ui2d>:
    8f2c:	b510      	push	{r4, lr}
    8f2e:	1e04      	subs	r4, r0, #0
    8f30:	d028      	beq.n	8f84 <__aeabi_ui2d+0x58>
    8f32:	f000 f8bb 	bl	90ac <__clzsi2>
    8f36:	4a15      	ldr	r2, [pc, #84]	; (8f8c <__aeabi_ui2d+0x60>)
    8f38:	1a12      	subs	r2, r2, r0
    8f3a:	280a      	cmp	r0, #10
    8f3c:	dd15      	ble.n	8f6a <__aeabi_ui2d+0x3e>
    8f3e:	380b      	subs	r0, #11
    8f40:	4084      	lsls	r4, r0
    8f42:	0324      	lsls	r4, r4, #12
    8f44:	0552      	lsls	r2, r2, #21
    8f46:	0b24      	lsrs	r4, r4, #12
    8f48:	0d52      	lsrs	r2, r2, #21
    8f4a:	2300      	movs	r3, #0
    8f4c:	2000      	movs	r0, #0
    8f4e:	2100      	movs	r1, #0
    8f50:	0324      	lsls	r4, r4, #12
    8f52:	1c18      	adds	r0, r3, #0
    8f54:	0d0b      	lsrs	r3, r1, #20
    8f56:	0b24      	lsrs	r4, r4, #12
    8f58:	051b      	lsls	r3, r3, #20
    8f5a:	4323      	orrs	r3, r4
    8f5c:	4c0c      	ldr	r4, [pc, #48]	; (8f90 <__aeabi_ui2d+0x64>)
    8f5e:	0512      	lsls	r2, r2, #20
    8f60:	401c      	ands	r4, r3
    8f62:	4314      	orrs	r4, r2
    8f64:	0064      	lsls	r4, r4, #1
    8f66:	0861      	lsrs	r1, r4, #1
    8f68:	bd10      	pop	{r4, pc}
    8f6a:	1c03      	adds	r3, r0, #0
    8f6c:	3315      	adds	r3, #21
    8f6e:	1c21      	adds	r1, r4, #0
    8f70:	4099      	lsls	r1, r3
    8f72:	1c0b      	adds	r3, r1, #0
    8f74:	210b      	movs	r1, #11
    8f76:	1a08      	subs	r0, r1, r0
    8f78:	40c4      	lsrs	r4, r0
    8f7a:	0324      	lsls	r4, r4, #12
    8f7c:	0552      	lsls	r2, r2, #21
    8f7e:	0b24      	lsrs	r4, r4, #12
    8f80:	0d52      	lsrs	r2, r2, #21
    8f82:	e7e3      	b.n	8f4c <__aeabi_ui2d+0x20>
    8f84:	2200      	movs	r2, #0
    8f86:	2400      	movs	r4, #0
    8f88:	2300      	movs	r3, #0
    8f8a:	e7df      	b.n	8f4c <__aeabi_ui2d+0x20>
    8f8c:	0000041e 	.word	0x0000041e
    8f90:	800fffff 	.word	0x800fffff

00008f94 <__aeabi_d2f>:
    8f94:	b5f0      	push	{r4, r5, r6, r7, lr}
    8f96:	004b      	lsls	r3, r1, #1
    8f98:	030d      	lsls	r5, r1, #12
    8f9a:	0f42      	lsrs	r2, r0, #29
    8f9c:	0d5b      	lsrs	r3, r3, #21
    8f9e:	0a6d      	lsrs	r5, r5, #9
    8fa0:	4315      	orrs	r5, r2
    8fa2:	1c5a      	adds	r2, r3, #1
    8fa4:	0552      	lsls	r2, r2, #21
    8fa6:	0fcc      	lsrs	r4, r1, #31
    8fa8:	00c6      	lsls	r6, r0, #3
    8faa:	0d52      	lsrs	r2, r2, #21
    8fac:	2a01      	cmp	r2, #1
    8fae:	dd27      	ble.n	9000 <__aeabi_d2f+0x6c>
    8fb0:	4f39      	ldr	r7, [pc, #228]	; (9098 <__aeabi_d2f+0x104>)
    8fb2:	19da      	adds	r2, r3, r7
    8fb4:	2afe      	cmp	r2, #254	; 0xfe
    8fb6:	dc1a      	bgt.n	8fee <__aeabi_d2f+0x5a>
    8fb8:	2a00      	cmp	r2, #0
    8fba:	dd35      	ble.n	9028 <__aeabi_d2f+0x94>
    8fbc:	0180      	lsls	r0, r0, #6
    8fbe:	00ed      	lsls	r5, r5, #3
    8fc0:	1e43      	subs	r3, r0, #1
    8fc2:	4198      	sbcs	r0, r3
    8fc4:	4328      	orrs	r0, r5
    8fc6:	0f76      	lsrs	r6, r6, #29
    8fc8:	4330      	orrs	r0, r6
    8fca:	0743      	lsls	r3, r0, #29
    8fcc:	d004      	beq.n	8fd8 <__aeabi_d2f+0x44>
    8fce:	230f      	movs	r3, #15
    8fd0:	4003      	ands	r3, r0
    8fd2:	2b04      	cmp	r3, #4
    8fd4:	d000      	beq.n	8fd8 <__aeabi_d2f+0x44>
    8fd6:	3004      	adds	r0, #4
    8fd8:	2180      	movs	r1, #128	; 0x80
    8fda:	04c9      	lsls	r1, r1, #19
    8fdc:	4001      	ands	r1, r0
    8fde:	d027      	beq.n	9030 <__aeabi_d2f+0x9c>
    8fe0:	3201      	adds	r2, #1
    8fe2:	2aff      	cmp	r2, #255	; 0xff
    8fe4:	d01d      	beq.n	9022 <__aeabi_d2f+0x8e>
    8fe6:	0183      	lsls	r3, r0, #6
    8fe8:	0a5b      	lsrs	r3, r3, #9
    8fea:	b2d1      	uxtb	r1, r2
    8fec:	e001      	b.n	8ff2 <__aeabi_d2f+0x5e>
    8fee:	21ff      	movs	r1, #255	; 0xff
    8ff0:	2300      	movs	r3, #0
    8ff2:	0258      	lsls	r0, r3, #9
    8ff4:	05c9      	lsls	r1, r1, #23
    8ff6:	0a40      	lsrs	r0, r0, #9
    8ff8:	07e4      	lsls	r4, r4, #31
    8ffa:	4308      	orrs	r0, r1
    8ffc:	4320      	orrs	r0, r4
    8ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9000:	2b00      	cmp	r3, #0
    9002:	d106      	bne.n	9012 <__aeabi_d2f+0x7e>
    9004:	4335      	orrs	r5, r6
    9006:	d111      	bne.n	902c <__aeabi_d2f+0x98>
    9008:	2100      	movs	r1, #0
    900a:	2000      	movs	r0, #0
    900c:	0243      	lsls	r3, r0, #9
    900e:	0a5b      	lsrs	r3, r3, #9
    9010:	e7ef      	b.n	8ff2 <__aeabi_d2f+0x5e>
    9012:	432e      	orrs	r6, r5
    9014:	d0eb      	beq.n	8fee <__aeabi_d2f+0x5a>
    9016:	2080      	movs	r0, #128	; 0x80
    9018:	00ed      	lsls	r5, r5, #3
    901a:	0480      	lsls	r0, r0, #18
    901c:	4328      	orrs	r0, r5
    901e:	22ff      	movs	r2, #255	; 0xff
    9020:	e7d3      	b.n	8fca <__aeabi_d2f+0x36>
    9022:	21ff      	movs	r1, #255	; 0xff
    9024:	2300      	movs	r3, #0
    9026:	e7e4      	b.n	8ff2 <__aeabi_d2f+0x5e>
    9028:	3217      	adds	r2, #23
    902a:	da0d      	bge.n	9048 <__aeabi_d2f+0xb4>
    902c:	2005      	movs	r0, #5
    902e:	2200      	movs	r2, #0
    9030:	08c0      	lsrs	r0, r0, #3
    9032:	b2d1      	uxtb	r1, r2
    9034:	2aff      	cmp	r2, #255	; 0xff
    9036:	d1e9      	bne.n	900c <__aeabi_d2f+0x78>
    9038:	2800      	cmp	r0, #0
    903a:	d0d9      	beq.n	8ff0 <__aeabi_d2f+0x5c>
    903c:	2380      	movs	r3, #128	; 0x80
    903e:	03db      	lsls	r3, r3, #15
    9040:	4303      	orrs	r3, r0
    9042:	025b      	lsls	r3, r3, #9
    9044:	0a5b      	lsrs	r3, r3, #9
    9046:	e7d4      	b.n	8ff2 <__aeabi_d2f+0x5e>
    9048:	2280      	movs	r2, #128	; 0x80
    904a:	4914      	ldr	r1, [pc, #80]	; (909c <__aeabi_d2f+0x108>)
    904c:	0412      	lsls	r2, r2, #16
    904e:	4315      	orrs	r5, r2
    9050:	1ac9      	subs	r1, r1, r3
    9052:	291f      	cmp	r1, #31
    9054:	dc0d      	bgt.n	9072 <__aeabi_d2f+0xde>
    9056:	4a12      	ldr	r2, [pc, #72]	; (90a0 <__aeabi_d2f+0x10c>)
    9058:	1c37      	adds	r7, r6, #0
    905a:	189b      	adds	r3, r3, r2
    905c:	1c28      	adds	r0, r5, #0
    905e:	409f      	lsls	r7, r3
    9060:	4098      	lsls	r0, r3
    9062:	1c3b      	adds	r3, r7, #0
    9064:	1e5a      	subs	r2, r3, #1
    9066:	4193      	sbcs	r3, r2
    9068:	4318      	orrs	r0, r3
    906a:	40ce      	lsrs	r6, r1
    906c:	4330      	orrs	r0, r6
    906e:	2200      	movs	r2, #0
    9070:	e7ab      	b.n	8fca <__aeabi_d2f+0x36>
    9072:	4f0c      	ldr	r7, [pc, #48]	; (90a4 <__aeabi_d2f+0x110>)
    9074:	1c2a      	adds	r2, r5, #0
    9076:	1aff      	subs	r7, r7, r3
    9078:	40fa      	lsrs	r2, r7
    907a:	1c17      	adds	r7, r2, #0
    907c:	2920      	cmp	r1, #32
    907e:	d009      	beq.n	9094 <__aeabi_d2f+0x100>
    9080:	4a09      	ldr	r2, [pc, #36]	; (90a8 <__aeabi_d2f+0x114>)
    9082:	1898      	adds	r0, r3, r2
    9084:	4085      	lsls	r5, r0
    9086:	1c28      	adds	r0, r5, #0
    9088:	4330      	orrs	r0, r6
    908a:	1e46      	subs	r6, r0, #1
    908c:	41b0      	sbcs	r0, r6
    908e:	4338      	orrs	r0, r7
    9090:	2200      	movs	r2, #0
    9092:	e79a      	b.n	8fca <__aeabi_d2f+0x36>
    9094:	2000      	movs	r0, #0
    9096:	e7f7      	b.n	9088 <__aeabi_d2f+0xf4>
    9098:	fffffc80 	.word	0xfffffc80
    909c:	0000039e 	.word	0x0000039e
    90a0:	fffffc82 	.word	0xfffffc82
    90a4:	0000037e 	.word	0x0000037e
    90a8:	fffffca2 	.word	0xfffffca2

000090ac <__clzsi2>:
    90ac:	211c      	movs	r1, #28
    90ae:	2301      	movs	r3, #1
    90b0:	041b      	lsls	r3, r3, #16
    90b2:	4298      	cmp	r0, r3
    90b4:	d301      	bcc.n	90ba <__clzsi2+0xe>
    90b6:	0c00      	lsrs	r0, r0, #16
    90b8:	3910      	subs	r1, #16
    90ba:	0a1b      	lsrs	r3, r3, #8
    90bc:	4298      	cmp	r0, r3
    90be:	d301      	bcc.n	90c4 <__clzsi2+0x18>
    90c0:	0a00      	lsrs	r0, r0, #8
    90c2:	3908      	subs	r1, #8
    90c4:	091b      	lsrs	r3, r3, #4
    90c6:	4298      	cmp	r0, r3
    90c8:	d301      	bcc.n	90ce <__clzsi2+0x22>
    90ca:	0900      	lsrs	r0, r0, #4
    90cc:	3904      	subs	r1, #4
    90ce:	a202      	add	r2, pc, #8	; (adr r2, 90d8 <__clzsi2+0x2c>)
    90d0:	5c10      	ldrb	r0, [r2, r0]
    90d2:	1840      	adds	r0, r0, r1
    90d4:	4770      	bx	lr
    90d6:	46c0      	nop			; (mov r8, r8)
    90d8:	02020304 	.word	0x02020304
    90dc:	01010101 	.word	0x01010101
	...
    90e8:	00000c36 	.word	0x00000c36
    90ec:	00000ba0 	.word	0x00000ba0
    90f0:	00000baa 	.word	0x00000baa
    90f4:	00000bb4 	.word	0x00000bb4
    90f8:	00000bd0 	.word	0x00000bd0
    90fc:	00000bda 	.word	0x00000bda
    9100:	00000bf6 	.word	0x00000bf6
    9104:	00000c00 	.word	0x00000c00
    9108:	00000c10 	.word	0x00000c10
    910c:	00000c20 	.word	0x00000c20
    9110:	00000c36 	.word	0x00000c36
    9114:	00000c2c 	.word	0x00000c2c
    9118:	5454482b 	.word	0x5454482b
    911c:	54434150 	.word	0x54434150
    9120:	004e4f49 	.word	0x004e4f49
    9124:	0a0d7325 	.word	0x0a0d7325
    9128:	00000000 	.word	0x00000000
    912c:	00004b4f 	.word	0x00004b4f
    9130:	482b5441 	.word	0x482b5441
    9134:	49505454 	.word	0x49505454
    9138:	0054494e 	.word	0x0054494e
    913c:	482b5441 	.word	0x482b5441
    9140:	50505454 	.word	0x50505454
    9144:	3d415241 	.word	0x3d415241
    9148:	44494322 	.word	0x44494322
    914c:	00312c22 	.word	0x00312c22
    9150:	482b5441 	.word	0x482b5441
    9154:	50505454 	.word	0x50505454
    9158:	3d415241 	.word	0x3d415241
    915c:	22415522 	.word	0x22415522
    9160:	4f46222c 	.word	0x4f46222c
    9164:	0022414e 	.word	0x0022414e
    9168:	482b5441 	.word	0x482b5441
    916c:	50505454 	.word	0x50505454
    9170:	3d415241 	.word	0x3d415241
    9174:	4c525522 	.word	0x4c525522
    9178:	68222c22 	.word	0x68222c22
    917c:	3a707474 	.word	0x3a707474
    9180:	72742f2f 	.word	0x72742f2f
    9184:	6f637069 	.word	0x6f637069
    9188:	7475706d 	.word	0x7475706d
    918c:	612e7265 	.word	0x612e7265
    9190:	6572757a 	.word	0x6572757a
    9194:	73626577 	.word	0x73626577
    9198:	73657469 	.word	0x73657469
    919c:	74656e2e 	.word	0x74656e2e
    91a0:	6970612f 	.word	0x6970612f
    91a4:	7365742f 	.word	0x7365742f
    91a8:	22312f74 	.word	0x22312f74
    91ac:	00000000 	.word	0x00000000
    91b0:	482b5441 	.word	0x482b5441
    91b4:	50505454 	.word	0x50505454
    91b8:	3d415241 	.word	0x3d415241
    91bc:	4d495422 	.word	0x4d495422
    91c0:	54554f45 	.word	0x54554f45
    91c4:	30332c22 	.word	0x30332c22
    91c8:	00000000 	.word	0x00000000
    91cc:	532b5441 	.word	0x532b5441
    91d0:	52425041 	.word	0x52425041
    91d4:	312c333d 	.word	0x312c333d
    91d8:	4f43222c 	.word	0x4f43222c
    91dc:	5059544e 	.word	0x5059544e
    91e0:	222c2245 	.word	0x222c2245
    91e4:	53525047 	.word	0x53525047
    91e8:	00000022 	.word	0x00000022
    91ec:	532b5441 	.word	0x532b5441
    91f0:	52425041 	.word	0x52425041
    91f4:	312c333d 	.word	0x312c333d
    91f8:	5041222c 	.word	0x5041222c
    91fc:	222c224e 	.word	0x222c224e
    9200:	696c6e6f 	.word	0x696c6e6f
    9204:	742e656e 	.word	0x742e656e
    9208:	61696c65 	.word	0x61696c65
    920c:	2265732e 	.word	0x2265732e
    9210:	00000000 	.word	0x00000000
    9214:	532b5441 	.word	0x532b5441
    9218:	52425041 	.word	0x52425041
    921c:	312c303d 	.word	0x312c303d
    9220:	00000000 	.word	0x00000000
    9224:	532b5441 	.word	0x532b5441
    9228:	52425041 	.word	0x52425041
    922c:	312c313d 	.word	0x312c313d
    9230:	00000000 	.word	0x00000000
    9234:	42002c00 	.word	0x42002c00
    9238:	42003000 	.word	0x42003000
    923c:	42003400 	.word	0x42003400
    9240:	001c1c1b 	.word	0x001c1c1b
    9244:	10000800 	.word	0x10000800
    9248:	00002000 	.word	0x00002000

0000924c <tc_interrupt_vectors.13120>:
    924c:	00141312                                ....

00009250 <arrow_right_data>:
    9250:	80c0e0f0 070f0000 00000103              ............

0000925c <sysfont_glyphs>:
	...
    9280:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    9290:	00300000 00000030 00000000 00000000     ..0.0...........
    92a0:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    92c4:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    92d4:	00000048 00000000 00000000 00100000     H...............
    92e4:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    92f4:	00000010 00000000 00000000 00000000     ................
    9304:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    9314:	00000044 00000000 00000000 00700000     D.............p.
    9324:	00880088 00700088 008a0088 008c008a     ......p.........
    9334:	00000070 00000000 00000000 00100000     p...............
    9344:	00100010 00000000 00000000 00000000     ................
	...
    9360:	00100008 00200010 00200020 00200020     ...... . . . . .
    9370:	00100020 00080010 00000000 00000000      ...............
    9380:	00100020 00080010 00080008 00080008      ...............
    9390:	00100008 00200010 00000000 00000000     ...... .........
    93a0:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    93c8:	00100010 00fe0010 00100010 00000010     ................
	...
    93f0:	00180000 00300018 00000020 00000000     ......0. .......
	...
    940c:	00fe0000 00000000 00000000 00000000     ................
	...
    9430:	00180000 00000018 00000000 00000000     ................
    9440:	00000000 00080004 00100008 00200010     .............. .
    9450:	00400020 00000040 00000000 00000000      .@.@...........
    9460:	00780000 00840084 0094008c 00c400a4     ..x.............
    9470:	00840084 00000078 00000000 00000000     ....x...........
    9480:	00100000 00500030 00100010 00100010     ....0.P.........
    9490:	00100010 0000007c 00000000 00000000     ....|...........
    94a0:	00700000 00080088 00100008 00200010     ..p........... .
    94b0:	00400020 000000fc 00000000 00000000      .@.............
    94c0:	00700000 00080088 00300008 00080008     ..p.......0.....
    94d0:	00880008 00000070 00000000 00000000     ....p...........
    94e0:	00080000 00280018 00480028 00880088     ......(.(.H.....
    94f0:	000800fc 00000008 00000000 00000000     ................
    9500:	007c0000 00800080 00c400b8 00040004     ..|.............
    9510:	00840004 00000078 00000000 00000000     ....x...........
    9520:	00380000 00800040 00b00080 008400c8     ..8.@...........
    9530:	00480084 00000030 00000000 00000000     ..H.0...........
    9540:	00fc0000 00040004 00080008 00100010     ................
    9550:	00200020 00000040 00000000 00000000      . .@...........
    9560:	00780000 00840084 00780084 00840084     ..x.......x.....
    9570:	00840084 00000078 00000000 00000000     ....x...........
    9580:	00780000 00840084 008c0084 00040074     ..x.........t...
    9590:	00100008 000000e0 00000000 00000000     ................
	...
    95a8:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    95c8:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    95d8:	00000080 00000000 00000000 00000000     ................
    95e8:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    9608:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    9628:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    9640:	00700000 00080088 00100008 00200020     ..p......... . .
    9650:	00200000 00000020 00000000 00000000     .. . ...........
    9660:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    9670:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    9680:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    9690:	00820044 00000082 00000000 00000000     D...............
    96a0:	00f00000 00880088 00f00088 00880088     ................
    96b0:	00880088 000000f0 00000000 00000000     ................
    96c0:	00380000 00800044 00800080 00800080     ..8.D...........
    96d0:	00440080 00000038 00000000 00000000     ..D.8...........
    96e0:	00f00000 00840088 00840084 00840084     ................
    96f0:	00880084 000000f0 00000000 00000000     ................
    9700:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    9710:	00400040 0000007c 00000000 00000000     @.@.|...........
    9720:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    9730:	00400040 00000040 00000000 00000000     @.@.@...........
    9740:	00380000 00800044 00800080 0084009c     ..8.D...........
    9750:	00440084 0000003c 00000000 00000000     ..D.<...........
    9760:	00840000 00840084 00fc0084 00840084     ................
    9770:	00840084 00000084 00000000 00000000     ................
    9780:	007c0000 00100010 00100010 00100010     ..|.............
    9790:	00100010 0000007c 00000000 00000000     ....|...........
    97a0:	00f80000 00080008 00080008 00080008     ................
    97b0:	00100008 000000e0 00000000 00000000     ................
    97c0:	00840000 00880084 00a00090 008800d0     ................
    97d0:	00840088 00000084 00000000 00000000     ................
    97e0:	00800000 00800080 00800080 00800080     ................
    97f0:	00800080 000000fc 00000000 00000000     ................
    9800:	00840000 00cc0084 00b400cc 008400b4     ................
    9810:	00840084 00000084 00000000 00000000     ................
    9820:	00840000 00c400c4 00a400a4 00940094     ................
    9830:	008c008c 00000084 00000000 00000000     ................
    9840:	00300000 00840048 00840084 00840084     ..0.H...........
    9850:	00480084 00000030 00000000 00000000     ..H.0...........
    9860:	00f00000 00840088 00840084 00f00088     ................
    9870:	00800080 00000080 00000000 00000000     ................
    9880:	00300000 00840048 00840084 00840084     ..0.H...........
    9890:	00480084 00200030 0000001c 00000000     ..H.0. .........
    98a0:	00f00000 00840088 00880084 009000f0     ................
    98b0:	00840088 00000084 00000000 00000000     ................
    98c0:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    98d0:	00840004 00000078 00000000 00000000     ....x...........
    98e0:	00fe0000 00100010 00100010 00100010     ................
    98f0:	00100010 00000010 00000000 00000000     ................
    9900:	00840000 00840084 00840084 00840084     ................
    9910:	00840084 00000078 00000000 00000000     ....x...........
    9920:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    9930:	00280028 00000010 00000000 00000000     (.(.............
    9940:	00840000 00840084 00b40084 00b400b4     ................
    9950:	00480078 00000048 00000000 00000000     x.H.H...........
    9960:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    9970:	00440044 00000082 00000000 00000000     D.D.............
    9980:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    9990:	00100010 00000010 00000000 00000000     ................
    99a0:	00fc0000 00080004 00100008 00200010     .............. .
    99b0:	00400040 000000fe 00000000 00000000     @.@.............
    99c0:	008000e0 00800080 00800080 00800080     ................
    99d0:	00800080 00e00080 00000000 00000000     ................
    99e0:	00400000 00200040 00100020 00080010     ..@.@. . .......
    99f0:	00040008 00000004 00000000 00000000     ................
    9a00:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    9a10:	00200020 00e00020 00000000 00000000      . . ...........
    9a20:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    9a54:	0000007c 00000000 00000000 00200000     |............. .
    9a64:	00080010 00000000 00000000 00000000     ................
	...
    9a88:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    9aa0:	00800080 00800080 00c400b8 00840084     ................
    9ab0:	00880084 000000f0 00000000 00000000     ................
	...
    9ac8:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    9ae0:	00020002 00020002 0042003e 00820082     ........>.B.....
    9af0:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    9b08:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    9b20:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    9b30:	00200020 000000fc 00000000 00000000      . .............
	...
    9b48:	0084007c 00840084 008c0084 00040074     |...........t...
    9b58:	00380044 00000000 00800080 00800080     D.8.............
    9b68:	00c400b8 00840084 00840084 00000084     ................
	...
    9b80:	00100000 00000000 00100070 00100010     ........p.......
    9b90:	00100010 0000007c 00000000 00000000     ....|...........
    9ba0:	00080000 00000000 00080078 00080008     ........x.......
    9bb0:	00080008 00080008 00e00010 00000000     ................
    9bc0:	00800080 00800080 00900088 00e000a0     ................
    9bd0:	00880090 00000084 00000000 00000000     ................
    9be0:	00f00000 00100010 00100010 00100010     ................
    9bf0:	00100010 000000fe 00000000 00000000     ................
	...
    9c08:	00d400ac 00940094 00940094 00000094     ................
	...
    9c28:	00c400b8 00840084 00840084 00000084     ................
	...
    9c48:	00840078 00840084 00840084 00000078     x...........x...
	...
    9c68:	00c400b8 00840084 00840084 008000f8     ................
    9c78:	00800080 00000000 00000000 00000000     ................
    9c88:	0084007c 00840084 00840084 0004007c     |...........|...
    9c98:	00040004 00000000 00000000 00000000     ................
    9ca8:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    9cc8:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    9ce4:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    9cf4:	0000001c 00000000 00000000 00000000     ................
    9d04:	00000000 00880088 00880088 00880088     ................
    9d14:	00000074 00000000 00000000 00000000     t...............
    9d24:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    9d34:	00000010 00000000 00000000 00000000     ................
    9d44:	00000000 00840084 00b400b4 00480048     ............H.H.
    9d54:	00000048 00000000 00000000 00000000     H...............
    9d64:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    9d74:	00000044 00000000 00000000 00000000     D...............
    9d84:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    9d94:	00100010 00200020 00000000 00000000     .... . .........
    9da4:	00000000 000400fc 00100008 00400020     ............ .@.
    9db4:	000000fc 00000000 00000000 00100008     ................
    9dc4:	00080010 00100008 00080010 00100008     ................
    9dd4:	00080010 00000000 00000000 00100010     ................
    9de4:	00100010 00000010 00100000 00100010     ................
    9df4:	00100010 00000000 00000000 00100020     ............ ...
    9e04:	00200010 00100020 00200010 00100020     .. . ..... . ...
    9e14:	00200010 00000000 42000800 42000c00     .. ........B...B
    9e24:	42001000 42001400 0c0b0a09 00002808     ...B...B.....(..
    9e34:	00002864 00002864 00002802 00002802     d(..d(...(...(..
    9e44:	0000281e 0000280e 00002824 00002852     .(...(..$(..R(..
    9e54:	00002a10 00002a70 00002a70 000029f0     .*..p*..p*...)..
    9e64:	00002a02 00002a1e 000029f4 00002a2c     .*...*...)..,*..
    9e74:	00002a60 305a5441 00000000 30455441     `*..ATZ0....ATE0
    9e84:	00000000 432b5441 50535047 313d5257     ....AT+CGPSPWR=1
    9e94:	00000000 432b5441 50535047 303d5257     ....AT+CGPSPWR=0
    9ea4:	00000000 432b5441 49535047 333d464e     ....AT+CGPSINF=3
    9eb4:	00000032 5047432b 464e4953 00000000     2...+CGPSINF....
    9ec4:	432b5441 53535047 55544154 00003f53     AT+CGPSSTATUS?..
    9ed4:	61636f4c 6e6f6974 00443320 482b5441     Location 3D.AT+H
    9ee4:	41505454 4f495443 00303d4e 62616e45     TTPACTION=0.Enab
    9ef4:	676e696c 00000000 53525047 00000000     ling....GPRS....
    9f04:	74696157 20676e69 00726f66 20535047     Waiting for.GPS 
    9f14:	00786966 74746553 73676e69 00000000     fix.Settings....
    9f24:	004d5347 204d5347 75646f4d 0000656c     GSM.GSM Module..
    9f34:	67676f4c 20676e69 71657266 0000002e     Logging freq....
    9f44:	656c6449 646f4d20 00000065 70736944     Idle Mode...Disp
    9f54:	0079616c 65656c53 6f6d2070 00006564     lay.Sleep mode..
    9f64:	65776f50 00000072 6b636142 00000000     Power...Back....
    9f74:	73203031 00006365 73203033 00006365     10 sec..30 sec..
    9f84:	696d2031 0000006e 696d2035 0000006e     1 min...5 min...
    9f94:	6d203031 00006e69 6d203033 00006e69     10 min..30 min..
    9fa4:	6f682031 00007275 6e727554 66666f20     1 hour..Turn off
    9fb4:	00000000 656c6449 646f6d20 00000065     ....Idle mode...
    9fc4:	67676f4c 00676e69 74697845 00000000     Logging.Exit....
    9fd4:	00000043                                C...

00009fd8 <_global_impure_ptr>:
    9fd8:	20000108 00000000                       ... ....

00009fe0 <tinytens>:
    9fe0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    9ff0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    a000:	64ac6f43 11680628                       Co.d(.h.

0000a008 <fpi.5246>:
    a008:	00000035 fffffbce 000003cb 00000001     5...............
    a018:	00000000                                ....

0000a01c <fpinan.5282>:
    a01c:	00000034 fffffbce 000003cb 00000001     4...............
    a02c:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    a03c:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    a04c:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    a05c:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    a06c:	62613938 66656463 20200000                       89abcdef.

0000a075 <_ctype_>:
    a075:	20202000 20202020 28282020 20282828     .         ((((( 
    a085:	20202020 20202020 20202020 20202020                     
    a095:	10108820 10101010 10101010 10101010      ...............
    a0a5:	04040410 04040404 10040404 10101010     ................
    a0b5:	41411010 41414141 01010101 01010101     ..AAAAAA........
    a0c5:	01010101 01010101 01010101 10101010     ................
    a0d5:	42421010 42424242 02020202 02020202     ..BBBBBB........
    a0e5:	02020202 02020202 02020202 10101010     ................
    a0f5:	00000020 00000000 00000000 00000000      ...............
	...
    a175:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

0000a184 <__sf_fake_stdin>:
	...

0000a1a4 <__sf_fake_stdout>:
	...

0000a1c4 <__sf_fake_stderr>:
	...
    a1e4:	49534f50 002e0058 00000000              POSIX.......

0000a1f0 <__mprec_tens>:
    a1f0:	00000000 3ff00000 00000000 40240000     .......?......$@
    a200:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    a210:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    a220:	00000000 412e8480 00000000 416312d0     .......A......cA
    a230:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    a240:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    a250:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    a260:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    a270:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    a280:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    a290:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    a2a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    a2b0:	79d99db4 44ea7843                       ...yCx.D

0000a2b8 <__mprec_bigtens>:
    a2b8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    a2c8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    a2d8:	7f73bf3c 75154fdd                       <.s..O.u

0000a2e0 <p05.5281>:
    a2e0:	00000005 00000019 0000007d 00007bd4     ........}....{..
    a2f0:	00007b70 00007bb8 00007a9e 00007bb8     p{...{...z...{..
    a300:	00007bac 00007bb8 00007a9e 00007b70     .{...{...z..p{..
    a310:	00007b70 00007bac 00007a9e 00007a94     p{...{...z...z..
    a320:	00007a94 00007a94 00007df8 000084a4     .z...z...}......
    a330:	00008692 00008692 00008484 0000836e     ............n...
    a340:	0000836e 00008476 00008484 0000836e     n...v.......n...
    a350:	00008476 0000836e 00008484 0000836c     v...n.......l...
    a360:	0000836c 0000836c 0000869a              l...l.......

0000a36c <_init>:
    a36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a36e:	46c0      	nop			; (mov r8, r8)
    a370:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a372:	bc08      	pop	{r3}
    a374:	469e      	mov	lr, r3
    a376:	4770      	bx	lr

0000a378 <__init_array_start>:
    a378:	000000d9 	.word	0x000000d9

0000a37c <_fini>:
    a37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a37e:	46c0      	nop			; (mov r8, r8)
    a380:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a382:	bc08      	pop	{r3}
    a384:	469e      	mov	lr, r3
    a386:	4770      	bx	lr

0000a388 <__fini_array_start>:
    a388:	000000b1 	.word	0x000000b1
