

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride_1'
================================================================
* Date:           Fri Dec 21 00:12:27 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub_1x1+3x3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  56257|  56257|  56257|  56257|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  56256|  56256|       586|          -|          -|    96|    no    |
        | + Loop 1.1              |    584|    584|       146|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    144|    144|        36|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     33|     33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      9|      9|         3|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     631|    295|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    118|
|Register         |        -|      -|     166|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     797|    413|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------+----------------------+--------------+
    |           Instance           |        Module        |  Expression  |
    +------------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U1304  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +------------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_1_fu_264_p2       |     +    |      0|  26|  12|           7|           1|
    |h_1_fu_347_p2        |     +    |      0|  14|   9|           3|           1|
    |m_1_fu_380_p2        |     +    |      0|  11|   8|           1|           2|
    |n_1_fu_466_p2        |     +    |      0|  11|   8|           2|           1|
    |output_V_d0          |     +    |      0|  29|  13|           8|           8|
    |tmp_10_fu_274_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_13_fu_323_p2     |     +    |      0|  44|  18|          13|          13|
    |tmp_14_fu_357_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_17_fu_405_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_20_fu_434_p2     |     +    |      0|  50|  20|          15|          15|
    |tmp_21_fu_450_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_22_fu_491_p2     |     +    |      0|  50|  20|          15|          15|
    |tmp_5_fu_396_p2      |     +    |      0|  17|   9|           4|           4|
    |tmp_8_fu_482_p2      |     +    |      0|  17|   9|           4|           4|
    |tmp_s_fu_252_p2      |     +    |      0|  38|  16|          11|          11|
    |w_1_fu_440_p2        |     +    |      0|  14|   9|           3|           1|
    |tmp_12_fu_299_p2     |     -    |      0|  44|  18|          13|          13|
    |tmp_16_fu_368_p2     |     -    |      0|  38|  16|          11|          11|
    |tmp_3_fu_208_p2      |     -    |      0|  35|  15|          10|          10|
    |tmp_7_fu_242_p2      |     -    |      0|  38|  16|          11|          11|
    |exitcond1_fu_258_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond2_fu_305_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_333_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond4_fu_374_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_460_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp1_fu_386_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_472_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 631| 295|         197|         189|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  55|         10|    1|         10|
    |co_reg_106      |   9|          2|    7|         14|
    |h_reg_117       |   9|          2|    3|          6|
    |m_reg_153       |   9|          2|    2|          4|
    |n_reg_176       |   9|          2|    2|          4|
    |p_09_1_reg_164  |   9|          2|    8|         16|
    |p_s_reg_141     |   9|          2|    8|         16|
    |w_reg_129       |   9|          2|    3|          6|
    +----------------+----+-----------+-----+-----------+
    |Total           | 118|         24|   34|         76|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |bias_V_addr_reg_537             |   7|   0|    7|          0|
    |co_1_reg_532                    |   7|   0|    7|          0|
    |co_reg_106                      |   7|   0|    7|          0|
    |h_reg_117                       |   3|   0|    3|          0|
    |m_1_reg_581                     |   2|   0|    2|          0|
    |m_reg_153                       |   2|   0|    2|          0|
    |n_1_reg_604                     |   2|   0|    2|          0|
    |n_reg_176                       |   2|   0|    2|          0|
    |output_V_addr_reg_555           |  12|   0|   12|          0|
    |p_09_1_reg_164                  |   8|   0|    8|          0|
    |p_s_reg_141                     |   8|   0|    8|          0|
    |shuffleunit1_7_outpu_1_reg_619  |   8|   0|    8|          0|
    |tmp_12_reg_542                  |  12|   0|   13|          1|
    |tmp_16_reg_573                  |  11|   0|   11|          0|
    |tmp_20_reg_586                  |  14|   0|   15|          1|
    |tmp_2_reg_563                   |   3|   0|    4|          1|
    |tmp_3_cast_reg_514              |  11|   0|   11|          0|
    |tmp_7_cast_reg_519              |  11|   0|   12|          1|
    |tmp_reg_550                     |   3|   0|    4|          1|
    |tmp_s_reg_524                   |  10|   0|   11|          1|
    |w_1_reg_591                     |   3|   0|    3|          0|
    |w_reg_129                       |   3|   0|    3|          0|
    |weight_V_load_reg_614           |   8|   0|    8|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 166|   0|  172|          6|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | subconv_3x3_8_stride.1 | return value |
|weight_V_address0              | out |   10|  ap_memory |        weight_V        |     array    |
|weight_V_ce0                   | out |    1|  ap_memory |        weight_V        |     array    |
|weight_V_q0                    |  in |    8|  ap_memory |        weight_V        |     array    |
|bias_V_address0                | out |    7|  ap_memory |         bias_V         |     array    |
|bias_V_ce0                     | out |    1|  ap_memory |         bias_V         |     array    |
|bias_V_q0                      |  in |    8|  ap_memory |         bias_V         |     array    |
|output_V_address0              | out |   12|  ap_memory |        output_V        |     array    |
|output_V_ce0                   | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                   | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                    | out |    8|  ap_memory |        output_V        |     array    |
|shuffleunit1_7_outpu_address0  | out |   14|  ap_memory |  shuffleunit1_7_outpu  |     array    |
|shuffleunit1_7_outpu_ce0       | out |    1|  ap_memory |  shuffleunit1_7_outpu  |     array    |
|shuffleunit1_7_outpu_q0        |  in |    8|  ap_memory |  shuffleunit1_7_outpu  |     array    |
+-------------------------------+-----+-----+------------+------------------------+--------------+

