/*
 * s2mpu15-register.h - PMIC register for the S2MPU15
 *
 *  Copyright (C) 2024 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_S2MPU15_REGISTER_H
#define __LINUX_S2MPU15_REGISTER_H

/* PMIC base addr */
#define S2MPU15_VGPIO_ADDR		0x00
#define S2MPU15_COMMON_ADDR		0x03
#define S2MPU15_RTC_ADDR		0x04
#define S2MPU15_PMIC1_ADDR		0x05
#define S2MPU15_PMIC2_ADDR		0x06
#define S2MPU15_CLOSE1_ADDR		0x0E
#define S2MPU15_CLOSE2_ADDR		0x0F
#define S2MPU15_ADC_ADDR		0x0A

/* S2MPU15X01 VGPIO(0x00) Address */
#define S2MPU15_VGPIO_REG0			0x00
#define S2MPU15_VGPIO_PSI			0x01
#define S2MPU15_VGPIO_VGI0			0x02
#define S2MPU15_VGPIO_VGI1			0x03
#define S2MPU15_VGPIO_VGI2			0x04
#define S2MPU15_VGPIO_VGI3			0x05
#define S2MPU15_VGPIO_VGI4			0x06
#define S2MPU15_VGPIO_VGI5			0x07
#define S2MPU15_VGPIO_VGI6			0x08
#define S2MPU15_VGPIO_VGI7			0x09
#define S2MPU15_VGPIO_VGI8			0x0A
#define S2MPU15_VGPIO_VGI9			0x0B
#define S2MPU15_VGPIO_VGI10			0x0C
#define S2MPU15_VGPIO_VGI11			0x0D
#define S2MPU15_VGPIO_VGI12			0x0E
#define S2MPU15_VGPIO_VGI13			0x0F
#define S2MPU15_VGPIO_VGI14			0x10
#define S2MPU15_VGPIO_VGI15			0x11
#define S2MPU15_VGPIO_VGI16			0x12
#define S2MPU15_VGPIO_VGI17			0x13
#define S2MPU15_VGPIO_VGI18			0x14

/* PMIC ADDRESS: Common(0x3) */
#define S2MPU15_COMMON_VGPIO_REG0_1	0x00
#define S2MPU15_COMMON_VGPIO_REG0_2	0x01
#define S2MPU15_COMMON_CHIP_ID		0x0E
#define S2MPU15_COMMON_TX_MASK		0x16
#define S2MPU15_COMMON_IRQ		0x17

/* CHIP ID MASK */
#define S2MPU15_CHIP_ID_MASK		(0xFF)
#define S2MPU15_CHIP_ID_HW_MASK		(0x0F)
#define S2MPU15_CHIP_ID_SW_MASK		(0xF0)
#define S2MPU15_CHIP_ID_HW(id)		(id & 0x0F)
#define S2MPU15_CHIP_ID_SW(id)		((id >> 4) & 0x0F)

/* TX_MASK MASK */
#define S2MPU15_IRQ_TX_EN		(1 << 7)
#define S2MPU15_VOLDN_TX_ENB_MASK	(1 << 5)
#define S2MPU15_ONOB_TX_ENB_MASK	(1 << 4)
#define S2MPU15_WRSTBO_TX_ENB_MASK	(1 << 3)
#define S2MPU15_GPIO_IRQM_MASK		(1 << 2)
#define S2MPU15_ADC_IRQM_MASK		(1 << 1)
#define S2MPU15_PM_IRQM_MASK		(1 << 0)

/* IRQ MASK */
#define S2MPU15_GPIO_IRQ		(1 << 2)
#define S2MPU15_ADC_IRQ			(1 << 1)
#define S2MPU15_PM_IRQ			(1 << 0)

/* PMIC ADDRESS: RTC(0x4) */
#define S2MPU15_RTC_CTRL		0x00
#define S2MPU15_RTC_WTSR_SMPL		0x01
#define S2MPU15_RTC_UPDATE		0x02
#define S2MPU15_RTC_CAPSEL		0x03
#define S2MPU15_RTC_MSEC		0x04
#define S2MPU15_RTC_SEC			0x05
#define S2MPU15_RTC_MIN			0x06
#define S2MPU15_RTC_HOUR		0x07
#define S2MPU15_RTC_WEEK		0x08
#define S2MPU15_RTC_DAY			0x09
#define S2MPU15_RTC_MON			0x0A
#define S2MPU15_RTC_YEAR		0x0B
#define S2MPU15_RTC_A0SEC		0x0C
#define S2MPU15_RTC_A0MIN		0x0D
#define S2MPU15_RTC_A0HOUR		0x0E
#define S2MPU15_RTC_A0WEEK		0x0F
#define S2MPU15_RTC_A0DAY		0x10
#define S2MPU15_RTC_A0MON		0x11
#define S2MPU15_RTC_A0YEAR		0x12
#define S2MPU15_RTC_A1SEC		0x13
#define S2MPU15_RTC_A1MIN		0x14
#define S2MPU15_RTC_A1HOUR		0x15
#define S2MPU15_RTC_A1WEEK		0x16
#define S2MPU15_RTC_A1DAY		0x17
#define S2MPU15_RTC_A1MON		0x18
#define S2MPU15_RTC_A1YEAR		0x19
#define S2MPU15_RTC_OSCCTRL		0x1A
#define S2MPU15_RTC_SECURE1		0x20
#define S2MPU15_RTC_SECURE2		0x21
#define S2MPU15_RTC_SECURE3		0x22
#define S2MPU15_RTC_SECURE4		0x23
#define S2MPU15_RTC_WDT			0x24

#define RTC_DEV_NAME			"s2mpu15-rtc"

/* RTC Control Register */
#define S2MPU15_RTC_BCD_EN_SHIFT	0
#define S2MPU15_RTC_BCD_EN_MASK		(1 << S2MPU15_RTC_BCD_EN_SHIFT)
#define S2MPU15_RTC_MODEL24_SHIFT	1
#define S2MPU15_RTC_MODEL24_MASK	(1 << S2MPU15_RTC_MODEL24_SHIFT)

/* WTSR and SMPL Register */
#define S2MPU15_RTC_WTSRT_SHIFT		0
#define S2MPU15_RTC_SMPLT_SHIFT		3
#define S2MPU15_RTC_WTSRT_MASK		(7 << S2MPU15_RTC_WTSRT_SHIFT)
#define S2MPU15_RTC_SMPLT_MASK		(7 << S2MPU15_RTC_SMPLT_SHIFT)
#define S2MPU15_RTC_WTSR_EN_SHIFT	6
#define S2MPU15_RTC_SMPL_EN_SHIFT	7
#define S2MPU15_RTC_WTSR_EN_MASK	(1 << S2MPU15_RTC_WTSR_EN_SHIFT)
#define S2MPU15_RTC_SMPL_EN_MASK	(1 << S2MPU15_RTC_SMPL_EN_SHIFT)
#define S2MPU15_RTC_SUB_SMPL_EN_SHIFT	3
#define S2MPU15_RTC_SUB_SMPL_EN_MASK	(1 << S2MPU15_RTC_SUB_SMPL_EN_SHIFT)
/* RTC Update Register */
#define S2MPU15_RTC_RUDR_SHIFT		0
#define S2MPU15_RTC_RUDR_MASK		(1 << S2MPU15_RTC_RUDR_SHIFT)
#define S2MPU15_RTC_WUDR_SHIFT		1
#define S2MPU15_RTC_WUDR_MASK		(1 << S2MPU15_RTC_WUDR_SHIFT)
#define S2MPU15_RTC_FREEZE_SHIFT	2
#define S2MPU15_RTC_FREEZE_MASK		(1 << S2MPU15_RTC_FREEZE_SHIFT)
#define S2MPU15_RTC_AUDR_SHIFT		4
#define S2MPU15_RTC_AUDR_MASK		(1 << S2MPU15_RTC_AUDR_SHIFT)

#if IS_ENABLED(CONFIG_RTC_BOOT_ALARM) || IS_ENABLED(CONFIG_RTC_AUTO_PWRON)
#define S2MPU15_RTC_WAKE_SHIFT		3
#define S2MPU15_RTC_WAKE_MASK		(1 << S2MPU15_RTC_WAKE_SHIFT)
#endif

/* RTC HOUR Register */
#define S2MPU15_RTC_HOUR_AMPM_SHIFT	6
#define S2MPU15_RTC_HOUR_AMPM_MASK	(1 << S2MPU15_RTC_HOUR_AMPM_SHIFT)
/* RTC Alarm Enable */
#define S2MPU15_RTC_ALARM_ENABLE_SHIFT	7
#define S2MPU15_RTC_ALARM_ENABLE_MASK	(1 << S2MPU15_RTC_ALARM_ENABLE_SHIFT)

/* PMIC STATUS2 Register */
#define S2MPU15_RTCA0E			(1 << 2)
#define S2MPU15_RTCA1E			(1 << 1)

/* RTC Optimize */
#define S2MPU15_RTC_OSC_BIAS_UP_SHIFT	2
#define S2MPU15_RTC_OSC_BIAS_UP_MASK	(1 << S2MPU15_RTC_OSC_BIAS_UP_SHIFT)
#define S2MPU15_RTC_CAP_SEL_SHIFT	0
#define S2MPU15_RTC_CAP_SEL_MASK	(0x03 << S2MPU15_RTC_CAP_SEL_SHIFT)
#define S2MPU15_RTC_OSC_XIN_SHIFT	5
#define S2MPU15_RTC_OSC_XIN_MASK	(0x07 << S2MPU15_RTC_OSC_XIN_SHIFT)
#define S2MPU15_RTC_OSC_XOUT_SHIFT	2
#define S2MPU15_RTC_OSC_XOUT_MASK	(0x07 << S2MPU15_RTC_OSC_XOUT_SHIFT)

/* RTC_WDT */
#define S2MPU15_RTC_WDT_EN		(1 << 0)
#define S2MPU15_RTC_WDT_TIME_SHIFT	1
#define S2MPU15_RTC_WDT_TIME_MASK	(3 << S2MPU15_RTC_WDT_TIME_SHIFT)

/* PMIC ADDRESS: OOTP1(0x05) */
#define S2MPU15_PM1_INT1			0x00
#define S2MPU15_PM1_INT2			0x01
#define S2MPU15_PM1_INT3			0x02
#define S2MPU15_PM1_INT4			0x03
#define S2MPU15_PM1_INT5			0x04
#define S2MPU15_PM1_INT6			0x05
#define S2MPU15_PM1_INT7			0x06
#define S2MPU15_PM1_INT8			0x07
#define S2MPU15_PM1_INT1M			0x08
#define S2MPU15_PM1_INT2M			0x09
#define S2MPU15_PM1_INT3M			0x0A
#define S2MPU15_PM1_INT4M			0x0B
#define S2MPU15_PM1_INT5M			0x0C
#define S2MPU15_PM1_INT6M			0x0D
#define S2MPU15_PM1_INT7M			0x0E
#define S2MPU15_PM1_INT8M			0x0F
#define S2MPU15_PM1_STATUS1			0x10
#define S2MPU15_PM1_STATUS2			0x11
#define S2MPU15_PM1_STATUS4			0x13
#define S2MPU15_PM1_PWRONSRC1			0x14
#define S2MPU15_PM1_PWRONSRC2			0x15
#define S2MPU15_PM1_OFFSRC1_CUR			0x16
#define S2MPU15_PM1_OFFSRC2_CUR			0x17
#define S2MPU15_PM1_OFFSRC1_OLD1		0x18
#define S2MPU15_PM1_OFFSRC2_OLD1		0x19
#define S2MPU15_PM1_OFFSRC1_OLD2		0x1A
#define S2MPU15_PM1_OFFSRC2_OLD2		0x1B
#define S2MPU15_PM1_BU_CHG			0x1C
#define S2MPU15_PM1_RTC_BUF			0x1D
#define S2MPU15_PM1_CTRL1			0x1E
#define S2MPU15_PM1_CTRL2			0x1F
#define S2MPU15_PM1_CTRL3			0x20
#define S2MPU15_PM1_UVLO_OTP			0x23
#define S2MPU15_PM1_CFG_PM			0x24
#define S2MPU15_PM1_TIME_CTRL			0x25
#define S2MPU15_PM1_BUCK1M_CTRL			0x26
#define S2MPU15_PM1_BUCK1M_OUT1			0x27
#define S2MPU15_PM1_BUCK1M_OUT2			0x28
#define S2MPU15_PM1_BUCK1M_OUT3			0x29
#define S2MPU15_PM1_BUCK1M_OUT4			0x2A
#define S2MPU15_PM1_BUCK1M_DVS			0x2B
#define S2MPU15_PM1_BUCK1M_AFM			0x2C
#define S2MPU15_PM1_BUCK1M_AFMX			0x2D
#define S2MPU15_PM1_BUCK1M_AFMY			0x2E
#define S2MPU15_PM1_BUCK1M_AFMZ			0x2F
#define S2MPU15_PM1_BUCK1M_OCP			0x30
#define S2MPU15_PM1_BUCK1M_AVP			0x31
#define S2MPU15_PM1_BUCK2M_CTRL			0x32
#define S2MPU15_PM1_BUCK2M_OUT1			0x33
#define S2MPU15_PM1_BUCK2M_OUT2			0x34
#define S2MPU15_PM1_BUCK2M_OUT3			0x35
#define S2MPU15_PM1_BUCK2M_OUT4			0x36
#define S2MPU15_PM1_BUCK2M_DVS			0x37
#define S2MPU15_PM1_BUCK2M_AFM			0x38
#define S2MPU15_PM1_BUCK2M_AFMX			0x39
#define S2MPU15_PM1_BUCK2M_AFMY			0x3A
#define S2MPU15_PM1_BUCK2M_AFMZ			0x3B
#define S2MPU15_PM1_BUCK2M_OCP			0x3C
#define S2MPU15_PM1_BUCK2M_AVP			0x3D
#define S2MPU15_PM1_BUCK3M_CTRL			0x3E
#define S2MPU15_PM1_BUCK3M_OUT1			0x3F
#define S2MPU15_PM1_BUCK3M_OUT2			0x40
#define S2MPU15_PM1_BUCK3M_OUT3			0x41
#define S2MPU15_PM1_BUCK3M_OUT4			0x42
#define S2MPU15_PM1_BUCK3M_DVS			0x43
#define S2MPU15_PM1_BUCK3M_AFM			0x44
#define S2MPU15_PM1_BUCK3M_AFMX			0x45
#define S2MPU15_PM1_BUCK3M_AFMY			0x46
#define S2MPU15_PM1_BUCK3M_AFMZ			0x47
#define S2MPU15_PM1_BUCK3M_OCP			0x48
#define S2MPU15_PM1_BUCK3M_AVP			0x49
#define S2MPU15_PM1_BUCK4M_CTRL			0x4A
#define S2MPU15_PM1_BUCK4M_OUT1			0x4B
#define S2MPU15_PM1_BUCK4M_OUT2			0x4C
#define S2MPU15_PM1_BUCK4M_OUT3			0x4D
#define S2MPU15_PM1_BUCK4M_OUT4			0x4E
#define S2MPU15_PM1_BUCK4M_DVS			0x4F
#define S2MPU15_PM1_BUCK4M_AFM			0x50
#define S2MPU15_PM1_BUCK4M_AFMX			0x51
#define S2MPU15_PM1_BUCK4M_AFMY			0x52
#define S2MPU15_PM1_BUCK4M_AFMZ			0x53
#define S2MPU15_PM1_BUCK4M_OCP			0x54
#define S2MPU15_PM1_BUCK4M_AVP			0x55
#define S2MPU15_PM1_BUCK5M_CTRL			0x56
#define S2MPU15_PM1_BUCK5M_OUT1			0x57
#define S2MPU15_PM1_BUCK5M_OUT2			0x58
#define S2MPU15_PM1_BUCK5M_OUT3			0x59
#define S2MPU15_PM1_BUCK5M_OUT4			0x5A
#define S2MPU15_PM1_BUCK5M_DVS			0x5B
#define S2MPU15_PM1_BUCK5M_AFM			0x5C
#define S2MPU15_PM1_BUCK5M_AFMX			0x5D
#define S2MPU15_PM1_BUCK5M_AFMY			0x5E
#define S2MPU15_PM1_BUCK5M_AFMZ			0x5F
#define S2MPU15_PM1_BUCK5M_OCP			0x60
#define S2MPU15_PM1_BUCK5M_AVP			0x61
#define S2MPU15_PM1_BUCK6M_CTRL			0x62
#define S2MPU15_PM1_BUCK6M_OUT1			0x63
#define S2MPU15_PM1_BUCK6M_OUT2			0x64
#define S2MPU15_PM1_BUCK6M_OUT3			0x65
#define S2MPU15_PM1_BUCK6M_OUT4			0x66
#define S2MPU15_PM1_BUCK6M_DVS			0x67
#define S2MPU15_PM1_BUCK6M_AFM			0x68
#define S2MPU15_PM1_BUCK6M_AFMX			0x69
#define S2MPU15_PM1_BUCK6M_AFMY			0x6A
#define S2MPU15_PM1_BUCK6M_AFMZ			0x6B
#define S2MPU15_PM1_BUCK6M_OCP			0x6C
#define S2MPU15_PM1_BUCK6M_AVP			0x6D
#define S2MPU15_PM1_BUCK7M_CTRL			0x6E
#define S2MPU15_PM1_BUCK7M_OUT1			0x6F
#define S2MPU15_PM1_BUCK7M_OUT2			0x70
#define S2MPU15_PM1_BUCK7M_OUT3			0x71
#define S2MPU15_PM1_BUCK7M_OUT4			0x72
#define S2MPU15_PM1_BUCK7M_DVS			0x73
#define S2MPU15_PM1_BUCK7M_AFM			0x74
#define S2MPU15_PM1_BUCK7M_AFMX			0x75
#define S2MPU15_PM1_BUCK7M_AFMY			0x76
#define S2MPU15_PM1_BUCK7M_AFMZ			0x77
#define S2MPU15_PM1_BUCK7M_OCP			0x78
#define S2MPU15_PM1_BUCK7M_AVP			0x79
#define S2MPU15_PM1_BUCK8M_CTRL			0x7A
#define S2MPU15_PM1_BUCK8M_OUT1			0x7B
#define S2MPU15_PM1_BUCK8M_OUT2			0x7C
#define S2MPU15_PM1_BUCK8M_OUT3			0x7D
#define S2MPU15_PM1_BUCK8M_OUT4			0x7E
#define S2MPU15_PM1_BUCK8M_DVS			0x7F
#define S2MPU15_PM1_BUCK8M_AFM			0x80
#define S2MPU15_PM1_BUCK8M_AFMX			0x81
#define S2MPU15_PM1_BUCK8M_AFMY			0x82
#define S2MPU15_PM1_BUCK8M_AFMZ			0x83
#define S2MPU15_PM1_BUCK8M_OCP			0x84
#define S2MPU15_PM1_BUCK8M_AVP			0x85
#define S2MPU15_PM1_BUCK_SR1M_CTRL		0x86
#define S2MPU15_PM1_BUCK_SR1M_OUT1		0x87
#define S2MPU15_PM1_BUCK_SR1M_OUT2		0x88
#define S2MPU15_PM1_BUCK_SR1M_DVS		0x89
#define S2MPU15_PM1_BUCK_SR1M_OCP		0x8A
#define S2MPU15_PM1_BUCK_SR2M_CTRL		0x8B
#define S2MPU15_PM1_BUCK_SR2M_OUT1		0x8C
#define S2MPU15_PM1_BUCK_SR2M_OUT2		0x8D
#define S2MPU15_PM1_BUCK_SR2M_DVS		0x8E
#define S2MPU15_PM1_BUCK_SR2M_OCP		0x8F
#define S2MPU15_PM1_BUCK_SR3M_CTRL		0x90
#define S2MPU15_PM1_BUCK_SR3M_OUT1		0x91
#define S2MPU15_PM1_BUCK_SR3M_OUT2		0x92
#define S2MPU15_PM1_BUCK_SR3M_DVS		0x93
#define S2MPU15_PM1_BUCK_SR3M_OCP		0x94
#define S2MPU15_PM1_BUCK_SR4M_CTRL		0x95
#define S2MPU15_PM1_BUCK_SR4M_OUT1		0x96
#define S2MPU15_PM1_BUCK_SR4M_OUT2		0x97
#define S2MPU15_PM1_BUCK_SR4M_DVS		0x98
#define S2MPU15_PM1_BUCK_SR4M_OCP		0x99
#define S2MPU15_PM1_LDO1M_CTRL			0x9A
#define S2MPU15_PM1_LDO1M_OUT			0x9B
#define S2MPU15_PM1_LDO2M_CTRL			0x9C
#define S2MPU15_PM1_LDO3M_CTRL			0x9D
#define S2MPU15_PM1_LDO3M_OUT			0x9E
#define S2MPU15_PM1_LDO4M_CTRL			0x9F
#define S2MPU15_PM1_LDO5M_CTRL			0xA0
#define S2MPU15_PM1_LDO5M_OUT			0xA1
#define S2MPU15_PM1_LDO6M_CTRL			0xA2
#define S2MPU15_PM1_LDO7M_CTRL			0xA3
#define S2MPU15_PM1_LDO8M_CTRL			0xA4
#define S2MPU15_PM1_LDO8M_OUT1			0xA5
#define S2MPU15_PM1_LDO8M_OUT2			0xA6
#define S2MPU15_PM1_LDO8M_OUT3			0xA7
#define S2MPU15_PM1_LDO8M_OUT4			0xA8
#define S2MPU15_PM1_LDO9M_CTRL			0xA9
#define S2MPU15_PM1_LDO9M_OUT			0xAA
#define S2MPU15_PM1_LDO10M_CTRL			0xAB
#define S2MPU15_PM1_LDO11M_CTRL			0xAC
#define S2MPU15_PM1_LDO12M_CTRL			0xAD
#define S2MPU15_PM1_LDO12M_OUT1			0xAE
#define S2MPU15_PM1_LDO12M_OUT2			0xAF
#define S2MPU15_PM1_LDO12M_OUT3			0xB0
#define S2MPU15_PM1_LDO12M_OUT4			0xB1
#define S2MPU15_PM1_LDO13M_CTRL			0xB2
#define S2MPU15_PM1_LDO13M_OUT			0xB3
#define S2MPU15_PM1_LDO14M_CTRL			0xB4
#define S2MPU15_PM1_LDO14M_OUT			0xB5
#define S2MPU15_PM1_LDO15M_CTRL			0xB6
#define S2MPU15_PM1_LDO15M_OUT			0xB7
#define S2MPU15_PM1_LDO16M_CTRL			0xB8
#define S2MPU15_PM1_LDO17M_CTRL			0xB9
#define S2MPU15_PM1_LDO17M_OUT			0xBA
#define S2MPU15_PM1_LDO18M_CTRL			0xBB
#define S2MPU15_PM1_LDO19M_CTRL			0xBC
#define S2MPU15_PM1_LDO19M_OUT1			0xBD
#define S2MPU15_PM1_LDO19M_OUT2			0xBE
#define S2MPU15_PM1_LDO19M_OUT3			0xBF
#define S2MPU15_PM1_LDO19M_OUT4			0xC0
#define S2MPU15_PM1_LDO20M_CTRL			0xC1
#define S2MPU15_PM1_LDO20M_OUT1			0xC2
#define S2MPU15_PM1_LDO20M_OUT2			0xC3
#define S2MPU15_PM1_LDO20M_OUT3			0xC4
#define S2MPU15_PM1_LDO20M_OUT4			0xC5
#define S2MPU15_PM1_LDO21M_CTRL			0xC6
#define S2MPU15_PM1_LDO21M_OUT			0xC7
#define S2MPU15_PM1_LDO22M_CTRL			0xC8
#define S2MPU15_PM1_LDO23M_CTRL			0xC9
#define S2MPU15_PM1_LDO23M_OUT			0xCA
#define S2MPU15_PM1_LDO24M_CTRL			0xCB
#define S2MPU15_PM1_LDO25M_CTRL			0xCC
#define S2MPU15_PM1_LDO25M_OUT			0xCD
#define S2MPU15_PM1_LDO26M_CTRL			0xCE
#define S2MPU15_PM1_LDO27M_CTRL			0xCF
#define S2MPU15_PM1_LDO27M_OUT			0xD0
#define S2MPU15_PM1_LDO28M_CTRL			0xD1
#define S2MPU15_PM1_LDO29M_CTRL			0xD2
#define S2MPU15_PM1_LDO29_OUT2			0xD3
#define S2MPU15_PM1_LDO29_OUT3			0xD4
#define S2MPU15_PM1_LDO29_OUT4			0xD5
#define S2MPU15_PM1_LDO30M_CTRL			0xD6
#define S2MPU15_PM1_LDO31M_CTRL			0xD7
#define S2MPU15_PM1_LDO31M_OUT			0xD8
#define S2MPU15_PM1_LDO32M_CTRL			0xD9
#define S2MPU15_PM1_LDO33M_CTRL			0xDA
#define S2MPU15_PM1_LDO34M_CTRL			0xDB
#define S2MPU15_PM1_LDO34M_OUT			0xDC
#define S2MPU15_PM1_LDO35M_CTRL			0xDD
#define S2MPU15_PM1_LDO35M_OUT			0xDE
#define S2MPU15_PM1_LDO_DSCH1			0xDF
#define S2MPU15_PM1_LDO_DSCH2			0xE0
#define S2MPU15_PM1_DVS_LDO34_CTRL		0xE8
#define S2MPU15_PM1_DVS_LDO35_CTRL		0xE9
#define S2MPU15_PM1_GPIO_SEQ_CTRL		0xEA
#define S2MPU15_PM1_GPIO2_SET			0xEB
#define S2MPU15_PM1_GPIO3_SET			0xEC
#define S2MPU15_PM1_GPIO_MODE			0xED
#define S2MPU15_PM1_GPIO_STATUS			0xEE
#define S2MPU15_PM1_GPIO_INTM			0xEF
#define S2MPU15_PM1_GPIO_INT			0xF0
#define S2MPU15_PM1_MEM_SEL			0xFA
#define S2MPU15_PM1_EXT_CTRL5			0xFB
#define S2MPU15_PM1_EXT_CTRL4			0xFC
#define S2MPU15_PM1_EXT_CTRL3			0xFD
#define S2MPU15_PM1_EXT_CTRL2			0xFE
#define S2MPU15_PM1_EXT_CTRL1			0xFF

/* PMIC ADDRESS: OOTP2(0x6) */
#define S2MPU15_PM2_M_SEL_VGPIO1		0x4C
#define S2MPU15_PM2_M_SEL_VGPIO2		0x4D
#define S2MPU15_PM2_M_SEL_VGPIO3		0x4E
#define S2MPU15_PM2_M_SEL_VGPIO4		0x4F
#define S2MPU15_PM2_M_SEL_VGPIO5		0x50
#define S2MPU15_PM2_M_SEL_VGPIO6		0x51
#define S2MPU15_PM2_M_SEL_VGPIO7		0x52
#define S2MPU15_PM2_M_SEL_VGPIO8		0x53
#define S2MPU15_PM2_M_SEL_VGPIO9		0x54
#define S2MPU15_PM2_M_SEL_VGPIO10		0x55
#define S2MPU15_PM2_M_SEL_VGPIO11		0x56
#define S2MPU15_PM2_M_SEL_VGPIO12		0x57
#define S2MPU15_PM2_M_SEL_VGPIO13		0x58
#define S2MPU15_PM2_M_SEL_VGPIO14		0x59
#define S2MPU15_PM2_M_SEL_VGPIO15		0x5A
#define S2MPU15_PM2_M_SEL_VGPIO16		0x5B
#define S2MPU15_PM2_M_SEL_VGPIO17		0x5C
#define S2MPU15_PM2_M_SEL_VGPIO18		0x5D
#define S2MPU15_PM2_M_SEL_VGPIO19		0x5E
#define S2MPU15_PM2_M_SEL_VGPIO20		0x5F
#define S2MPU15_PM2_M_SEL_VGPIO21		0x60
#define S2MPU15_PM2_M_SEL_VGPIO22		0x61
#define S2MPU15_PM2_M_SEL_VGPIO23		0x62
#define S2MPU15_PM2_M_SEL_VGPIO24		0x63
#define S2MPU15_PM2_M_SEL_VGPIO25		0x64
#define S2MPU15_PM2_M_SEL_VGPIO26		0x65
#define S2MPU15_PM2_M_SEL_VGPIO27		0x66
#define S2MPU15_PM2_M_SEL_VGPIO28		0x67
#define S2MPU15_PM2_M_SEL_VGPIO29		0x68
#define S2MPU15_PM2_M_SEL_VGPIO30		0x69
#define S2MPU15_PM2_M_SEL_VGPIO31		0x6A
#define S2MPU15_PM2_M_SEL_VGPIO32		0x6B
#define S2MPU15_PM2_M_SEL_VGPIO33		0x6C
#define S2MPU15_PM2_M_SEL_VGPIO34		0x6D
#define S2MPU15_PM2_M_SEL_VGPIO35		0x6E
#define S2MPU15_PM2_M_SEL_VGPIO36		0x6F
#define S2MPU15_PM2_M_SEL_VGPIO37		0x70
#define S2MPU15_PM2_M_SEL_VGPIO38		0x71
#define S2MPU15_PM2_M_SEL_VGPIO39		0x72
#define S2MPU15_PM2_M_SEL_VGPIO40		0x73
#define S2MPU15_PM2_M_SEL_VGPIO41		0x74
#define S2MPU15_PM2_M_SEL_VGPIO42		0x75
#define S2MPU15_PM2_M_SEL_VGPIO43		0x76
#define S2MPU15_PM2_M_SEL_VGPIO44		0x77
#define S2MPU15_PM2_M_SEL_VGPIO45		0x78
#define S2MPU15_PM2_M_SEL_VGPIO46		0x79
#define S2MPU15_PM2_M_SEL_VGPIO47		0x7A
#define S2MPU15_PM2_M_SEL_VGPIO48		0x7B
#define S2MPU15_PM2_M_SEL_DVS_EN1		0x7E
#define S2MPU15_PM2_M_SEL_DVS_EN2		0x7F
#define S2MPU15_PM2_M_SEL_DVS_EN3		0x80
#define S2MPU15_PM2_M_SEL_DVS_EN4		0x81
#define S2MPU15_PM2_M_SEL_DVS_EN5		0x82
#define S2MPU15_PM2_M_SEL_DVS_EN6		0x83
#define S2MPU15_PM2_M_SEL_DVS_EN7		0x84
#define S2MPU15_PM2_M_SEL_DVS_EN8		0x85
#define S2MPU15_PM2_M_SEL_DVS_EN9		0x86
#define S2MPU15_PM2_OFF_CTRL1			0x87
#define S2MPU15_PM2_OFF_CTRL2			0x88
#define S2MPU15_PM2_OFF_CTRL3			0x89
#define S2MPU15_PM2_OFF_CTRL4			0x8A
#define S2MPU15_PM2_OFF_CTRL5			0x8B
#define S2MPU15_PM2_OFF_CTRL6			0x8C
#define S2MPU15_PM2_OFF_CTRL7			0x8D
#define S2MPU15_PM2_PSI_CTRL3			0x95
#define S2MPU15_PM2_LDO_OI_CTRL1		0x97
#define S2MPU15_PM2_LDO_OI_CTRL2		0x98

#define S2MPU15_COTP2_PLATFORM_ID		0xC6

/* PMIC ADDRESS: OOTP1_bitmap */
#define S2MPU15_PM1_GPIO0_SET			0xEB // Check bitmap and name
#define S2MPU15_PM1_GPIO1_SET			0xEC
#define S2MPU15_PM1_GPIO_STATUS			0xEE
#define S2MPU15_PM1_GPIO_INTM			0xEF
#define S2MPU15_PM1_GPIO_INT			0xF0

/* POWER-KEY MASK */
#define S2MPU15_STATUS1_PWRON		(1 << 0)
#define S2MPU15_PWRKEY_PRESS		(1 << 1)
#define S2MPU15_PWRKEY_RELEASE		(1 << 0)

/* VOL-DOWN-KEY MASK */
#define S2MPU15_STATUS1_MRB		(1 << 4)
#define S2MPU15_VOLDN_PRESS		(1 << 7)
#define S2MPU15_VOLDN_RELEASE		(1 << 6)

/* MEM_SEL MASK */
#define S2MPU15_MEM_SEL_STATUS		(1 << 0)

/* INST_ACOK_EN, JIG_REBOOT_EN  */
#define S2MPU15_PM1_JIG_REBOOT_EN_SHIFT		(7)
#define S2MPU15_PM1_JIG_REBOOT_EN_MASK		(0x01 << S2MPU15_PM1_JIG_REBOOT_EN_SHIFT)

#define S2MPU15_PM1_INST_ACOK_EN_SHIFT		(2)
#define S2MPU15_PM1_INST_ACOK_EN_MASK		(0x01 << S2MPU15_PM1_INST_ACOK_EN_SHIFT)

/* SMPLWARN_LEVEL */
#define S2MPU15_PM1_SMPLWARN_LEVEL_SHIFT	(5)
#define S2MPU15_PM1_SMPLWARN_LEVEL_MASK		(0x7 << S2MPU15_PM1_SMPLWARN_LEVEL_SHIFT)

/* GPIO BIT */
/* Samsung specific pin configurations */
#define S2MPU15_GPIO_OEN_SHIFT			(6)
#define S2MPU15_GPIO_OEN_MASK			(0x01 << S2MPU15_GPIO_OEN_SHIFT)

#define S2MPU15_GPIO_OUT_SHIFT			(5)
#define S2MPU15_GPIO_OUT_MASK			(0x01 << S2MPU15_GPIO_OUT_SHIFT)

#define S2MPU15_GPIO_PULL_SHIFT			(3)
#define S2MPU15_GPIO_PULL_MASK			(0x03 << S2MPU15_GPIO_PULL_SHIFT)

#define S2MPU15_GPIO_DRV_STR_SHIFT		(0)
#define S2MPU15_GPIO_DRV_STR_MASK		(0x07 << S2MPU15_GPIO_DRV_STR_SHIFT)

#endif /* __LINUX_S2MPU15_REGISTER_H */
