Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Mar  3 16:07:48 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ring_counter_timing_summary_routed.rpt -pb ring_counter_timing_summary_routed.pb -rpx ring_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : ring_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.742        0.000                      0                    4        0.228        0.000                      0                    4        9.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            18.742        0.000                      0                    4        0.228        0.000                      0                    4        9.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.742ns  (required time - arrival time)
  Source:                 shift_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin fall@30.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        1.199ns  (logic 0.524ns (43.685%)  route 0.675ns (56.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 35.126 - 30.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 15.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.524    15.960 r  shift_reg[2]/Q
                         net (fo=2, routed)           0.675    16.636    Q_OBUF[2]
    SLICE_X64Y84         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   30.000    30.000 f  
    C15                                               0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    31.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    33.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.500    35.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.311    35.436    
                         clock uncertainty           -0.035    35.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.023    35.378    shift_reg[3]
  -------------------------------------------------------------------
                         required time                         35.378    
                         arrival time                         -16.636    
  -------------------------------------------------------------------
                         slack                                 18.742    

Slack (MET) :             18.868ns  (required time - arrival time)
  Source:                 shift_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin fall@30.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        1.056ns  (logic 0.524ns (49.602%)  route 0.532ns (50.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 35.126 - 30.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 15.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.524    15.960 r  shift_reg[0]/Q
                         net (fo=2, routed)           0.532    16.493    Q_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   30.000    30.000 f  
    C15                                               0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    31.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    33.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.500    35.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.311    35.436    
                         clock uncertainty           -0.035    35.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.040    35.361    shift_reg[1]
  -------------------------------------------------------------------
                         required time                         35.361    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                 18.868    

Slack (MET) :             18.886ns  (required time - arrival time)
  Source:                 shift_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin fall@30.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        1.055ns  (logic 0.524ns (49.646%)  route 0.531ns (50.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 35.126 - 30.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 15.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.524    15.960 r  shift_reg[1]/Q
                         net (fo=2, routed)           0.531    16.492    Q_OBUF[1]
    SLICE_X64Y84         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   30.000    30.000 f  
    C15                                               0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    31.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    33.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.500    35.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.311    35.436    
                         clock uncertainty           -0.035    35.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.023    35.378    shift_reg[2]
  -------------------------------------------------------------------
                         required time                         35.378    
                         arrival time                         -16.492    
  -------------------------------------------------------------------
                         slack                                 18.886    

Slack (MET) :             19.071ns  (required time - arrival time)
  Source:                 shift_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin fall@30.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.868ns  (logic 0.524ns (60.359%)  route 0.344ns (39.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 35.126 - 30.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 15.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.524    15.960 r  shift_reg[3]/Q
                         net (fo=2, routed)           0.344    16.304    Q_OBUF[3]
    SLICE_X64Y84         FDRE                                         r  shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   30.000    30.000 f  
    C15                                               0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    31.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    33.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.500    35.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.311    35.436    
                         clock uncertainty           -0.035    35.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)       -0.026    35.375    shift_reg[0]
  -------------------------------------------------------------------
                         required time                         35.375    
                         arrival time                         -16.304    
  -------------------------------------------------------------------
                         slack                                 19.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 shift_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@10.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.361%)  route 0.124ns (42.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 11.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167    11.800 r  shift_reg[3]/Q
                         net (fo=2, routed)           0.124    11.924    Q_OBUF[3]
    SLICE_X64Y84         FDRE                                         r  shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.855    12.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.522    11.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.063    11.696    shift_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.696    
                         arrival time                          11.924    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 shift_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@10.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.349ns  (logic 0.167ns (47.786%)  route 0.182ns (52.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 11.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167    11.800 r  shift_reg[1]/Q
                         net (fo=2, routed)           0.182    11.982    Q_OBUF[1]
    SLICE_X64Y84         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.855    12.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.522    11.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.067    11.700    shift_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.700    
                         arrival time                          11.982    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 shift_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@10.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.349ns  (logic 0.167ns (47.795%)  route 0.182ns (52.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 11.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167    11.800 r  shift_reg[0]/Q
                         net (fo=2, routed)           0.182    11.982    Q_OBUF[0]
    SLICE_X64Y84         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.855    12.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.522    11.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.056    11.689    shift_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.689    
                         arrival time                          11.982    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 shift_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@10.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.512ns  (logic 0.167ns (32.586%)  route 0.345ns (67.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 11.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167    11.800 r  shift_reg[2]/Q
                         net (fo=2, routed)           0.345    12.145    Q_OBUF[2]
    SLICE_X64Y84         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.855    12.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.522    11.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.067    11.700    shift_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.700    
                         arrival time                          12.145    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y84    shift_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y84    shift_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y84    shift_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y84    shift_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    shift_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.177ns  (logic 4.036ns (43.977%)  route 5.141ns (56.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.524    15.960 r  shift_reg[2]/Q
                         net (fo=2, routed)           5.141    21.102    Q_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512    24.613 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.613    Q[2]
    A16                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 4.036ns (70.497%)  route 1.689ns (29.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.524    15.960 r  shift_reg[0]/Q
                         net (fo=2, routed)           1.689    17.650    Q_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512    21.162 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.162    Q[0]
    M3                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 4.034ns (70.663%)  route 1.675ns (29.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.524    15.960 r  shift_reg[3]/Q
                         net (fo=2, routed)           1.675    17.635    Q_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.510    21.146 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.146    Q[3]
    K3                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.565ns  (logic 4.027ns (72.369%)  route 1.538ns (27.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.524    15.960 r  shift_reg[1]/Q
                         net (fo=2, routed)           1.538    17.498    Q_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.503    21.001 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.001    Q[1]
    L3                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.371ns (82.413%)  route 0.293ns (17.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167    11.800 r  shift_reg[1]/Q
                         net (fo=2, routed)           0.293    12.092    Q_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.204    13.297 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.297    Q[1]
    L3                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.380ns (80.228%)  route 0.340ns (19.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167    11.800 r  shift_reg[0]/Q
                         net (fo=2, routed)           0.340    12.140    Q_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213    13.353 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.353    Q[0]
    M3                                                                r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.378ns (80.079%)  route 0.343ns (19.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167    11.800 r  shift_reg[3]/Q
                         net (fo=2, routed)           0.343    12.143    Q_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.211    13.354 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.354    Q[3]
    K3                                                                r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.417ns  (logic 1.380ns (40.380%)  route 2.037ns (59.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  shift_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.167    11.800 r  shift_reg[2]/Q
                         net (fo=2, routed)           2.037    13.837    Q_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213    15.050 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.050    Q[2]
    A16                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------





