<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='274' ll='277' type='static int llvm::TargetRegisterInfo::stackSlot2Index(unsigned int Reg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='273'>/// Compute the frame index from a register value representing a stack slot.</doc>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='224' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring15InitializeSlotsEv'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='271' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring9ColorSlotEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='333' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring10ColorSlotsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='346' u='c' c='_ZN12_GLOBAL__N_117StackSlotColoring10ColorSlotsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='95' u='c' c='_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='255' u='c' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders8RegistercvN4llvm14MachineOperandEEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='110' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo14getRegMaskBitsEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='128' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo12getMaskUnitsEj'/>
