# 1 "arch/arm64/boot/dts/rockchip/overlays/rk3588-spi0-m2-cs0-mcp2515-8mhz.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/rockchip/overlays/rk3588-spi0-m2-cs0-mcp2515-8mhz.dts"
/dts-v1/;
/plugin/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 5 "arch/arm64/boot/dts/rockchip/overlays/rk3588-spi0-m2-cs0-mcp2515-8mhz.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/rockchip.h" 1
# 6 "arch/arm64/boot/dts/rockchip/overlays/rk3588-spi0-m2-cs0-mcp2515-8mhz.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 7 "arch/arm64/boot/dts/rockchip/overlays/rk3588-spi0-m2-cs0-mcp2515-8mhz.dts" 2

/ {
 metadata {
  title = "Enable MCP2515 with 8MHz external clock on SPI0-M2 over CS0";
  compatible = "radxa,rock-5b", "radxa,rock-5b-plus", "radxa,rock-5t", "radxa,nx5-io", "radxa,cm5-rpi-cm4-io";
  category = "misc";
  exclusive = "GPIO1_B2", "GPIO1_B1", "GPIO1_B3", "GPIO1_B4", "GPIO1_B5";
  description = "Provide support for Microchip MCP2515 SPI CAN controller.
Assumes 8MHz external clock.
Uses Pin 26 (GPIO1_B5) for INT.";
 };
};

&spi0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&spi0m2_pins &spi0m2_cs0>;
 #address-cells = <1>;
 #size-cells = <0>;
 max-freq = <1000000>;

 can0: mcp2515@0 {
  status = "okay";
  compatible = "microchip,mcp2515";
  reg = <0>;
  spi-max-frequency = <1000000>;

  pinctrl-names = "default";
  pinctrl-0 = <&mcp2515_int_pins>;

  interrupt-parent = <&gpio1>;
  interrupts = <13 2>;

  clocks = <&can0_osc>;
  vdd-supply = <&vcc_3v3_s3>;
  xceiver-supply = <&vcc_3v3_s3>;
 };
};

&pinctrl {
 mcp2515 {
  mcp2515_int_pins: mcp2515-int-pins {
   rockchip,pins = <1 13 0 &pcfg_pull_none>;
  };
 };
};

&{/} {
 can0_osc: can0-osc {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <8000000>;
 };
};
