
           Lattice Mapping Report File for Design Module 'toplcd00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     lcd00_lcd00.ngd -o lcd00_lcd00_map.ncd -pr lcd00_lcd00.prf -mp
     lcd00_lcd00.mrp -lpf C:/Users/Jorge Castillo/Documents/ESCOM/5/Arquitectura
     /2/Practicas/expoESCOM/lcd00/lcd00_lcd00_synplify.lpf -lpf C:/Users/Jorge
     Castillo/Documents/ESCOM/5/Arquitectura/2/Practicas/expoESCOM/lcd00.lpf -c
     0 -gui -msgset C:/Users/Jorge
     Castillo/Documents/ESCOM/5/Arquitectura/2/Practicas/expoESCOM/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  06/06/18  08:50:05

Design Summary
--------------

   Number of registers:     80 out of  7209 (1%)
      PFU registers:           80 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       130 out of  3432 (4%)
      SLICEs as Logic/ROM:    130 out of  3432 (4%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         13 out of  3432 (0%)
   Number of LUT4s:        256 out of  6864 (4%)
      Number used as logic LUTs:        230
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 86 + 4(JTAG) out of 115 (78%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net L00.sclk_0_0: 48 loads, 48 rising, 0 falling (Driver: L00/D00/OSCInst0

                                    Page 1




Design:  toplcd00                                      Date:  06/06/18  08:50:05

Design Summary (cont)
---------------------
     )
     Net L08/out7seg08: 1 loads, 1 rising, 0 falling (Driver:
     L08/muestra.out7seg08_0_a4 )
     Net L08/out7seg09: 2 loads, 2 rising, 0 falling (Driver:
     L08/muestra.out7seg09_0_a4 )
   Number of Clock Enables:  6
     Net L08/un1_inanillo0_8_i_0_RNI3LC8: 2 loads, 2 LSLICEs
     Net un1_outdiv_1_sqmuxa_i_0_0_RNI19MU: 8 loads, 8 LSLICEs
     Net L04/outwordd_1_cnv[0]: 4 loads, 4 LSLICEs
     Net L03/un2_outcontcd_c4_RNIPPJT1: 2 loads, 2 LSLICEs
     Net L02/outWordc_19_i_0_o2_RNIBR3F2[4]: 4 loads, 4 LSLICEs
     Net L02/outFlagc_RNO: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net L08/out7seg08 merged into GSR:  6
   Number of LSRs:  6
     Net L08/out7seg09: 4 loads, 4 LSLICEs
     Net L08/N_7_i: 2 loads, 2 LSLICEs
     Net un1_outdiv_1_sqmuxa_i_0_0_RNI8NA41: 8 loads, 8 LSLICEs
     Net un1_outdiv_1_sqmuxa_i_0_0_RNIPT5F1: 6 loads, 6 LSLICEs
     Net un1_outdiv_1_sqmuxa_i_0_0_RNI3T481: 1 loads, 1 LSLICEs
     Net L00/D01/N_6_i: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net inadc00_c[3]: 63 loads
     Net inadc00_c[2]: 62 loads
     Net inadc00_c[1]: 60 loads
     Net inadc00_c[0]: 51 loads
     Net inadc00_c[4]: 40 loads
     Net inadc00_c[5]: 35 loads
     Net reset0_c: 28 loads
     Net inadc00_c[6]: 27 loads
     Net inadc00_c[7]: 27 loads
     Net un1_outdiv_1_sqmuxa_i_0_0_RNI19MU: 23 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'L08/out7seg08' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| outcr00[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inadc00[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  toplcd00                                      Date:  06/06/18  08:50:05

IO (PIO) Attributes (cont)
--------------------------
| ENled0              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| EN0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RS0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RW0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[4]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontdata0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[4]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[3]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[2]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[1]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcontconfig0[0]   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[7]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  toplcd00                                      Date:  06/06/18  08:50:05

IO (PIO) Attributes (cont)
--------------------------
| outword0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcontdata0    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagdata0        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagconfig0      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soutFlagcontconfig0 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg00[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg00[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg00[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg00[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg00[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg00[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg00[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inadc00[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inadc00[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inadc00[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inadc00[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inadc00[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inadc00[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inadc00[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outfan00[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  toplcd00                                      Date:  06/06/18  08:50:05

IO (PIO) Attributes (cont)
--------------------------
| outfan00[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[23]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[22]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[21]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[20]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[19]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[18]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[17]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[16]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[15]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[14]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[13]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[12]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[11]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[10]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[9]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[8]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outlevel00[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcr00[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcr00[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcr00[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 5




Design:  toplcd00                                      Date:  06/06/18  08:50:05


Removed logic
-------------

Block L00/GND undriven or does not drive anything - clipped.
Block L00/VCC undriven or does not drive anything - clipped.
Block L00/D00/VCC undriven or does not drive anything - clipped.
Block L00/D01/VCC undriven or does not drive anything - clipped.
Block L01/GND undriven or does not drive anything - clipped.
Block L01/VCC undriven or does not drive anything - clipped.
Block L02/VCC undriven or does not drive anything - clipped.
Block L02/GND undriven or does not drive anything - clipped.
Block L03/GND undriven or does not drive anything - clipped.
Block L03/VCC undriven or does not drive anything - clipped.
Block L04/GND undriven or does not drive anything - clipped.
Block L04/VCC undriven or does not drive anything - clipped.
Block L05/VCC undriven or does not drive anything - clipped.
Block L05/GND undriven or does not drive anything - clipped.
Block L07/GND undriven or does not drive anything - clipped.
Block L07/VCC undriven or does not drive anything - clipped.
Block L08/GND undriven or does not drive anything - clipped.
Signal L00/D01/un1_outdiv_1_sqmuxa_i_0_am undriven or does not drive anything -
     clipped.
Signal L00/D00/GND undriven or does not drive anything - clipped.
Signal L00/D01/GND undriven or does not drive anything - clipped.
Signal L00/D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal L00/D01/un2_sdiv_s_23_0_S1 undriven or does not drive anything - clipped.
     
Signal L00/D01/un2_sdiv_s_23_0_COUT undriven or does not drive anything -
     clipped.
Signal L00/D01/un2_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal L00/D01/N_1 undriven or does not drive anything - clipped.
Block L00/D01/un1_outdiv_1_sqmuxa_i_0_am was optimized away.
Block L00/D00/GND was optimized away.
Block L00/D01/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                L00/D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     L00.sclk_0_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: L00/D00/OSCInst0
         Type: OSCH

                                    Page 6




Design:  toplcd00                                      Date:  06/06/18  08:50:05


GSR Usage
---------

GSR Component:
   The local reset signal 'L08/out7seg08' of the design has been inferred as
        Global Set Reset (GSR). The reset signal used for GSR control is
        'L08/out7seg08'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components on inferred reset domain with GSR Property disabled
--------------------------------------------------------------

     These components have the GSR property set to DISABLED and are on the
     inferred reset domain. The components will respond to the reset signal
     'L08/out7seg08' via the local reset on the component and not the GSR
     component.

     Type and number of components of the type: 
   Register = 2 

     Type and instance name of component: 
   Register : L08/out7seg0_1_2_.res_lat
   Register : L08/out7seg0_1_3_.res_lat

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 60 MB
        





















                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
