#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  8 15:32:43 2021
# Process ID: 9920
# Current directory: C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5100 C:\Users\User\Desktop\New folder\Final_Project\Fianl_Projact\Fianl_Projact.xpr
# Log file: C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/vivado.log
# Journal file: C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/Sim/TB_Add_Sub_unit.vhd', nor could it be found using path 'C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/Sim/TB_Add_Sub_unit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/Instruction Decoder/Sim/Instruction_Decoder_sim.vhd', nor could it be found using path 'C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/Instruction Decoder/Sim/Instruction_Decoder_sim.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/3-bit-adder/3 bit adder/Sources/sim_1/new/Adder_3_bit_sim.vhd', nor could it be found using path 'C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/3-bit-adder/3 bit adder/Sources/sim_1/new/Adder_3_bit_sim.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/2 way 3 bit MUX/2 way 3 bit MUX.srcs/sim_1/new/MUX_2_way_3_bit_sim.vhd', nor could it be found using path 'C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/2 way 3 bit MUX/2 way 3 bit MUX.srcs/sim_1/new/MUX_2_way_3_bit_sim.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/Program ROM/Sim/Program_ROM_Sim.vhd', nor could it be found using path 'C:/Users/User/Documents/GitHub/NanoProcessor/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/Program ROM/Sim/Program_ROM_Sim.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 791.875 ; gain = 69.422
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/3-bit-adder/3 bit adder/Sources/sim_1/new/Adder_3_bit_sim.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/Instruction Decoder/Sim/Instruction_Decoder_sim.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/2 way 3 bit MUX/2 way 3 bit MUX.srcs/sim_1/new/MUX_2_way_3_bit_sim.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/Program ROM/Sim/Program_ROM_Sim.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/Sim/TB_Add_Sub_unit.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/3-bit-adder/3 bit adder/Sources/sim_1/new/Adder_3_bit_sim.vhd} {C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/Instruction Decoder/Sim/Instruction_Decoder_sim.vhd} {C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/2 way 3 bit MUX/2 way 3 bit MUX.srcs/sim_1/new/MUX_2_way_3_bit_sim.vhd} {C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/NanoProcessor/Program ROM/Sim/Program_ROM_Sim.vhd} {C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/Sim/TB_Add_Sub_unit.vhd}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Add_Sub_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_3_to_8_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Desktop/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/MUX_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/MUX_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Mux_2way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramRom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/RegisterBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/tri_state_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_state_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/tri_state_buffer_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_state_buffer_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/new/NanoProcessor_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3979bdd0f97246b59bfc8905bb43a93d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_sim_behav xil_defaultlib.NanoProcessor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clock [slow_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8_MUX [decoder_3_to_8_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.tri_state_buffer [tri_state_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_Sub_unit [add_sub_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tri_state_buffer_3bit [tri_state_buffer_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramRom [programrom_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_sim
Built simulation snapshot NanoProcessor_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_sim_behav -key {Behavioral:sim_1:Functional:NanoProcessor_sim} -tclbatch {NanoProcessor_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source NanoProcessor_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 833.719 ; gain = 17.801
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 833.719 ; gain = 18.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
