@W: MT531 :"/home/tumo/fpga-workspace/shift-register/work/verilog/cu_top_0.v":52:4:52:5|Found signal identified as System clock which controls 8 sequential elements including sr_data_to_send[7:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
