# Booth's Multiplier Analysis

ğŸ”· Aim: Design and Comparative Analysis of 8-bit Booth Multiplier with Counter-Based and FSM-Based Control using Verilog HDL.

ğŸ”· Comparison: 
| Feature           | Without FSM        | With FSM       |
| ----------------- | ------------------ | ---------------|
| Control           | Counter            | State Machine  |
| Readability       | Low                | High           |
| Modularity        | Poor               | Better         |
| Control Path      | Not separated      | Separated      |
| Datapath          | Mixed with control | Separated      | 
| Scalability       | Difficult          | Easy           |
| Debugging         | Hard               | Easy           |
| Reusability       | Low                | High           |
| Industry Standard | âŒ No              | âœ” Yes         |            

ğŸ”· Structural Difference

Without FSM:

      Always Block
         â†“
      Counter decides everything
         â†“
      ADD / SUB / SHIFT mixed

With FSM:

      FSM (Control Path)
              â†“
      Generates control signals
              â†“
      Datapath executes operation

      
ğŸ”· Hardware Performance:

| Parameter  | Without FSM | With FSM |
| ---------- | ----------- | -------- |
| LUTs Used  | ?           | ?        |
| Flip-Flops | ?           | ?        |
| Delay      | ?           | ?        |
| Power      | ?           | ?        |
| Slack      | ?           | ?        |
| Area       | ?           | ?        |

ğŸ”· Output Waveform of Counter Controlled Base Booth's Multiplier:
<img width="831" height="401" alt="image" src="https://github.com/user-attachments/assets/4a1ce82f-f0ca-449a-a1af-e4a6fc621771" />




