

#ifndef __HISI_CUSTOMIZE_NVRAM_CONFIG_HI1103_H__
#define __HISI_CUSTOMIZE_NVRAM_CONFIG_HI1103_H__

#include "hisi_customize_wifi_hi1103.h"

/* 定制化 NVRAM PARAMS INDEX */
typedef enum {
    NVRAM_PARAMS_INDEX_0,
    NVRAM_PARAMS_INDEX_1,
    NVRAM_PARAMS_INDEX_2,
    NVRAM_PARAMS_INDEX_3,
    NVRAM_PARAMS_INDEX_4,
    NVRAM_PARAMS_INDEX_5,
    NVRAM_PARAMS_INDEX_6,
    NVRAM_PARAMS_INDEX_7,
    NVRAM_PARAMS_INDEX_8,
    NVRAM_PARAMS_INDEX_9,
    NVRAM_PARAMS_INDEX_10,
    NVRAM_PARAMS_INDEX_11,
    /* 2.4g 5g 20M mcs9
      2.4g 5g 20M mcs10 11
      2.4g 5g 40M mcs10 11
      2.4g 5g 80M mcs10 11
      5g 160M mcs0~3
      5g 160M mcs10~11 */
    NVRAM_PARAMS_INDEX_12,
    NVRAM_PARAMS_INDEX_13,
    NVRAM_PARAMS_INDEX_14,
    NVRAM_PARAMS_INDEX_15,
    NVRAM_PARAMS_INDEX_16,
    NVRAM_PARAMS_INDEX_17,
    /* DPD打开时mcs7~mcs11
       发射功率 */
    NVRAM_PARAMS_INDEX_DPD_0,
    NVRAM_PARAMS_INDEX_DPD_1,
    NVRAM_PARAMS_INDEX_DPD_2,
    /* 11B与OFDM功率差 */
    NVRAM_PARAMS_INDEX_11B_OFDM_DELT_POW,
    /* 5G 功率与IQ校准UPC上限值 */
    NVRAM_PARAMS_INDEX_IQ_MAX_UPC,
    /* 2G 低功率修正值 */
    NVRAM_PARAMS_INDEX_2G_LOW_POW_AMEND,
    NVRAM_PARAMS_TXPWR_INDEX_BUTT,
    NVRAM_PARAMS_INDEX_19, /* 2.4g基准发射功率 */
    NVRAM_PARAMS_INDEX_20, /* 5g基准发射功率 */
    NVRAM_PARAMS_INDEX_21, /* 双rf，slave 2.4g基准发射功率 */
    NVRAM_PARAMS_INDEX_22, /* 双rf，slave 5g基准发射功率 */
    NVRAM_PARAMS_BASE_INDEX_BUTT,
    /* MIMO基准发射功率差值 */
    NVRAM_PARAMS_INDEX_DELT_BASE_POWER_23,
    NVRAM_PARAMS_INDEX_24_RSV,
    /* FCC边带最大目标发射功率 */
    NVRAM_PARAMS_FCC_START_INDEX,
    NVRAM_PARAMS_INDEX_25 = NVRAM_PARAMS_FCC_START_INDEX,
    NVRAM_PARAMS_INDEX_26,
    NVRAM_PARAMS_INDEX_27,
    NVRAM_PARAMS_INDEX_28,
    NVRAM_PARAMS_INDEX_29,
    NVRAM_PARAMS_INDEX_30,
    NVRAM_PARAMS_INDEX_31,
    NVRAM_PARAMS_INDEX_32,
    NVRAM_PARAMS_INDEX_33,
    NVRAM_PARAMS_INDEX_34,
    NVRAM_PARAMS_INDEX_35,
    NVRAM_PARAMS_INDEX_36,
    NVRAM_PARAMS_INDEX_37,
    NVRAM_PARAMS_INDEX_38,
    NVRAM_PARAMS_INDEX_39,
    NVRAM_PARAMS_INDEX_40,
    NVRAM_PARAMS_INDEX_41,
    NVRAM_PARAMS_INDEX_42,
    NVRAM_PARAMS_INDEX_43,
    NVRAM_PARAMS_INDEX_44,
    NVRAM_PARAMS_FCC_END_INDEX_BUTT,
    /* CE边带最大目标发射功率 */
    NVRAM_PARAMS_CE_START_INDEX,
    NVRAM_PARAMS_INDEX_CE_0 = NVRAM_PARAMS_CE_START_INDEX,
    NVRAM_PARAMS_INDEX_CE_1,
    NVRAM_PARAMS_INDEX_CE_2,
    NVRAM_PARAMS_INDEX_CE_3,
    NVRAM_PARAMS_INDEX_CE_4,
    NVRAM_PARAMS_INDEX_CE_5,
    NVRAM_PARAMS_INDEX_CE_6,
    NVRAM_PARAMS_INDEX_CE_7,
    NVRAM_PARAMS_INDEX_CE_8,
    NVRAM_PARAMS_INDEX_CE_9,
    NVRAM_PARAMS_INDEX_CE_10,
    NVRAM_PARAMS_INDEX_CE_11,
    NVRAM_PARAMS_INDEX_CE_12,
    NVRAM_PARAMS_INDEX_CE_13,
    NVRAM_PARAMS_INDEX_CE_14,
    NVRAM_PARAMS_INDEX_CE_15,
    NVRAM_PARAMS_INDEX_CE_16,
    NVRAM_PARAMS_INDEX_CE_17,
    NVRAM_PARAMS_INDEX_CE_18,
    NVRAM_PARAMS_INDEX_CE_19,
    NVRAM_PARAMS_CE_END_INDEX_BUTT,
    /* FCC C1边带最大目标发射功率 */
    NVRAM_PARAMS_FCC_C1_START_INDEX,
    NVRAM_PARAMS_INDEX_25_C1 = NVRAM_PARAMS_FCC_C1_START_INDEX,
    NVRAM_PARAMS_INDEX_26_C1,
    NVRAM_PARAMS_INDEX_27_C1,
    NVRAM_PARAMS_INDEX_28_C1,
    NVRAM_PARAMS_INDEX_29_C1,
    NVRAM_PARAMS_INDEX_30_C1,
    NVRAM_PARAMS_INDEX_31_C1,
    NVRAM_PARAMS_INDEX_32_C1,
    NVRAM_PARAMS_INDEX_33_C1,
    NVRAM_PARAMS_INDEX_34_C1,
    NVRAM_PARAMS_INDEX_35_C1,
    NVRAM_PARAMS_INDEX_36_C1,
    NVRAM_PARAMS_INDEX_37_C1,
    NVRAM_PARAMS_INDEX_38_C1,
    NVRAM_PARAMS_INDEX_39_C1,
    NVRAM_PARAMS_INDEX_40_C1,
    NVRAM_PARAMS_INDEX_41_C1,
    NVRAM_PARAMS_INDEX_42_C1,
    NVRAM_PARAMS_INDEX_43_C1,
    NVRAM_PARAMS_INDEX_44_C1,
    NVRAM_PARAMS_FCC_C1_END_INDEX_BUTT,
    /* CE C1边带最大目标发射功率 */
    NVRAM_PARAMS_CE_C1_START_INDEX,
    NVRAM_PARAMS_INDEX_CE_0_C1 = NVRAM_PARAMS_CE_C1_START_INDEX,
    NVRAM_PARAMS_INDEX_CE_1_C1,
    NVRAM_PARAMS_INDEX_CE_2_C1,
    NVRAM_PARAMS_INDEX_CE_3_C1,
    NVRAM_PARAMS_INDEX_CE_4_C1,
    NVRAM_PARAMS_INDEX_CE_5_C1,
    NVRAM_PARAMS_INDEX_CE_6_C1,
    NVRAM_PARAMS_INDEX_CE_7_C1,
    NVRAM_PARAMS_INDEX_CE_8_C1,
    NVRAM_PARAMS_INDEX_CE_9_C1,
    NVRAM_PARAMS_INDEX_CE_10_C1,
    NVRAM_PARAMS_INDEX_CE_11_C1,
    NVRAM_PARAMS_INDEX_CE_12_C1,
    NVRAM_PARAMS_INDEX_CE_13_C1,
    NVRAM_PARAMS_INDEX_CE_14_C1,
    NVRAM_PARAMS_INDEX_CE_15_C1,
    NVRAM_PARAMS_INDEX_CE_16_C1,
    NVRAM_PARAMS_INDEX_CE_17_C1,
    NVRAM_PARAMS_INDEX_CE_18_C1,
    NVRAM_PARAMS_INDEX_CE_19_C1,
    NVRAM_PARAMS_CE_C1_END_INDEX_BUTT,
    /* SAR CONTROL */
    NVRAM_PARAMS_SAR_START_INDEX,
    NVRAM_PARAMS_INDEX_45 = NVRAM_PARAMS_SAR_START_INDEX,
    NVRAM_PARAMS_INDEX_46,
    NVRAM_PARAMS_INDEX_47,
    NVRAM_PARAMS_INDEX_48,
    NVRAM_PARAMS_INDEX_49,
    NVRAM_PARAMS_INDEX_50,
    NVRAM_PARAMS_INDEX_51,
    NVRAM_PARAMS_INDEX_52,
    NVRAM_PARAMS_INDEX_53,
    NVRAM_PARAMS_INDEX_54,
    NVRAM_PARAMS_INDEX_55,
    NVRAM_PARAMS_INDEX_56,
    NVRAM_PARAMS_INDEX_57,
    NVRAM_PARAMS_INDEX_58,
    NVRAM_PARAMS_INDEX_59,
    NVRAM_PARAMS_INDEX_60,
    NVRAM_PARAMS_INDEX_61,
    NVRAM_PARAMS_INDEX_62,
    NVRAM_PARAMS_INDEX_63,
    NVRAM_PARAMS_INDEX_64,
    NVRAM_PARAMS_INDEX_65,
    NVRAM_PARAMS_INDEX_66,
    NVRAM_PARAMS_INDEX_67,
    NVRAM_PARAMS_INDEX_68,
    NVRAM_PARAMS_INDEX_69,
    NVRAM_PARAMS_INDEX_70,
    NVRAM_PARAMS_INDEX_71,
    NVRAM_PARAMS_INDEX_72,
    NVRAM_PARAMS_INDEX_73,
    NVRAM_PARAMS_INDEX_74,
    NVRAM_PARAMS_INDEX_75,
    NVRAM_PARAMS_INDEX_76,
    NVRAM_PARAMS_INDEX_77,
    NVRAM_PARAMS_INDEX_78,
    NVRAM_PARAMS_INDEX_79,
    NVRAM_PARAMS_INDEX_80,
    NVRAM_PARAMS_INDEX_81,
    NVRAM_PARAMS_INDEX_82,
    NVRAM_PARAMS_INDEX_83,
    NVRAM_PARAMS_INDEX_84,
    NVRAM_PARAMS_SAR_END_INDEX_BUTT,
    /* SAR CONTROL C1 */
    NVRAM_PARAMS_SAR_C1_START_INDEX,
    NVRAM_PARAMS_INDEX_45_C1 = NVRAM_PARAMS_SAR_C1_START_INDEX,
    NVRAM_PARAMS_INDEX_46_C1,
    NVRAM_PARAMS_INDEX_47_C1,
    NVRAM_PARAMS_INDEX_48_C1,
    NVRAM_PARAMS_INDEX_49_C1,
    NVRAM_PARAMS_INDEX_50_C1,
    NVRAM_PARAMS_INDEX_51_C1,
    NVRAM_PARAMS_INDEX_52_C1,
    NVRAM_PARAMS_INDEX_53_C1,
    NVRAM_PARAMS_INDEX_54_C1,
    NVRAM_PARAMS_INDEX_55_C1,
    NVRAM_PARAMS_INDEX_56_C1,
    NVRAM_PARAMS_INDEX_57_C1,
    NVRAM_PARAMS_INDEX_58_C1,
    NVRAM_PARAMS_INDEX_59_C1,
    NVRAM_PARAMS_INDEX_60_C1,
    NVRAM_PARAMS_INDEX_61_C1,
    NVRAM_PARAMS_INDEX_62_C1,
    NVRAM_PARAMS_INDEX_63_C1,
    NVRAM_PARAMS_INDEX_64_C1,
    NVRAM_PARAMS_INDEX_65_C1,
    NVRAM_PARAMS_INDEX_66_C1,
    NVRAM_PARAMS_INDEX_67_C1,
    NVRAM_PARAMS_INDEX_68_C1,
    NVRAM_PARAMS_INDEX_69_C1,
    NVRAM_PARAMS_INDEX_70_C1,
    NVRAM_PARAMS_INDEX_71_C1,
    NVRAM_PARAMS_INDEX_72_C1,
    NVRAM_PARAMS_INDEX_73_C1,
    NVRAM_PARAMS_INDEX_74_C1,
    NVRAM_PARAMS_INDEX_75_C1,
    NVRAM_PARAMS_INDEX_76_C1,
    NVRAM_PARAMS_INDEX_77_C1,
    NVRAM_PARAMS_INDEX_78_C1,
    NVRAM_PARAMS_INDEX_79_C1,
    NVRAM_PARAMS_INDEX_80_C1,
    NVRAM_PARAMS_INDEX_81_C1,
    NVRAM_PARAMS_INDEX_82_C1,
    NVRAM_PARAMS_INDEX_83_C1,
    NVRAM_PARAMS_INDEX_84_C1,
    NVRAM_PARAMS_SAR_C1_END_INDEX_BUTT,

#ifdef _PRE_WLAN_FEATURE_TAS_ANT_SWITCH
    NVRAM_PARAMS_TAS_ANT_SWITCH_EN,
    /* TAS PWR CONTROL */
    NVRAM_PARAMS_TAS_PWR_CTRL,
#endif
    NVRAM_PARAMS_5G_FCC_CE_HIGH_BAND_MAX_PWR,
    NVRAM_PARAMS_INDEX_IQ_LPF_LVL,

    NVRAM_CFG_TPC_RU_POWER_20M_5G,
    NVRAM_CFG_TPC_RU_POWER_40M_5G,
    NVRAM_CFG_TPC_RU_POWER_80M_L_5G,
    NVRAM_CFG_TPC_RU_POWER_80M_H_5G,
    NVRAM_CFG_TPC_RU_POWER_160M_L_5G,
    NVRAM_CFG_TPC_RU_POWER_160M_H_5G,
    NVRAM_CFG_TPC_RU_POWER_20M_2G,
    NVRAM_CFG_TPC_RU_POWER_40M_0_2G,
    NVRAM_CFG_TPC_RU_POWER_40M_1_2G,

    NVRAM_CFG_TPC_RU_MAX_POWER_0_2G_MIMO,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_2G_MIMO,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_2G_C0,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_2G_C0,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_2G_C1,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_2G_C1,

    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B1,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B1,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B1,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B1,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B1,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B1,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B2,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B2,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B2,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B2,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B2,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B2,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B3,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B3,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B3,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B3,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B3,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B3,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B4,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B4,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B4,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B4,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B4,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B4,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B5,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B5,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B5,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B5,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B5,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B5,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B6,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B6,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B6,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B6,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B6,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B6,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B7,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B7,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B7,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B7,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B7,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B7,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B1_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B1_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B1_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B1_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B1_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B1_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B2_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B2_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B2_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B2_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B2_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B2_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B3_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B3_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B3_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B3_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B3_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B3_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B4_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B4_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B4_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B4_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B4_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B4_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B5_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B5_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B5_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B5_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B5_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B5_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B6_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B6_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B6_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B6_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B6_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B6_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B7_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B7_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B7_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B7_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B7_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B7_CE,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B1_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B1_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B1_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B1_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B1_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B1_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B2_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B2_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B2_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B2_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B2_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B2_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B3_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B3_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B3_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B3_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B3_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B3_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B4_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B4_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B4_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B4_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B4_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B4_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B5_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B5_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B5_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B5_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B5_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B5_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B6_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B6_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B6_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B6_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B6_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B6_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_MIMO_B7_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_MIMO_B7_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C0_B7_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C0_B7_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_0_5G_C1_B7_FCC,
    NVRAM_CFG_TPC_RU_MAX_POWER_1_5G_C1_B7_FCC,

    NVRAM_CFG_TPC_RU_MAX_POWER_2G,
    NVRAM_CFG_TPC_RU_MAX_POWER_5G,

    NVRAM_PARAMS_PWR_INDEX_BUTT,
} nvram_params_index;
wlan_cfg_cmd *hwifi_get_nvram_config(void);
void *hwifi_get_init_nvram_params(void);
void *hwifi_get_nvram_params(void);
void original_value_for_nvram_params(void);
int32_t hwifi_config_init_nvram(void);

#endif // hisi_customize_config_dts_hi1103.h
