<profile>

<section name = "Vivado HLS Report for 'image_filter'" level="0">
<item name = "Date">Thu Jun  4 17:29:31 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">image_filter</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.00, 6.47, 0.75</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_bus_AWVALID">in, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_AWREADY">out, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_AWADDR">in, 6, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_WVALID">in, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_WREADY">out, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_WDATA">in, 32, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_WSTRB">in, 4, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_ARVALID">in, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_ARREADY">out, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_ARADDR">in, 6, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_RVALID">out, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_RREADY">in, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_RDATA">out, 32, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_RRESP">out, 2, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_BVALID">out, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_BREADY">in, 1, s_axi, control_bus, scalar</column>
<column name="s_axi_control_bus_BRESP">out, 2, s_axi, control_bus, scalar</column>
</table>
</item>
</section>
</profile>
