Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp4/dff01_dff01_sch_tb_isim_beh.exe -prj /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp4/dff01_dff01_sch_tb_beh.prj work.dff01_dff01_sch_tb 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp4/../../../../Downloads/dff01TB.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp4/../../../../Downloads/dff01TB.vhd" Line 26: <dff01> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 113408 KB
Fuse CPU Usage: 960 ms
WARNING:Simulator:648 - "/home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp4/../../../../Downloads/dff01TB.vhd" Line 26. Instance dff01 is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity dff01_dff01_sch_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/nick/git-repos/Physics301-Fall2018-NL-RC/Lab7/Exp4/dff01_dff01_sch_tb_isim_beh.exe
Fuse Memory Usage: 686432 KB
Fuse CPU Usage: 1050 ms
GCC CPU Usage: 1900 ms
