module block
(
	input clk,
	input d,
	output reg q
);

	reg w;

	always @ (posedge clk) begin
		w = d;
		q = w;
	end
	endmodule

module non_block
(
	input clk,
	input d,
	output reg q
);

	reg w;

	always @ (posedge clk) begin
		w <= d;
		q <= w;
	end
	endmodule
