<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—ifu—el2_ifu_mem_ctl.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    19-09-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #fff100;">
        47.3%
    </td>
    <td class="headerCovSummaryEntry">
        166
    </td>
    <td class="headerCovSummaryEntry">
        351
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv__riscv_user_mode_rand_test
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ecff00;">
        53.6%
    </td>
    <td class="headerCovSummaryEntry">
        59
    </td>
    <td class="headerCovSummaryEntry">
        110
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : //********************************************************************************</span>
<span id="L2"><span class="lineNum">       2</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L3"><span class="lineNum">       3</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L4"><span class="lineNum">       4</span>              : //</span>
<span id="L5"><span class="lineNum">       5</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L6"><span class="lineNum">       6</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L7"><span class="lineNum">       7</span>              : // You may obtain a copy of the License at</span>
<span id="L8"><span class="lineNum">       8</span>              : //</span>
<span id="L9"><span class="lineNum">       9</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L10"><span class="lineNum">      10</span>              : //</span>
<span id="L11"><span class="lineNum">      11</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L12"><span class="lineNum">      12</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L13"><span class="lineNum">      13</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L14"><span class="lineNum">      14</span>              : // See the License for the specific language governing permissions and</span>
<span id="L15"><span class="lineNum">      15</span>              : // limitations under the License.</span>
<span id="L16"><span class="lineNum">      16</span>              : //********************************************************************************</span>
<span id="L17"><span class="lineNum">      17</span>              : </span>
<span id="L18"><span class="lineNum">      18</span>              : </span>
<span id="L19"><span class="lineNum">      19</span>              : //********************************************************************************</span>
<span id="L20"><span class="lineNum">      20</span>              : // Function: Icache , iccm  control</span>
<span id="L21"><span class="lineNum">      21</span>              : // BFF -&gt; F1 -&gt; F2 -&gt; A</span>
<span id="L22"><span class="lineNum">      22</span>              : //********************************************************************************</span>
<span id="L23"><span class="lineNum">      23</span>              : </span>
<span id="L24"><span class="lineNum">      24</span>              : module el2_ifu_mem_ctl</span>
<span id="L25"><span class="lineNum">      25</span>              : import el2_pkg::*;</span>
<span id="L26"><span class="lineNum">      26</span>              : #(</span>
<span id="L27"><span class="lineNum">      27</span>              : `include "el2_param.vh"</span>
<span id="L28"><span class="lineNum">      28</span>              :  )</span>
<span id="L29"><span class="lineNum">      29</span>              :   (</span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaGNC tlaBgGNC">      379354 :    input logic clk,                                                 // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L31"><span class="lineNum">      31</span> <span class="tlaGNC">      379354 :    input logic active_clk,                                          // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaGNC">      379354 :    input logic free_l2clk,                                          // Clock always.                  Through one clock header.  For flops with    second header built in.</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaGNC">           6 :    input logic rst_l,                                               // reset, active low</span></span>
<span id="L34"><span class="lineNum">      34</span>              : </span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC">        5404 :    input logic                       exu_flush_final,               // Flush from the pipeline., includes flush lower</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC">        1272 :    input logic                       dec_tlu_flush_lower_wb,        // Flush lower from the pipeline.</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                       dec_tlu_flush_err_wb,          // Flush from the pipeline due to perr.</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaGNC tlaBgGNC">       51380 :    input logic                       dec_tlu_i0_commit_cmt,         // committed i0 instruction</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                       dec_tlu_force_halt,            // force halt.</span></span>
<span id="L40"><span class="lineNum">      40</span>              : </span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaGNC tlaBgGNC">           6 :    input logic [31:1]                ifc_fetch_addr_bf,             // Fetch Address byte aligned always.      F1 stage.</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">           6 :    input logic                       ifc_fetch_uncacheable_bf,      // The fetch request is uncacheable space. F1 stage</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaGNC">       24098 :    input logic                       ifc_fetch_req_bf,              // Fetch request. Comes with the address.  F1 stage</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaGNC">           6 :    input logic                       ifc_fetch_req_bf_raw,          // Fetch request without some qualifications. Used for clock-gating. F1 stage</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic                       ifc_iccm_access_bf,            // This request is to the ICCM. Do not generate misses to the bus.</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC">           0 :    input logic                       ifc_region_acc_fault_bf,       // Access fault. in ICCM region but offset is outside defined ICCM.</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaGNC tlaBgGNC">        5410 :    input logic                       ifc_dma_access_ok,             // It is OK to give dma access to the ICCM. (ICCM is not busy this cycle).</span></span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaGNC">        1048 :    input logic                       dec_tlu_fence_i_wb,            // Fence.i instruction is committing. Clear all Icache valids.</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaGNC">         392 :    input logic                       ifu_bp_hit_taken_f,            // Branch is predicted taken. Kill the fetch next cycle.</span></span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaGNC">         202 :    input logic                       ifu_bp_inst_mask_f,            // tell ic which valids to kill because of a taken branch, right justified</span></span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaGNC">       52518 :    output logic                      ifu_miss_state_idle,           // No icache misses are outstanding.</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaGNC">       52726 :    output logic                      ifu_ic_mb_empty,               // Continue with normal fetching. This does not mean that miss is finished.</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                      ic_dma_active  ,               // In the middle of servicing dma request to ICCM. Do not make any new requests.</span></span>
<span id="L56"><span class="lineNum">      56</span> <span class="tlaGNC tlaBgGNC">       22836 :    output logic                      ic_write_stall,                // Stall fetch the cycle we are writing the cache.</span></span>
<span id="L57"><span class="lineNum">      57</span>              : </span>
<span id="L58"><span class="lineNum">      58</span>              : /// PMU signals</span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaGNC">       52516 :    output logic                      ifu_pmu_ic_miss,               // IC miss event</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                      ifu_pmu_ic_hit,                // IC hit event</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC">           0 :    output logic                      ifu_pmu_bus_error,             // Bus error event</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaGNC tlaBgGNC">       52510 :    output logic                      ifu_pmu_bus_busy,              // Bus busy event</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaGNC">      105026 :    output logic                      ifu_pmu_bus_trxn,              // Bus transaction</span></span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              :   //-------------------------- IFU AXI signals--------------------------</span>
<span id="L66"><span class="lineNum">      66</span>              :    // AXI Write Channels</span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                            ifu_axi_awvalid,</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_awid,</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 :    output logic [31:0]                     ifu_axi_awaddr,</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 :    output logic [3:0]                      ifu_axi_awregion,</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :    output logic [7:0]                      ifu_axi_awlen,</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    output logic [2:0]                      ifu_axi_awsize,</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaUNC">           0 :    output logic [1:0]                      ifu_axi_awburst,</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_awlock,</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaUNC">           0 :    output logic [3:0]                      ifu_axi_awcache,</span></span>
<span id="L76"><span class="lineNum">      76</span> <span class="tlaUNC">           0 :    output logic [2:0]                      ifu_axi_awprot,</span></span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC">           0 :    output logic [3:0]                      ifu_axi_awqos,</span></span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_wvalid,</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaUNC">           0 :    output logic [63:0]                     ifu_axi_wdata,</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaUNC">           0 :    output logic [7:0]                      ifu_axi_wstrb,</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_wlast,</span></span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_bready,</span></span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span>              :    // AXI Read Channels</span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC tlaBgGNC">      320060 :    output logic                            ifu_axi_arvalid,</span></span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaGNC">      105032 :    input  logic                            ifu_axi_arready,</span></span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaGNC">       32620 :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_arid,</span></span>
<span id="L90"><span class="lineNum">      90</span> <span class="tlaGNC">       25532 :    output logic [31:0]                     ifu_axi_araddr,</span></span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaGNC">           6 :    output logic [3:0]                      ifu_axi_arregion,</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [7:0]                      ifu_axi_arlen,</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaUNC">           0 :    output logic [2:0]                      ifu_axi_arsize,</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaUNC">           0 :    output logic [1:0]                      ifu_axi_arburst,</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaUNC">           0 :    output logic                            ifu_axi_arlock,</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaGNC tlaBgGNC">           6 :    output logic [3:0]                      ifu_axi_arcache,</span></span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaGNC">           6 :    output logic [2:0]                      ifu_axi_arprot,</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [3:0]                      ifu_axi_arqos,</span></span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span> <span class="tlaGNC tlaBgGNC">      105026 :    input  logic                            ifu_axi_rvalid,</span></span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaGNC">           6 :    output logic                            ifu_axi_rready,</span></span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaGNC">       10734 :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_rid,</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaGNC">       14162 :    input  logic [63:0]                     ifu_axi_rdata,</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaGNC">         560 :    input  logic [1:0]                      ifu_axi_rresp,</span></span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaGNC">           6 :     input  logic                     ifu_bus_clk_en,</span></span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic                      dma_iccm_req,      //  dma iccm command (read or write)</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaUNC">           0 :    input  logic [31:0]               dma_mem_addr,      //  dma address</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaUNC">           0 :    input  logic [2:0]                dma_mem_sz,        //  size</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaUNC">           0 :    input  logic                      dma_mem_write,     //  write</span></span>
<span id="L113"><span class="lineNum">     113</span> <span class="tlaUNC">           0 :    input  logic [63:0]               dma_mem_wdata,     //  write data</span></span>
<span id="L114"><span class="lineNum">     114</span> <span class="tlaUNC">           0 :    input  logic [2:0]                dma_mem_tag,       //  DMA Buffer entry number</span></span>
<span id="L115"><span class="lineNum">     115</span>              : </span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaUNC">           0 :    output logic                      iccm_dma_ecc_error,//   Data read from iccm has an ecc error</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaUNC">           0 :    output logic                      iccm_dma_rvalid,   //   Data read from iccm is valid</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaUNC">           0 :    output logic [63:0]               iccm_dma_rdata,    //   dma data read from iccm</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaUNC">           0 :    output logic [2:0]                iccm_dma_rtag,     //   Tag of the DMA req</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC tlaBgGNC">        5398 :    output logic                      iccm_ready,        //   iccm ready to accept new command.</span></span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
<span id="L122"><span class="lineNum">     122</span>              : </span>
<span id="L123"><span class="lineNum">     123</span>              : //   I$ &amp; ITAG Ports</span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaGNC">           6 :    output logic [31:1]               ic_rw_addr,         // Read/Write addresss to the Icache.</span></span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_wr_en,           // Icache write enable, when filling the Icache.</span></span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaUNC">           0 :    output logic                      ic_rd_en,           // Icache read  enable.</span></span>
<span id="L127"><span class="lineNum">     127</span>              : </span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaGNC tlaBgGNC">        7766 :    output logic [pt.ICACHE_BANKS_WAY-1:0] [70:0]               ic_wr_data,           // Data to fill to the Icache. With ECC</span></span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaGNC">       20208 :    input  logic [63:0]               ic_rd_data ,          // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaUNC tlaBgUNC">           0 :    input  logic [70:0]               ic_debug_rd_data ,          // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</span></span>
<span id="L131"><span class="lineNum">     131</span> <span class="tlaUNC">           0 :    input  logic [25:0]               ictag_debug_rd_data,  // Debug icache tag.</span></span>
<span id="L132"><span class="lineNum">     132</span> <span class="tlaUNC">           0 :    output logic [70:0]               ic_debug_wr_data,     // Debug wr cache.</span></span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaUNC">           0 :    output logic [70:0]               ifu_ic_debug_rd_data, // debug data read</span></span>
<span id="L134"><span class="lineNum">     134</span>              : </span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span> <span class="tlaUNC">           0 :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr,    //</span></span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaUNC">           0 :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr,</span></span>
<span id="L138"><span class="lineNum">     138</span>              : </span>
<span id="L139"><span class="lineNum">     139</span> <span class="tlaUNC">           0 :    output logic [pt.ICACHE_INDEX_HI:3]               ic_debug_addr,      // Read/Write addresss to the Icache.</span></span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaUNC">           0 :    output logic                      ic_debug_rd_en,     // Icache debug rd</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaUNC">           0 :    output logic                      ic_debug_wr_en,     // Icache debug wr</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaUNC">           0 :    output logic                      ic_debug_tag_array, // Debug tag array</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaUNC">           0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_debug_way,       // Debug way. Rd or Wr.</span></span>
<span id="L144"><span class="lineNum">     144</span>              : </span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaUNC">           0 :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_tag_valid,       // Valid bits when accessing the Icache. One valid bit per way. F2 stage</span></span>
<span id="L147"><span class="lineNum">     147</span>              : </span>
<span id="L148"><span class="lineNum">     148</span> <span class="tlaUNC">           0 :    input  logic [pt.ICACHE_NUM_WAYS-1:0]                ic_rd_hit,          // Compare hits from Icache tags. Per way.  F2 stage</span></span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC">           0 :    input  logic                      ic_tag_perr,        // Icache Tag parity error</span></span>
<span id="L150"><span class="lineNum">     150</span>              : </span>
<span id="L151"><span class="lineNum">     151</span>              :    // ICCM ports</span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaGNC tlaBgGNC">          20 :    output logic [pt.ICCM_BITS-1:1]  iccm_rw_addr,       // ICCM read/write address.</span></span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic                      iccm_wren,          // ICCM write enable (through the DMA)</span></span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaUNC">           0 :    output logic                      iccm_rden,          // ICCM read enable.</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaUNC">           0 :    output logic [77:0]               iccm_wr_data,       // ICCM write data.</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaUNC">           0 :    output logic [2:0]                iccm_wr_size,       // ICCM write location within DW.</span></span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaUNC">           0 :    input  logic [63:0]               iccm_rd_data,       // Data read from ICCM.</span></span>
<span id="L159"><span class="lineNum">     159</span> <span class="tlaUNC">           0 :    input  logic [77:0]               iccm_rd_data_ecc,   // Data + ECC read from ICCM.</span></span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaGNC tlaBgGNC">       50766 :    input  logic [1:0]                ifu_fetch_val,</span></span>
<span id="L161"><span class="lineNum">     161</span>              :    // IFU control signals</span>
<span id="L162"><span class="lineNum">     162</span> <span class="tlaGNC">       52306 :    output logic                      ic_hit_f,               // Hit in Icache(if Icache access) or ICCM access( ICCM always has ic_hit_f)</span></span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic [1:0]                ic_access_fault_f,      // Access fault (bus error or ICCM access in region but out of offset range).</span></span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaUNC">           0 :    output logic [1:0]                ic_access_fault_type_f, // Access fault types</span></span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaUNC">           0 :    output logic                      iccm_rd_ecc_single_err, // This fetch has a single ICCM ECC error.</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaUNC">           0 :    output logic [1:0]                iccm_rd_ecc_double_err, // This fetch has a double ICCM ECC error.</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaUNC">           0 :    output logic                      iccm_dma_rd_ecc_single_err, // This fetch has a single ICCM DMA ECC error.</span></span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaUNC">           0 :    output logic                      iccm_dma_rd_ecc_double_err, // This fetch has a double ICCM DMA ECC error.</span></span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaUNC">           0 :    output logic                      ic_error_start,         // This has any I$ errors ( data/tag/ecc/parity )</span></span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaUNC">           0 :    output logic                      ifu_async_error_start,  // Or of the sb iccm, and all the icache errors sent to aligner to stop</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaUNC">           0 :    output logic                      iccm_dma_sb_error,      // Single Bit ECC error from a DMA access</span></span>
<span id="L173"><span class="lineNum">     173</span> <span class="tlaGNC tlaBgGNC">       50766 :    output logic [1:0]                ic_fetch_val_f,         // valid bytes for fetch. To the Aligner.</span></span>
<span id="L174"><span class="lineNum">     174</span> <span class="tlaGNC">       20208 :    output logic [31:0]               ic_data_f,              // Data read from Icache or ICCM. To the Aligner.</span></span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaGNC">       20208 :    output logic [63:0]               ic_premux_data,         // Premuxed data to be muxed with Icache data</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaGNC">       46878 :    output logic                      ic_sel_premux_data,     // Select premux data.</span></span>
<span id="L177"><span class="lineNum">     177</span>              : </span>
<span id="L178"><span class="lineNum">     178</span>              : /////  Debug</span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaUNC tlaBgUNC">           0 :    input  el2_cache_debug_pkt_t     dec_tlu_ic_diag_pkt ,       // Icache/tag debug read/write packet</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaUNC">           0 :    input  logic                      dec_tlu_core_ecc_disable,   // disable the ecc checking and flagging</span></span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaUNC">           0 :    output logic                      ifu_ic_debug_rd_data_valid, // debug data valid.</span></span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaUNC">           0 :    output logic                      iccm_buf_correct_ecc,</span></span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaUNC">           0 :    output logic                      iccm_correction_state,</span></span>
<span id="L184"><span class="lineNum">     184</span>              : </span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaUNC">           0 :    input  logic                      ifu_pmp_error,</span></span>
<span id="L186"><span class="lineNum">     186</span>              : </span>
<span id="L187"><span class="lineNum">     187</span>              : </span>
<span id="L188"><span class="lineNum">     188</span> <span class="tlaUNC">           0 :    input  logic         scan_mode</span></span>
<span id="L189"><span class="lineNum">     189</span>              :    );</span>
<span id="L190"><span class="lineNum">     190</span>              : </span>
<span id="L191"><span class="lineNum">     191</span>              : //  Create different defines for ICACHE and ICCM enable combinations</span>
<span id="L192"><span class="lineNum">     192</span>              : </span>
<span id="L193"><span class="lineNum">     193</span>              :  localparam   NUM_OF_BEATS = 8 ;</span>
<span id="L194"><span class="lineNum">     194</span>              : </span>
<span id="L195"><span class="lineNum">     195</span>              : </span>
<span id="L196"><span class="lineNum">     196</span>              : </span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaGNC tlaBgGNC">           6 :    logic [31:3]    ifu_ic_req_addr_f;</span></span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaGNC">           6 :    logic           uncacheable_miss_in ;</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaGNC">           6 :    logic           uncacheable_miss_ff;</span></span>
<span id="L200"><span class="lineNum">     200</span>              : </span>
<span id="L201"><span class="lineNum">     201</span>              : </span>
<span id="L202"><span class="lineNum">     202</span>              : </span>
<span id="L203"><span class="lineNum">     203</span> <span class="tlaGNC">      105026 :    logic           bus_ifu_wr_en     ;</span></span>
<span id="L204"><span class="lineNum">     204</span> <span class="tlaGNC">      105022 :    logic           bus_ifu_wr_en_ff  ;</span></span>
<span id="L205"><span class="lineNum">     205</span> <span class="tlaUNC tlaBgUNC">           0 :    logic           bus_ifu_wr_en_ff_q  ;</span></span>
<span id="L206"><span class="lineNum">     206</span> <span class="tlaUNC">           0 :    logic           bus_ifu_wr_en_ff_wo_err  ;</span></span>
<span id="L207"><span class="lineNum">     207</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]     bus_ic_wr_en ;</span></span>
<span id="L208"><span class="lineNum">     208</span>              : </span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaUNC">           0 :    logic           reset_tag_valid_for_miss  ;</span></span>
<span id="L210"><span class="lineNum">     210</span>              : </span>
<span id="L211"><span class="lineNum">     211</span>              : </span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status;</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_mb_in;</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaGNC tlaBgGNC">           6 :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_rep_new;</span></span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_mb_ff;</span></span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_new;</span></span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_hit_new;</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_new_w_debug;</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]     tagv_mb_in;</span></span>
<span id="L220"><span class="lineNum">     220</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]     tagv_mb_ff;</span></span>
<span id="L221"><span class="lineNum">     221</span>              : </span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC">           0 :    logic           ifu_wr_data_comb_err ;</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaUNC">           0 :    logic           ifu_byp_data_err_new;</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaUNC">           0 :    logic  [1:0]    ifu_byp_data_err_f;</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaUNC">           0 :    logic           ifu_wr_cumulative_err_data;</span></span>
<span id="L227"><span class="lineNum">     227</span> <span class="tlaUNC">           0 :    logic           ifu_wr_cumulative_err;</span></span>
<span id="L228"><span class="lineNum">     228</span> <span class="tlaUNC">           0 :    logic           ifu_wr_data_comb_err_ff;</span></span>
<span id="L229"><span class="lineNum">     229</span> <span class="tlaUNC">           0 :    logic           scnd_miss_index_match ;</span></span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span>              : </span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaGNC tlaBgGNC">        5398 :    logic           ifc_dma_access_q_ok;</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaUNC tlaBgUNC">           0 :    logic           ifc_iccm_access_f ;</span></span>
<span id="L234"><span class="lineNum">     234</span> <span class="tlaUNC">           0 :    logic           ifc_region_acc_fault_f;</span></span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaUNC">           0 :    logic           ifc_region_acc_fault_final_f;</span></span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC">           0 :    logic  [1:0]    ifc_bus_acc_fault_f;</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaGNC tlaBgGNC">       52518 :    logic           ic_act_miss_f;</span></span>
<span id="L238"><span class="lineNum">     238</span> <span class="tlaUNC tlaBgUNC">           0 :    logic           ic_miss_under_miss_f;</span></span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaGNC tlaBgGNC">        3476 :    logic           ic_ignore_2nd_miss_f;</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaUNC tlaBgUNC">           0 :    logic           ic_act_hit_f;</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaGNC tlaBgGNC">       52512 :    logic           miss_pending;</span></span>
<span id="L242"><span class="lineNum">     242</span> <span class="tlaGNC">           6 :    logic [31:1]    imb_in , imb_ff  ;</span></span>
<span id="L243"><span class="lineNum">     243</span> <span class="tlaGNC">           6 :    logic [31:pt.ICACHE_BEAT_ADDR_HI+1]    miss_addr_in , miss_addr  ;</span></span>
<span id="L244"><span class="lineNum">     244</span> <span class="tlaGNC">        4768 :    logic           miss_wrap_f ;</span></span>
<span id="L245"><span class="lineNum">     245</span> <span class="tlaGNC">        5588 :    logic           flush_final_f;</span></span>
<span id="L246"><span class="lineNum">     246</span> <span class="tlaGNC">       28694 :    logic           ifc_fetch_req_f;</span></span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaGNC">       24098 :    logic           ifc_fetch_req_f_raw;</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaGNC">       52306 :    logic           fetch_req_f_qual   ;</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaGNC">       24098 :    logic           ifc_fetch_req_qual_bf ;</span></span>
<span id="L250"><span class="lineNum">     250</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]     replace_way_mb_any;</span></span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaGNC tlaBgGNC">       52508 :    logic           last_beat;</span></span>
<span id="L252"><span class="lineNum">     252</span> <span class="tlaGNC">       76418 :    logic           reset_beat_cnt  ;</span></span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaGNC">       23398 :    logic [pt.ICACHE_BEAT_ADDR_HI:3]     ic_req_addr_bits_hi_3 ;</span></span>
<span id="L254"><span class="lineNum">     254</span> <span class="tlaGNC">       52040 :    logic [pt.ICACHE_BEAT_ADDR_HI:3]     ic_wr_addr_bits_hi_3 ;</span></span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaGNC">           6 :    logic [31:1]    ifu_fetch_addr_int_f ;</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaGNC">           6 :    logic [31:1]    ifu_ic_rw_int_addr ;</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaGNC">       52514 :    logic           crit_wd_byp_ok_ff ;</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaGNC">       56650 :    logic           ic_crit_wd_rdy_new_ff;</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaGNC">       10218 :    logic   [79:0]  ic_byp_data_only_pre_new;</span></span>
<span id="L260"><span class="lineNum">     260</span> <span class="tlaGNC">        9262 :    logic   [79:0]  ic_byp_data_only_new;</span></span>
<span id="L261"><span class="lineNum">     261</span> <span class="tlaGNC">       52306 :    logic           ic_byp_hit_f ;</span></span>
<span id="L262"><span class="lineNum">     262</span> <span class="tlaGNC">         138 :    logic           ic_valid ;</span></span>
<span id="L263"><span class="lineNum">     263</span> <span class="tlaGNC">         138 :    logic           ic_valid_ff;</span></span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaGNC">        1048 :    logic           reset_all_tags;</span></span>
<span id="L265"><span class="lineNum">     265</span> <span class="tlaGNC">         138 :    logic           ic_valid_w_debug;</span></span>
<span id="L266"><span class="lineNum">     266</span>              : </span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]     ifu_tag_wren,ifu_tag_wren_ff;</span></span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]     ic_debug_tag_wr_en;</span></span>
<span id="L269"><span class="lineNum">     269</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]     ifu_tag_wren_w_debug;</span></span>
<span id="L270"><span class="lineNum">     270</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]     ic_debug_way_ff;</span></span>
<span id="L271"><span class="lineNum">     271</span> <span class="tlaUNC">           0 :    logic           ic_debug_rd_en_ff   ;</span></span>
<span id="L272"><span class="lineNum">     272</span> <span class="tlaGNC tlaBgGNC">           6 :    logic           fetch_bf_f_c1_clken ;</span></span>
<span id="L273"><span class="lineNum">     273</span> <span class="tlaUNC tlaBgUNC">           0 :    logic           fetch_bf_f_c1_clk;</span></span>
<span id="L274"><span class="lineNum">     274</span> <span class="tlaUNC">           0 :    logic           debug_c1_clken;</span></span>
<span id="L275"><span class="lineNum">     275</span> <span class="tlaUNC">           0 :    logic           debug_c1_clk;</span></span>
<span id="L276"><span class="lineNum">     276</span>              : </span>
<span id="L277"><span class="lineNum">     277</span> <span class="tlaGNC tlaBgGNC">         132 :    logic           reset_ic_in ;</span></span>
<span id="L278"><span class="lineNum">     278</span> <span class="tlaGNC">         132 :    logic           reset_ic_ff ;</span></span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaGNC">        2038 :    logic [pt.ICACHE_BEAT_ADDR_HI:1]     vaddr_f ;</span></span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaGNC">           6 :    logic [31:1]    ifu_status_wr_addr;</span></span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaUNC tlaBgUNC">           0 :    logic           sel_mb_addr ;</span></span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaUNC">           0 :    logic           sel_mb_addr_ff ;</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaUNC">           0 :    logic           sel_mb_status_addr ;</span></span>
<span id="L284"><span class="lineNum">     284</span> <span class="tlaGNC tlaBgGNC">       20208 :    logic [63:0]    ic_final_data;</span></span>
<span id="L285"><span class="lineNum">     285</span>              : </span>
<span id="L286"><span class="lineNum">     286</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_STATUS_BITS-1:0]                              way_status_new_ff ;</span></span>
<span id="L287"><span class="lineNum">     287</span> <span class="tlaUNC">           0 :    logic                                    way_status_wr_en_ff ;</span></span>
<span id="L288"><span class="lineNum">     288</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_TAG_DEPTH-1:0][pt.ICACHE_STATUS_BITS-1:0]        way_status_out ;</span></span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaUNC">           0 :    logic [1:0]                              ic_debug_way_enc;</span></span>
<span id="L290"><span class="lineNum">     290</span>              : </span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaGNC tlaBgGNC">       10734 :    logic [pt.IFU_BUS_TAG-1:0]             ifu_bus_rid_ff;</span></span>
<span id="L292"><span class="lineNum">     292</span>              : </span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaGNC">       28694 :    logic         fetch_req_icache_f;</span></span>
<span id="L294"><span class="lineNum">     294</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         fetch_req_iccm_f;</span></span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaUNC">           0 :    logic         ic_iccm_hit_f;</span></span>
<span id="L296"><span class="lineNum">     296</span> <span class="tlaGNC tlaBgGNC">           6 :    logic         fetch_uncacheable_ff;</span></span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         way_status_wr_en;</span></span>
<span id="L298"><span class="lineNum">     298</span> <span class="tlaGNC tlaBgGNC">       46878 :    logic         sel_byp_data;</span></span>
<span id="L299"><span class="lineNum">     299</span> <span class="tlaGNC">       46884 :    logic         sel_ic_data;</span></span>
<span id="L300"><span class="lineNum">     300</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         sel_iccm_data;</span></span>
<span id="L301"><span class="lineNum">     301</span> <span class="tlaUNC">           0 :    logic         ic_rd_parity_final_err;</span></span>
<span id="L302"><span class="lineNum">     302</span> <span class="tlaGNC tlaBgGNC">       52516 :    logic         ic_act_miss_f_delayed;</span></span>
<span id="L303"><span class="lineNum">     303</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         bus_ifu_wr_data_error;</span></span>
<span id="L304"><span class="lineNum">     304</span> <span class="tlaUNC">           0 :    logic         bus_ifu_wr_data_error_ff;</span></span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaUNC">           0 :    logic         way_status_wr_en_w_debug;</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaUNC">           0 :    logic         ic_debug_tag_val_rd_out;</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaGNC tlaBgGNC">       52518 :    logic         ifu_pmu_ic_miss_in;</span></span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         ifu_pmu_ic_hit_in;</span></span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaUNC">           0 :    logic         ifu_pmu_bus_error_in;</span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC tlaBgGNC">      105030 :    logic         ifu_pmu_bus_trxn_in;</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaGNC">       52514 :    logic         ifu_pmu_bus_busy_in;</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         ic_debug_ict_array_sel_in;</span></span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaUNC">           0 :    logic         ic_debug_ict_array_sel_ff;</span></span>
<span id="L314"><span class="lineNum">     314</span> <span class="tlaUNC">           0 :    logic         debug_data_clken;</span></span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaGNC tlaBgGNC">       52508 :    logic         last_data_recieved_in ;</span></span>
<span id="L316"><span class="lineNum">     316</span> <span class="tlaGNC">       52506 :    logic         last_data_recieved_ff ;</span></span>
<span id="L317"><span class="lineNum">     317</span>              : </span>
<span id="L318"><span class="lineNum">     318</span> <span class="tlaGNC">      105026 :    logic                          ifu_bus_rvalid           ;</span></span>
<span id="L319"><span class="lineNum">     319</span> <span class="tlaGNC">      105022 :    logic                          ifu_bus_rvalid_ff        ;</span></span>
<span id="L320"><span class="lineNum">     320</span> <span class="tlaGNC">      105022 :    logic                          ifu_bus_rvalid_unq_ff    ;</span></span>
<span id="L321"><span class="lineNum">     321</span> <span class="tlaGNC">      105032 :    logic                          ifu_bus_arready_unq       ;</span></span>
<span id="L322"><span class="lineNum">     322</span> <span class="tlaGNC">      105028 :    logic                          ifu_bus_arready_unq_ff    ;</span></span>
<span id="L323"><span class="lineNum">     323</span> <span class="tlaGNC">      320060 :    logic                          ifu_bus_arvalid           ;</span></span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaGNC">       52512 :    logic                          ifu_bus_arvalid_ff        ;</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC">      105032 :    logic                          ifu_bus_arready           ;</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaGNC">      105028 :    logic                          ifu_bus_arready_ff        ;</span></span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaGNC">       14162 :    logic [63:0]                   ifu_bus_rdata_ff        ;</span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0]                    ifu_bus_rresp_ff          ;</span></span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaGNC tlaBgGNC">      105026 :    logic                          ifu_bus_rsp_valid ;</span></span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaGNC">           6 :    logic                          ifu_bus_rsp_ready ;</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaGNC">       10734 :    logic [pt.IFU_BUS_TAG-1:0]     ifu_bus_rsp_tag;</span></span>
<span id="L332"><span class="lineNum">     332</span> <span class="tlaGNC">       14162 :    logic [63:0]                   ifu_bus_rsp_rdata;</span></span>
<span id="L333"><span class="lineNum">     333</span> <span class="tlaGNC">         560 :    logic [1:0]                    ifu_bus_rsp_opc;</span></span>
<span id="L334"><span class="lineNum">     334</span>              : </span>
<span id="L335"><span class="lineNum">     335</span> <span class="tlaGNC">       12852 :    logic [pt.ICACHE_NUM_BEATS-1:0]    write_fill_data;</span></span>
<span id="L336"><span class="lineNum">     336</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_NUM_BEATS-1:0]    wr_data_c1_clk;</span></span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaGNC tlaBgGNC">       12850 :    logic [pt.ICACHE_NUM_BEATS-1:0]    ic_miss_buff_data_valid_in;</span></span>
<span id="L338"><span class="lineNum">     338</span> <span class="tlaGNC">       12850 :    logic [pt.ICACHE_NUM_BEATS-1:0]    ic_miss_buff_data_valid;</span></span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_NUM_BEATS-1:0]    ic_miss_buff_data_error_in;</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_BEATS-1:0]    ic_miss_buff_data_error;</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC tlaBgGNC">        2038 :    logic [pt.ICACHE_BEAT_ADDR_HI:1]    byp_fetch_index;</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC">        4398 :    logic [pt.ICACHE_BEAT_ADDR_HI:2]    byp_fetch_index_0;</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC">           6 :    logic [pt.ICACHE_BEAT_ADDR_HI:2]    byp_fetch_index_1;</span></span>
<span id="L344"><span class="lineNum">     344</span> <span class="tlaGNC">        4386 :    logic [pt.ICACHE_BEAT_ADDR_HI:3]    byp_fetch_index_inc;</span></span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC">        4386 :    logic [pt.ICACHE_BEAT_ADDR_HI:2]    byp_fetch_index_inc_0;</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaGNC">           6 :    logic [pt.ICACHE_BEAT_ADDR_HI:2]    byp_fetch_index_inc_1;</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC">       76626 :    logic          miss_buff_hit_unq_f ;</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaUNC tlaBgUNC">           0 :    logic          stream_hit_f ;</span></span>
<span id="L349"><span class="lineNum">     349</span> <span class="tlaUNC">           0 :    logic          stream_miss_f ;</span></span>
<span id="L350"><span class="lineNum">     350</span> <span class="tlaUNC">           0 :    logic          stream_eol_f ;</span></span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC tlaBgGNC">       52310 :    logic          crit_byp_hit_f ;</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaGNC">       10734 :    logic [pt.IFU_BUS_TAG-1:0] other_tag ;</span></span>
<span id="L353"><span class="lineNum">     353</span>              :    logic [(2*pt.ICACHE_NUM_BEATS)-1:0] [31:0] ic_miss_buff_data;</span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">       13788 :    logic [63:0] ic_miss_buff_half;</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        scnd_miss_req, scnd_miss_req_q;</span></span>
<span id="L356"><span class="lineNum">     356</span> <span class="tlaUNC">           0 :    logic        scnd_miss_req_in;</span></span>
<span id="L357"><span class="lineNum">     357</span>              : </span>
<span id="L358"><span class="lineNum">     358</span>              : </span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaUNC">           0 :    logic [pt.ICCM_BITS-1:2]                iccm_ecc_corr_index_ff;</span></span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaGNC tlaBgGNC">          20 :    logic [pt.ICCM_BITS-1:2]                iccm_ecc_corr_index_in;</span></span>
<span id="L361"><span class="lineNum">     361</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [38:0]                         iccm_ecc_corr_data_ff;</span></span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaUNC">           0 :    logic                                iccm_ecc_write_status     ;</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC">           0 :    logic                                iccm_rd_ecc_single_err_ff   ;</span></span>
<span id="L364"><span class="lineNum">     364</span> <span class="tlaUNC">           0 :    logic                                iccm_error_start;     // start the error fsm</span></span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaUNC">           0 :    logic                                perr_state_en;</span></span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaGNC tlaBgGNC">      119464 :    logic                                miss_state_en;</span></span>
<span id="L367"><span class="lineNum">     367</span>              : </span>
<span id="L368"><span class="lineNum">     368</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        busclk;</span></span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaUNC">           0 :    logic        busclk_force;</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaUNC">           0 :    logic        busclk_reset;</span></span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaGNC tlaBgGNC">         740 :    logic        bus_ifu_bus_clk_en_ff;</span></span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaGNC">           6 :    logic        bus_ifu_bus_clk_en ;</span></span>
<span id="L373"><span class="lineNum">     373</span>              : </span>
<span id="L374"><span class="lineNum">     374</span> <span class="tlaGNC">       52518 :    logic        ifc_bus_ic_req_ff_in;</span></span>
<span id="L375"><span class="lineNum">     375</span> <span class="tlaGNC">      320060 :    logic        ifu_bus_cmd_valid ;</span></span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaGNC">      105032 :    logic        ifu_bus_cmd_ready ;</span></span>
<span id="L377"><span class="lineNum">     377</span>              : </span>
<span id="L378"><span class="lineNum">     378</span> <span class="tlaGNC">       52514 :    logic        bus_inc_data_beat_cnt     ;</span></span>
<span id="L379"><span class="lineNum">     379</span> <span class="tlaGNC">       76418 :    logic        bus_reset_data_beat_cnt   ;</span></span>
<span id="L380"><span class="lineNum">     380</span> <span class="tlaGNC">      128938 :    logic        bus_hold_data_beat_cnt    ;</span></span>
<span id="L381"><span class="lineNum">     381</span>              : </span>
<span id="L382"><span class="lineNum">     382</span> <span class="tlaGNC">      105030 :    logic        bus_inc_cmd_beat_cnt     ;</span></span>
<span id="L383"><span class="lineNum">     383</span> <span class="tlaUNC tlaBgUNC">           0 :    logic        bus_reset_cmd_beat_cnt_0   ;</span></span>
<span id="L384"><span class="lineNum">     384</span> <span class="tlaGNC tlaBgGNC">       52518 :    logic        bus_reset_cmd_beat_cnt_secondlast   ;</span></span>
<span id="L385"><span class="lineNum">     385</span> <span class="tlaGNC">      105038 :    logic        bus_hold_cmd_beat_cnt    ;</span></span>
<span id="L386"><span class="lineNum">     386</span>              : </span>
<span id="L387"><span class="lineNum">     387</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_new_data_beat_count  ;</span></span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_data_beat_count      ;</span></span>
<span id="L389"><span class="lineNum">     389</span>              : </span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaGNC tlaBgGNC">       52516 :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_new_cmd_beat_count  ;</span></span>
<span id="L391"><span class="lineNum">     391</span> <span class="tlaGNC">       52514 :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_cmd_beat_count      ;</span></span>
<span id="L392"><span class="lineNum">     392</span>              : </span>
<span id="L393"><span class="lineNum">     393</span>              : </span>
<span id="L394"><span class="lineNum">     394</span> <span class="tlaGNC">       23400 :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_new_rd_addr_count;</span></span>
<span id="L395"><span class="lineNum">     395</span> <span class="tlaGNC">       23398 :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_rd_addr_count;</span></span>
<span id="L396"><span class="lineNum">     396</span>              : </span>
<span id="L397"><span class="lineNum">     397</span>              : </span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaGNC">      105030 :    logic        bus_cmd_sent           ;</span></span>
<span id="L399"><span class="lineNum">     399</span> <span class="tlaGNC">       52510 :    logic        bus_last_data_beat     ;</span></span>
<span id="L400"><span class="lineNum">     400</span>              : </span>
<span id="L401"><span class="lineNum">     401</span>              : </span>
<span id="L402"><span class="lineNum">     402</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]       bus_wren            ;</span></span>
<span id="L403"><span class="lineNum">     403</span>              : </span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]       bus_wren_last       ;</span></span>
<span id="L405"><span class="lineNum">     405</span> <span class="tlaUNC">           0 :    logic [pt.ICACHE_NUM_WAYS-1:0]       wren_reset_miss      ;</span></span>
<span id="L406"><span class="lineNum">     406</span> <span class="tlaGNC tlaBgGNC">        5410 :    logic        ifc_dma_access_ok_d;</span></span>
<span id="L407"><span class="lineNum">     407</span> <span class="tlaGNC">        5410 :    logic        ifc_dma_access_ok_prev;</span></span>
<span id="L408"><span class="lineNum">     408</span>              : </span>
<span id="L409"><span class="lineNum">     409</span> <span class="tlaGNC">       52518 :    logic   bus_cmd_req_in ;</span></span>
<span id="L410"><span class="lineNum">     410</span> <span class="tlaGNC">       52516 :    logic   bus_cmd_req_hold ;</span></span>
<span id="L411"><span class="lineNum">     411</span>              : </span>
<span id="L412"><span class="lineNum">     412</span> <span class="tlaGNC">       26260 :    logic   second_half_available ;</span></span>
<span id="L413"><span class="lineNum">     413</span> <span class="tlaGNC">       26260 :    logic   write_ic_16_bytes ;</span></span>
<span id="L414"><span class="lineNum">     414</span>              : </span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaUNC tlaBgUNC">           0 :    logic   ifc_region_acc_fault_final_bf;</span></span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaUNC">           0 :    logic   ifc_region_acc_fault_memory_bf;</span></span>
<span id="L417"><span class="lineNum">     417</span> <span class="tlaUNC">           0 :    logic   ifc_region_acc_fault_memory_f;</span></span>
<span id="L418"><span class="lineNum">     418</span> <span class="tlaGNC tlaBgGNC">           6 :    logic   ifc_region_acc_okay;</span></span>
<span id="L419"><span class="lineNum">     419</span>              : </span>
<span id="L420"><span class="lineNum">     420</span> <span class="tlaUNC tlaBgUNC">           0 :    logic   iccm_correct_ecc;</span></span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaUNC">           0 :    logic   dma_sb_err_state, dma_sb_err_state_ff;</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaGNC tlaBgGNC">       35248 :    logic   two_byte_instr;</span></span>
<span id="L423"><span class="lineNum">     423</span>              : </span>
<span id="L424"><span class="lineNum">     424</span>              :    typedef enum logic [2:0] {IDLE=3'b000, CRIT_BYP_OK=3'b001, HIT_U_MISS=3'b010, MISS_WAIT=3'b011,CRIT_WRD_RDY=3'b100,SCND_MISS=3'b101,STREAM=3'b110 , STALL_SCND_MISS=3'b111} miss_state_t;</span>
<span id="L425"><span class="lineNum">     425</span> <span class="tlaGNC">         208 :    miss_state_t miss_state, miss_nxtstate;</span></span>
<span id="L426"><span class="lineNum">     426</span>              : </span>
<span id="L427"><span class="lineNum">     427</span>              :    typedef enum logic [1:0] {ERR_STOP_IDLE=2'b00, ERR_FETCH1=2'b01 , ERR_FETCH2=2'b10 , ERR_STOP_FETCH=2'b11} err_stop_state_t;</span>
<span id="L428"><span class="lineNum">     428</span> <span class="tlaUNC tlaBgUNC">           0 :    err_stop_state_t err_stop_state, err_stop_nxtstate;</span></span>
<span id="L429"><span class="lineNum">     429</span> <span class="tlaUNC">           0 :    logic   err_stop_state_en ;</span></span>
<span id="L430"><span class="lineNum">     430</span> <span class="tlaUNC">           0 :    logic   err_stop_fetch ;</span></span>
<span id="L431"><span class="lineNum">     431</span>              : </span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaGNC tlaBgGNC">       52306 :    logic   ic_crit_wd_rdy;         // Critical fetch is ready to be bypassed.</span></span>
<span id="L433"><span class="lineNum">     433</span>              : </span>
<span id="L434"><span class="lineNum">     434</span> <span class="tlaGNC">         272 :    logic   ifu_bp_hit_taken_q_f;</span></span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaGNC">      105026 :    logic   ifu_bus_rvalid_unq;</span></span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaGNC">      105032 :    logic   bus_cmd_beat_en;</span></span>
<span id="L437"><span class="lineNum">     437</span>              : </span>
<span id="L438"><span class="lineNum">     438</span>              : </span>
<span id="L439"><span class="lineNum">     439</span>              : // ---- Clock gating section -----</span>
<span id="L440"><span class="lineNum">     440</span>              : // c1 clock enables</span>
<span id="L441"><span class="lineNum">     441</span>              : </span>
<span id="L442"><span class="lineNum">     442</span>              : </span>
<span id="L443"><span class="lineNum">     443</span>              :    assign fetch_bf_f_c1_clken  = ifc_fetch_req_bf_raw | ifc_fetch_req_f | miss_pending | exu_flush_final | scnd_miss_req;</span>
<span id="L444"><span class="lineNum">     444</span>              :    assign debug_c1_clken       = ic_debug_rd_en | ic_debug_wr_en ;</span>
<span id="L445"><span class="lineNum">     445</span>              :    // C1 - 1 clock pulse for data</span>
<span id="L446"><span class="lineNum">     446</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L447"><span class="lineNum">     447</span>              :    assign fetch_bf_f_c1_clk = 1'b0;</span>
<span id="L448"><span class="lineNum">     448</span>              :    assign debug_c1_clk      = 1'b0;</span>
<span id="L449"><span class="lineNum">     449</span>              : `else</span>
<span id="L450"><span class="lineNum">     450</span>              :    rvclkhdr fetch_bf_f_c1_cgc    ( .en(fetch_bf_f_c1_clken),     .l1clk(fetch_bf_f_c1_clk), .* );</span>
<span id="L451"><span class="lineNum">     451</span>              :    rvclkhdr debug_c1_cgc         ( .en(debug_c1_clken),          .l1clk(debug_c1_clk), .* );</span>
<span id="L452"><span class="lineNum">     452</span>              : `endif</span>
<span id="L453"><span class="lineNum">     453</span>              : </span>
<span id="L454"><span class="lineNum">     454</span>              : </span>
<span id="L455"><span class="lineNum">     455</span>              : // ------ end clock gating section ------------------------</span>
<span id="L456"><span class="lineNum">     456</span>              : </span>
<span id="L457"><span class="lineNum">     457</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [1:0]    iccm_single_ecc_error;</span></span>
<span id="L458"><span class="lineNum">     458</span> <span class="tlaUNC">           0 :    logic          dma_iccm_req_f ;</span></span>
<span id="L459"><span class="lineNum">     459</span>              :    assign iccm_dma_sb_error     = (|iccm_single_ecc_error[1:0] )  &amp; dma_iccm_req_f ;</span>
<span id="L460"><span class="lineNum">     460</span>              :    assign ifu_async_error_start = iccm_rd_ecc_single_err | ic_error_start;</span>
<span id="L461"><span class="lineNum">     461</span>              : </span>
<span id="L462"><span class="lineNum">     462</span>              : </span>
<span id="L463"><span class="lineNum">     463</span>              :    typedef enum logic [2:0] {ERR_IDLE=3'b000, IC_WFF=3'b001 , ECC_WFF=3'b010 , ECC_CORR=3'b011, DMA_SB_ERR=3'b100} perr_state_t;</span>
<span id="L464"><span class="lineNum">     464</span> <span class="tlaUNC">           0 :    perr_state_t perr_state, perr_nxtstate;</span></span>
<span id="L465"><span class="lineNum">     465</span>              : </span>
<span id="L466"><span class="lineNum">     466</span>              : </span>
<span id="L467"><span class="lineNum">     467</span>              :    assign ic_dma_active = iccm_correct_ecc | (perr_state == DMA_SB_ERR) | (err_stop_state == ERR_STOP_FETCH) | err_stop_fetch |</span>
<span id="L468"><span class="lineNum">     468</span>              :                           dec_tlu_flush_err_wb; // The last term is to give a error-correction a chance to finish before refetch starts</span>
<span id="L469"><span class="lineNum">     469</span>              : </span>
<span id="L470"><span class="lineNum">     470</span>              :    assign scnd_miss_req_in     = ifu_bus_rsp_valid &amp; bus_ifu_bus_clk_en &amp; ifu_bus_rsp_ready &amp;</span>
<span id="L471"><span class="lineNum">     471</span>              :                                  (&amp;bus_new_data_beat_count[pt.ICACHE_BEAT_BITS-1:0]) &amp;</span>
<span id="L472"><span class="lineNum">     472</span>              :                                  ~uncacheable_miss_ff &amp;  ((miss_state == SCND_MISS) | (miss_nxtstate == SCND_MISS)) &amp; ~exu_flush_final;</span>
<span id="L473"><span class="lineNum">     473</span>              : </span>
<span id="L474"><span class="lineNum">     474</span>              :    assign ifu_bp_hit_taken_q_f = ifu_bp_hit_taken_f &amp; ic_hit_f ;</span>
<span id="L475"><span class="lineNum">     475</span>              : </span>
<span id="L476"><span class="lineNum">     476</span>              :    //////////////////////////////////// Create Miss State Machine ///////////////////////</span>
<span id="L477"><span class="lineNum">     477</span>              :    //                                   Create Miss State Machine                      //</span>
<span id="L478"><span class="lineNum">     478</span>              :    //                                   Create Miss State Machine                      //</span>
<span id="L479"><span class="lineNum">     479</span>              :    //                                   Create Miss State Machine                      //</span>
<span id="L480"><span class="lineNum">     480</span>              :    //////////////////////////////////// Create Miss State Machine ///////////////////////</span>
<span id="L481"><span class="lineNum">     481</span>              :    // FIFO state machine</span>
<span id="L482"><span class="lineNum">     482</span> <span class="tlaGNC tlaBgGNC">           6 :    always_comb begin : MISS_SM</span></span>
<span id="L483"><span class="lineNum">     483</span> <span class="tlaGNC">           6 :       miss_nxtstate   = IDLE;</span></span>
<span id="L484"><span class="lineNum">     484</span> <span class="tlaGNC">           6 :       miss_state_en   = 1'b0;</span></span>
<span id="L485"><span class="lineNum">     485</span> <span class="tlaGNC">           6 :       case (miss_state)</span></span>
<span id="L486"><span class="lineNum">     486</span> <span class="tlaGNC">       38264 :          IDLE: begin : idle</span></span>
<span id="L487"><span class="lineNum">     487</span> <span class="tlaGNC">       38264 :                   miss_nxtstate = (ic_act_miss_f &amp; ~exu_flush_final) ? CRIT_BYP_OK : HIT_U_MISS ;</span></span>
<span id="L488"><span class="lineNum">     488</span> <span class="tlaGNC">       38264 :                   miss_state_en = ic_act_miss_f &amp; ~dec_tlu_force_halt ;</span></span>
<span id="L489"><span class="lineNum">     489</span>              :          end</span>
<span id="L490"><span class="lineNum">     490</span> <span class="tlaGNC">       84802 :          CRIT_BYP_OK: begin : crit_byp_ok</span></span>
<span id="L491"><span class="lineNum">     491</span> <span class="tlaGNC">       84802 :                   miss_nxtstate =  (dec_tlu_force_halt ) ?                                                                             IDLE :</span></span>
<span id="L492"><span class="lineNum">     492</span> <span class="tlaGNC">       84802 :                                   ( ic_byp_hit_f &amp;  (last_data_recieved_ff | (bus_ifu_wr_en_ff &amp; last_beat)) &amp;  uncacheable_miss_ff) ? IDLE :</span></span>
<span id="L493"><span class="lineNum">     493</span> <span class="tlaGNC">       84802 :                                   ( ic_byp_hit_f &amp;  ~last_data_recieved_ff                                &amp;  uncacheable_miss_ff) ? MISS_WAIT :</span></span>
<span id="L494"><span class="lineNum">     494</span> <span class="tlaGNC">       84802 :                                   (~ic_byp_hit_f &amp;  ~exu_flush_final &amp;  (bus_ifu_wr_en_ff &amp; last_beat)       &amp;  uncacheable_miss_ff) ? CRIT_WRD_RDY :</span></span>
<span id="L495"><span class="lineNum">     495</span> <span class="tlaGNC">       84802 :                                   (                                      (bus_ifu_wr_en_ff &amp; last_beat)       &amp; ~uncacheable_miss_ff) ? IDLE :</span></span>
<span id="L496"><span class="lineNum">     496</span> <span class="tlaGNC">       84802 :                                   ( ic_byp_hit_f  &amp;  ~exu_flush_final &amp; ~(bus_ifu_wr_en_ff &amp; last_beat)       &amp; ~ifu_bp_hit_taken_q_f   &amp; ~uncacheable_miss_ff) ? STREAM :</span></span>
<span id="L497"><span class="lineNum">     497</span> <span class="tlaGNC">       84802 :                                   ( bus_ifu_wr_en_ff &amp;  ~exu_flush_final &amp; ~(bus_ifu_wr_en_ff &amp; last_beat)       &amp; ~ifu_bp_hit_taken_q_f   &amp; ~uncacheable_miss_ff) ? STREAM :</span></span>
<span id="L498"><span class="lineNum">     498</span> <span class="tlaGNC">       84802 :                                   (~ic_byp_hit_f  &amp;  ~exu_flush_final &amp;  (bus_ifu_wr_en_ff &amp; last_beat)       &amp; ~uncacheable_miss_ff) ? IDLE :</span></span>
<span id="L499"><span class="lineNum">     499</span> <span class="tlaGNC">       84802 :                                   ( (exu_flush_final | ifu_bp_hit_taken_q_f)  &amp; ~(bus_ifu_wr_en_ff &amp; last_beat)                      ) ? HIT_U_MISS : IDLE;</span></span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaGNC">       84802 :                   miss_state_en =  dec_tlu_force_halt | exu_flush_final | ic_byp_hit_f | ifu_bp_hit_taken_q_f | (bus_ifu_wr_en_ff &amp; last_beat) | (bus_ifu_wr_en_ff &amp; ~uncacheable_miss_ff)  ;</span></span>
<span id="L501"><span class="lineNum">     501</span>              :          end</span>
<span id="L502"><span class="lineNum">     502</span> <span class="tlaUNC tlaBgUNC">           0 :          CRIT_WRD_RDY: begin : crit_wrd_rdy</span></span>
<span id="L503"><span class="lineNum">     503</span> <span class="tlaUNC">           0 :                   miss_nxtstate =  IDLE ;</span></span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaUNC">           0 :                   miss_state_en =  exu_flush_final | flush_final_f | ic_byp_hit_f | dec_tlu_force_halt  ;</span></span>
<span id="L505"><span class="lineNum">     505</span>              :          end</span>
<span id="L506"><span class="lineNum">     506</span> <span class="tlaUNC">           0 :          STREAM: begin : stream</span></span>
<span id="L507"><span class="lineNum">     507</span> <span class="tlaUNC">           0 :                   miss_nxtstate =  ((exu_flush_final | ifu_bp_hit_taken_q_f  | stream_eol_f ) &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~dec_tlu_force_halt) ? HIT_U_MISS  : IDLE ;</span></span>
<span id="L508"><span class="lineNum">     508</span> <span class="tlaUNC">           0 :                   miss_state_en =    exu_flush_final | ifu_bp_hit_taken_q_f  | stream_eol_f   |  (bus_ifu_wr_en_ff &amp; last_beat) | dec_tlu_force_halt ;</span></span>
<span id="L509"><span class="lineNum">     509</span>              :          end</span>
<span id="L510"><span class="lineNum">     510</span> <span class="tlaGNC tlaBgGNC">       44516 :          MISS_WAIT: begin : miss_wait</span></span>
<span id="L511"><span class="lineNum">     511</span> <span class="tlaGNC">       44516 :                   miss_nxtstate =  (exu_flush_final &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~dec_tlu_force_halt) ? HIT_U_MISS  : IDLE ;</span></span>
<span id="L512"><span class="lineNum">     512</span> <span class="tlaGNC">       44516 :                   miss_state_en =   exu_flush_final | (bus_ifu_wr_en_ff &amp; last_beat) | dec_tlu_force_halt ;</span></span>
<span id="L513"><span class="lineNum">     513</span>              :          end</span>
<span id="L514"><span class="lineNum">     514</span> <span class="tlaGNC">        1738 :          HIT_U_MISS: begin : hit_u_miss</span></span>
<span id="L515"><span class="lineNum">     515</span> <span class="tlaGNC">        1738 :                   miss_nxtstate =  ic_miss_under_miss_f &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~dec_tlu_force_halt ? SCND_MISS :</span></span>
<span id="L516"><span class="lineNum">     516</span> <span class="tlaGNC">        1738 :                                    ic_ignore_2nd_miss_f &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~dec_tlu_force_halt ? STALL_SCND_MISS : IDLE  ;</span></span>
<span id="L517"><span class="lineNum">     517</span> <span class="tlaGNC">        1738 :                   miss_state_en = (bus_ifu_wr_en_ff &amp; last_beat) | ic_miss_under_miss_f | ic_ignore_2nd_miss_f | dec_tlu_force_halt;</span></span>
<span id="L518"><span class="lineNum">     518</span>              :          end</span>
<span id="L519"><span class="lineNum">     519</span> <span class="tlaUNC tlaBgUNC">           0 :          SCND_MISS: begin : scnd_miss</span></span>
<span id="L520"><span class="lineNum">     520</span> <span class="tlaUNC">           0 :                   miss_nxtstate   = dec_tlu_force_halt ? IDLE  :</span></span>
<span id="L521"><span class="lineNum">     521</span> <span class="tlaUNC">           0 :                                     exu_flush_final ?  ((bus_ifu_wr_en_ff &amp; last_beat) ? IDLE : HIT_U_MISS) : CRIT_BYP_OK;</span></span>
<span id="L522"><span class="lineNum">     522</span> <span class="tlaUNC">           0 :                   miss_state_en   = (bus_ifu_wr_en_ff &amp; last_beat) | exu_flush_final | dec_tlu_force_halt;</span></span>
<span id="L523"><span class="lineNum">     523</span>              :          end</span>
<span id="L524"><span class="lineNum">     524</span> <span class="tlaGNC tlaBgGNC">         228 :          STALL_SCND_MISS: begin : stall_scnd_miss</span></span>
<span id="L525"><span class="lineNum">     525</span> <span class="tlaGNC">         228 :                   miss_nxtstate   =  dec_tlu_force_halt ? IDLE  :</span></span>
<span id="L526"><span class="lineNum">     526</span> <span class="tlaGNC">         228 :                                      exu_flush_final ?  ((bus_ifu_wr_en_ff &amp; last_beat) ? IDLE : HIT_U_MISS) : IDLE;</span></span>
<span id="L527"><span class="lineNum">     527</span> <span class="tlaGNC">         228 :                   miss_state_en   = (bus_ifu_wr_en_ff &amp; last_beat) | exu_flush_final | dec_tlu_force_halt;</span></span>
<span id="L528"><span class="lineNum">     528</span>              :          end</span>
<span id="L529"><span class="lineNum">     529</span> <span class="tlaUNC tlaBgUNC">           0 :          default: begin : def_case</span></span>
<span id="L530"><span class="lineNum">     530</span> <span class="tlaUNC">           0 :                   miss_nxtstate   = IDLE;</span></span>
<span id="L531"><span class="lineNum">     531</span> <span class="tlaUNC">           0 :                   miss_state_en   = 1'b0;</span></span>
<span id="L532"><span class="lineNum">     532</span>              :          end</span>
<span id="L533"><span class="lineNum">     533</span>              :       endcase</span>
<span id="L534"><span class="lineNum">     534</span>              :    end</span>
<span id="L535"><span class="lineNum">     535</span>              :    rvdffs #(($bits(miss_state_t))) miss_state_ff (.clk(active_clk), .din(miss_nxtstate), .dout({miss_state}), .en(miss_state_en),   .*);</span>
<span id="L536"><span class="lineNum">     536</span>              : </span>
<span id="L537"><span class="lineNum">     537</span> <span class="tlaGNC tlaBgGNC">       52514 :   logic    sel_hold_imb     ;</span></span>
<span id="L538"><span class="lineNum">     538</span>              : </span>
<span id="L539"><span class="lineNum">     539</span>              :    assign miss_pending       =  (miss_state != IDLE) ;</span>
<span id="L540"><span class="lineNum">     540</span>              :    assign crit_wd_byp_ok_ff  =  (miss_state == CRIT_BYP_OK) | ((miss_state == CRIT_WRD_RDY) &amp; ~flush_final_f);</span>
<span id="L541"><span class="lineNum">     541</span>              :    assign sel_hold_imb       =  (miss_pending &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~((miss_state == CRIT_WRD_RDY) &amp; exu_flush_final) &amp;</span>
<span id="L542"><span class="lineNum">     542</span>              :                               ~((miss_state == CRIT_WRD_RDY) &amp; crit_byp_hit_f) ) | ic_act_miss_f |</span>
<span id="L543"><span class="lineNum">     543</span>              :                                 (miss_pending &amp; (miss_nxtstate == CRIT_WRD_RDY)) ;</span>
<span id="L544"><span class="lineNum">     544</span>              : </span>
<span id="L545"><span class="lineNum">     545</span>              : </span>
<span id="L546"><span class="lineNum">     546</span> <span class="tlaUNC tlaBgUNC">           0 :    logic         sel_hold_imb_scnd;</span></span>
<span id="L547"><span class="lineNum">     547</span> <span class="tlaGNC tlaBgGNC">           6 :    logic  [31:1] imb_scnd_in;</span></span>
<span id="L548"><span class="lineNum">     548</span> <span class="tlaGNC">           6 :    logic  [31:1] imb_scnd_ff;</span></span>
<span id="L549"><span class="lineNum">     549</span> <span class="tlaGNC">           6 :    logic         uncacheable_miss_scnd_in ;</span></span>
<span id="L550"><span class="lineNum">     550</span> <span class="tlaGNC">           6 :    logic         uncacheable_miss_scnd_ff ;</span></span>
<span id="L551"><span class="lineNum">     551</span>              : </span>
<span id="L552"><span class="lineNum">     552</span> <span class="tlaUNC tlaBgUNC">           0 :    logic  [pt.ICACHE_NUM_WAYS-1:0] tagv_mb_scnd_in;</span></span>
<span id="L553"><span class="lineNum">     553</span> <span class="tlaUNC">           0 :    logic  [pt.ICACHE_NUM_WAYS-1:0] tagv_mb_scnd_ff;</span></span>
<span id="L554"><span class="lineNum">     554</span>              : </span>
<span id="L555"><span class="lineNum">     555</span> <span class="tlaUNC">           0 :    logic  [pt.ICACHE_STATUS_BITS-1:0] way_status_mb_scnd_in;</span></span>
<span id="L556"><span class="lineNum">     556</span> <span class="tlaUNC">           0 :    logic  [pt.ICACHE_STATUS_BITS-1:0] way_status_mb_scnd_ff;</span></span>
<span id="L557"><span class="lineNum">     557</span>              : </span>
<span id="L558"><span class="lineNum">     558</span>              :    assign sel_hold_imb_scnd                                =((miss_state == SCND_MISS) | ic_miss_under_miss_f) &amp; ~flush_final_f ;</span>
<span id="L559"><span class="lineNum">     559</span>              :    assign way_status_mb_scnd_in[pt.ICACHE_STATUS_BITS-1:0] = (miss_state == SCND_MISS) ? way_status_mb_scnd_ff[pt.ICACHE_STATUS_BITS-1:0] : {way_status[pt.ICACHE_STATUS_BITS-1:0]} ;</span>
<span id="L560"><span class="lineNum">     560</span>              :    assign tagv_mb_scnd_in[pt.ICACHE_NUM_WAYS-1:0]          = (miss_state == SCND_MISS) ? tagv_mb_scnd_ff[pt.ICACHE_NUM_WAYS-1:0]          : ({ic_tag_valid[pt.ICACHE_NUM_WAYS-1:0]} &amp; {pt.ICACHE_NUM_WAYS{~reset_all_tags &amp; ~exu_flush_final}});</span>
<span id="L561"><span class="lineNum">     561</span>              :    assign uncacheable_miss_scnd_in   = sel_hold_imb_scnd ? uncacheable_miss_scnd_ff : ifc_fetch_uncacheable_bf ;</span>
<span id="L562"><span class="lineNum">     562</span>              : </span>
<span id="L563"><span class="lineNum">     563</span>              : </span>
<span id="L564"><span class="lineNum">     564</span>              :    rvdff_fpga #(1)  unc_miss_scnd_ff    (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk), .din (uncacheable_miss_scnd_in), .dout(uncacheable_miss_scnd_ff));</span>
<span id="L565"><span class="lineNum">     565</span>              :    rvdffpcie #(31) imb_f_scnd_ff       (.*, .en(fetch_bf_f_c1_clken),  .din ({imb_scnd_in[31:1]}), .dout({imb_scnd_ff[31:1]}));</span>
<span id="L566"><span class="lineNum">     566</span>              :    rvdff_fpga #(pt.ICACHE_STATUS_BITS)  mb_rep_wayf2_scnd_ff (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk), .din ({way_status_mb_scnd_in[pt.ICACHE_STATUS_BITS-1:0]}), .dout({way_status_mb_scnd_ff[pt.ICACHE_STATUS_BITS-1:0]}));</span>
<span id="L567"><span class="lineNum">     567</span>              :    rvdff_fpga #(pt.ICACHE_NUM_WAYS)     mb_tagv_scnd_ff      (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk), .din ({tagv_mb_scnd_in[pt.ICACHE_NUM_WAYS-1:0]}), .dout({tagv_mb_scnd_ff[pt.ICACHE_NUM_WAYS-1:0]}));</span>
<span id="L568"><span class="lineNum">     568</span>              : </span>
<span id="L569"><span class="lineNum">     569</span>              : </span>
<span id="L570"><span class="lineNum">     570</span>              : </span>
<span id="L571"><span class="lineNum">     571</span>              : </span>
<span id="L572"><span class="lineNum">     572</span>              :    assign ic_req_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3] = bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0] ;</span>
<span id="L573"><span class="lineNum">     573</span>              :    assign ic_wr_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3]  = ifu_bus_rid_ff[pt.ICACHE_BEAT_BITS-1:0] &amp; {pt.ICACHE_BEAT_BITS{bus_ifu_wr_en_ff}};</span>
<span id="L574"><span class="lineNum">     574</span>              :    // NOTE: Cacheline size is 16 bytes in this example.</span>
<span id="L575"><span class="lineNum">     575</span>              :    // Tag     Index  Bank Offset</span>
<span id="L576"><span class="lineNum">     576</span>              :    // [31:16] [15:5] [4]  [3:0]</span>
<span id="L577"><span class="lineNum">     577</span>              : </span>
<span id="L578"><span class="lineNum">     578</span>              : </span>
<span id="L579"><span class="lineNum">     579</span>              :    assign fetch_req_icache_f   = ifc_fetch_req_f &amp; ~ifc_iccm_access_f &amp; ~ifc_region_acc_fault_final_f;</span>
<span id="L580"><span class="lineNum">     580</span>              :    assign fetch_req_iccm_f     = ifc_fetch_req_f &amp;  ifc_iccm_access_f;</span>
<span id="L581"><span class="lineNum">     581</span>              : </span>
<span id="L582"><span class="lineNum">     582</span>              :    assign ic_iccm_hit_f        = fetch_req_iccm_f  &amp;  (~miss_pending | (miss_state==HIT_U_MISS) | (miss_state==STREAM));</span>
<span id="L583"><span class="lineNum">     583</span>              :    assign ic_byp_hit_f         = (crit_byp_hit_f | stream_hit_f)  &amp; fetch_req_icache_f &amp;  miss_pending ;</span>
<span id="L584"><span class="lineNum">     584</span>              :    assign ic_act_hit_f         = (|ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0]) &amp; fetch_req_icache_f &amp; ~reset_all_tags &amp; (~miss_pending | (miss_state==HIT_U_MISS)) &amp; ~sel_mb_addr_ff;</span>
<span id="L585"><span class="lineNum">     585</span>              :    assign ic_act_miss_f        = (((~(|ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0]) | reset_all_tags) &amp; fetch_req_icache_f &amp; ~miss_pending) | scnd_miss_req) &amp; ~ifc_region_acc_fault_final_f;</span>
<span id="L586"><span class="lineNum">     586</span>              :    assign ic_miss_under_miss_f = (~(|ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0]) | reset_all_tags) &amp; fetch_req_icache_f &amp; (miss_state == HIT_U_MISS) &amp;</span>
<span id="L587"><span class="lineNum">     587</span>              :                                    (imb_ff[31:pt.ICACHE_TAG_INDEX_LO] != ifu_fetch_addr_int_f[31:pt.ICACHE_TAG_INDEX_LO]) &amp; ~uncacheable_miss_ff &amp; ~sel_mb_addr_ff &amp; ~ifc_region_acc_fault_final_f;</span>
<span id="L588"><span class="lineNum">     588</span>              :    assign ic_ignore_2nd_miss_f = (~(|ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0]) | reset_all_tags) &amp; fetch_req_icache_f &amp; (miss_state == HIT_U_MISS) &amp;</span>
<span id="L589"><span class="lineNum">     589</span>              :                                    ((imb_ff[31:pt.ICACHE_TAG_INDEX_LO] == ifu_fetch_addr_int_f[31:pt.ICACHE_TAG_INDEX_LO])  |   uncacheable_miss_ff) ;</span>
<span id="L590"><span class="lineNum">     590</span>              :    assign ic_hit_f             =  ic_act_hit_f | ic_byp_hit_f | ic_iccm_hit_f | (ifc_region_acc_fault_final_f &amp; ifc_fetch_req_f);</span>
<span id="L591"><span class="lineNum">     591</span>              : </span>
<span id="L592"><span class="lineNum">     592</span>              :    assign uncacheable_miss_in   = scnd_miss_req ? uncacheable_miss_scnd_ff : sel_hold_imb ? uncacheable_miss_ff : ifc_fetch_uncacheable_bf ;</span>
<span id="L593"><span class="lineNum">     593</span>              :    assign imb_in[31:1]          = scnd_miss_req ? imb_scnd_ff[31:1]        : sel_hold_imb ? imb_ff[31:1] : {ifc_fetch_addr_bf[31:1]} ;</span>
<span id="L594"><span class="lineNum">     594</span>              : </span>
<span id="L595"><span class="lineNum">     595</span>              :    assign imb_scnd_in[31:1]     = sel_hold_imb_scnd ? imb_scnd_ff[31:1] : {ifc_fetch_addr_bf[31:1]} ;</span>
<span id="L596"><span class="lineNum">     596</span>              : </span>
<span id="L597"><span class="lineNum">     597</span>              :    assign scnd_miss_index_match  =  (imb_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == imb_scnd_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO]) &amp; scnd_miss_req &amp; ~ifu_wr_cumulative_err_data;</span>
<span id="L598"><span class="lineNum">     598</span>              :    assign way_status_mb_in[pt.ICACHE_STATUS_BITS-1:0] = (scnd_miss_req &amp; ~scnd_miss_index_match) ? way_status_mb_scnd_ff[pt.ICACHE_STATUS_BITS-1:0] :</span>
<span id="L599"><span class="lineNum">     599</span>              :                                                         (scnd_miss_req &amp;  scnd_miss_index_match) ? way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] :</span>
<span id="L600"><span class="lineNum">     600</span>              :                                                          miss_pending                            ? way_status_mb_ff[pt.ICACHE_STATUS_BITS-1:0] :</span>
<span id="L601"><span class="lineNum">     601</span>              :                                                                                                   {way_status[pt.ICACHE_STATUS_BITS-1:0]} ;</span>
<span id="L602"><span class="lineNum">     602</span>              :    assign tagv_mb_in[pt.ICACHE_NUM_WAYS-1:0]          = scnd_miss_req ? (tagv_mb_scnd_ff[pt.ICACHE_NUM_WAYS-1:0] | ({pt.ICACHE_NUM_WAYS {scnd_miss_index_match}} &amp; replace_way_mb_any[pt.ICACHE_NUM_WAYS-1:0])) :</span>
<span id="L603"><span class="lineNum">     603</span>              :                                                          miss_pending ? tagv_mb_ff[pt.ICACHE_NUM_WAYS-1:0]  : ({ic_tag_valid[pt.ICACHE_NUM_WAYS-1:0]} &amp; {pt.ICACHE_NUM_WAYS{~reset_all_tags &amp; ~exu_flush_final}}) ;</span>
<span id="L604"><span class="lineNum">     604</span>              : </span>
<span id="L605"><span class="lineNum">     605</span>              :    assign reset_ic_in           = miss_pending &amp; ~scnd_miss_req_q &amp;  (reset_all_tags |  reset_ic_ff) ;</span>
<span id="L606"><span class="lineNum">     606</span>              : </span>
<span id="L607"><span class="lineNum">     607</span>              : </span>
<span id="L608"><span class="lineNum">     608</span>              : </span>
<span id="L609"><span class="lineNum">     609</span>              :    rvdffpcie #(31) ifu_fetch_addr_f_ff (.*, .en(fetch_bf_f_c1_clken), .din ({ifc_fetch_addr_bf[31:1]}), .dout({ifu_fetch_addr_int_f[31:1]}));</span>
<span id="L610"><span class="lineNum">     610</span>              : </span>
<span id="L611"><span class="lineNum">     611</span>              :    assign vaddr_f[pt.ICACHE_BEAT_ADDR_HI:1] = ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:1] ;</span>
<span id="L612"><span class="lineNum">     612</span>              : </span>
<span id="L613"><span class="lineNum">     613</span>              :    rvdffpcie #(31) imb_f_ff        (.*, .en(fetch_bf_f_c1_clken), .din (imb_in[31:1]), .dout(imb_ff[31:1]));</span>
<span id="L614"><span class="lineNum">     614</span>              :    rvdff_fpga #(1) unc_miss_ff     (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk),  .din ( uncacheable_miss_in),               .dout( uncacheable_miss_ff));</span>
<span id="L615"><span class="lineNum">     615</span>              : </span>
<span id="L616"><span class="lineNum">     616</span>              : </span>
<span id="L617"><span class="lineNum">     617</span>              :    assign miss_addr_in[31:pt.ICACHE_BEAT_ADDR_HI+1]      = (~miss_pending                    ) ? imb_ff[31:pt.ICACHE_BEAT_ADDR_HI+1] :</span>
<span id="L618"><span class="lineNum">     618</span>              :                                                            (                scnd_miss_req_q  ) ? imb_scnd_ff[31:pt.ICACHE_BEAT_ADDR_HI+1] : miss_addr[31:pt.ICACHE_BEAT_ADDR_HI+1] ;</span>
<span id="L619"><span class="lineNum">     619</span>              : </span>
<span id="L620"><span class="lineNum">     620</span>              : </span>
<span id="L621"><span class="lineNum">     621</span>              :    rvdfflie #(.WIDTH(31-pt.ICACHE_BEAT_ADDR_HI),.LEFT(31-pt.ICACHE_BEAT_ADDR_HI-8)) miss_f_ff       (.*, .en(bus_ifu_bus_clk_en | ic_act_miss_f | dec_tlu_force_halt), .din ({miss_addr_in[31:pt.ICACHE_BEAT_ADDR_HI+1]}), .dout({miss_addr[31:pt.ICACHE_BEAT_ADDR_HI+1]}));</span>
<span id="L622"><span class="lineNum">     622</span>              : </span>
<span id="L623"><span class="lineNum">     623</span>              : </span>
<span id="L624"><span class="lineNum">     624</span>              : </span>
<span id="L625"><span class="lineNum">     625</span>              : </span>
<span id="L626"><span class="lineNum">     626</span>              : </span>
<span id="L627"><span class="lineNum">     627</span>              :    rvdff_fpga #(pt.ICACHE_STATUS_BITS)  mb_rep_wayf2_ff (.*, .clk(fetch_bf_f_c1_clk),  .clken(fetch_bf_f_c1_clken), .rawclk(clk),  .din ({way_status_mb_in[pt.ICACHE_STATUS_BITS-1:0]}), .dout({way_status_mb_ff[pt.ICACHE_STATUS_BITS-1:0]}));</span>
<span id="L628"><span class="lineNum">     628</span>              :    rvdff_fpga #(pt.ICACHE_NUM_WAYS)     mb_tagv_ff      (.*, .clk(fetch_bf_f_c1_clk),  .clken(fetch_bf_f_c1_clken), .rawclk(clk),  .din ({tagv_mb_in[pt.ICACHE_NUM_WAYS-1:0]}), .dout({tagv_mb_ff[pt.ICACHE_NUM_WAYS-1:0]}));</span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span>              :    assign ifc_fetch_req_qual_bf  = ifc_fetch_req_bf  &amp; ~((miss_state == CRIT_WRD_RDY) &amp; flush_final_f) &amp; ~stream_miss_f ;// &amp; ~exu_flush_final ;</span>
<span id="L631"><span class="lineNum">     631</span>              : </span>
<span id="L632"><span class="lineNum">     632</span>              :    assign ifc_fetch_req_f       = ifc_fetch_req_f_raw &amp; ~exu_flush_final ;</span>
<span id="L633"><span class="lineNum">     633</span>              : </span>
<span id="L634"><span class="lineNum">     634</span>              :    rvdff_fpga #(1) ifu_iccm_acc_ff     (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk),   .din(ifc_iccm_access_bf),      .dout(ifc_iccm_access_f));</span>
<span id="L635"><span class="lineNum">     635</span>              :    rvdff_fpga #(1) ifu_iccm_reg_acc_ff (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk),   .din(ifc_region_acc_fault_final_bf), .dout(ifc_region_acc_fault_final_f));</span>
<span id="L636"><span class="lineNum">     636</span>              :    rvdff_fpga #(1) rgn_acc_ff          (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk),   .din(ifc_region_acc_fault_bf),       .dout(ifc_region_acc_fault_f));</span>
<span id="L637"><span class="lineNum">     637</span>              : </span>
<span id="L638"><span class="lineNum">     638</span>              : </span>
<span id="L639"><span class="lineNum">     639</span>              :    assign ifu_ic_req_addr_f[31:3]  = {miss_addr[31:pt.ICACHE_BEAT_ADDR_HI+1] , ic_req_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3] };</span>
<span id="L640"><span class="lineNum">     640</span>              :    assign ifu_ic_mb_empty          = (((miss_state == HIT_U_MISS) | (miss_state == STREAM)) &amp; ~(bus_ifu_wr_en_ff &amp; last_beat)) |  ~miss_pending ;</span>
<span id="L641"><span class="lineNum">     641</span>              :    assign ifu_miss_state_idle      = (miss_state == IDLE) ;</span>
<span id="L642"><span class="lineNum">     642</span>              : </span>
<span id="L643"><span class="lineNum">     643</span>              : </span>
<span id="L644"><span class="lineNum">     644</span>              :    assign sel_mb_addr  = ((miss_pending &amp; write_ic_16_bytes &amp; ~uncacheable_miss_ff) | reset_tag_valid_for_miss) ;</span>
<span id="L645"><span class="lineNum">     645</span>              :    assign ifu_ic_rw_int_addr[31:1] = ({31{ sel_mb_addr}}  &amp;  {imb_ff[31:pt.ICACHE_BEAT_ADDR_HI+1] , ic_wr_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3] , imb_ff[2:1]})  |</span>
<span id="L646"><span class="lineNum">     646</span>              :                                      ({31{~sel_mb_addr}}  &amp;  ifc_fetch_addr_bf[31:1] )   ;</span>
<span id="L647"><span class="lineNum">     647</span>              : </span>
<span id="L648"><span class="lineNum">     648</span>              :    assign sel_mb_status_addr  = ((miss_pending &amp; write_ic_16_bytes &amp; ~uncacheable_miss_ff &amp; last_beat &amp; bus_ifu_wr_en_ff_q) | reset_tag_valid_for_miss) ;</span>
<span id="L649"><span class="lineNum">     649</span>              :    assign ifu_status_wr_addr[31:1] = ({31{ sel_mb_status_addr}}  &amp;  {imb_ff[31:pt.ICACHE_BEAT_ADDR_HI+1] , ic_wr_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3] , imb_ff[2:1]})  |</span>
<span id="L650"><span class="lineNum">     650</span>              :                                      ({31{~sel_mb_status_addr}}  &amp;  ifu_fetch_addr_int_f[31:1] )   ;</span>
<span id="L651"><span class="lineNum">     651</span>              : </span>
<span id="L652"><span class="lineNum">     652</span>              : </span>
<span id="L653"><span class="lineNum">     653</span>              :   assign ic_rw_addr[31:1]      = ifu_ic_rw_int_addr[31:1] ;</span>
<span id="L654"><span class="lineNum">     654</span>              : </span>
<span id="L655"><span class="lineNum">     655</span>              : </span>
<span id="L656"><span class="lineNum">     656</span>              : if (pt.ICACHE_ECC == 1) begin: icache_ecc_1</span>
<span id="L657"><span class="lineNum">     657</span>              :    logic [6:0]       ic_wr_ecc;</span>
<span id="L658"><span class="lineNum">     658</span>              :    logic [6:0]       ic_miss_buff_ecc;</span>
<span id="L659"><span class="lineNum">     659</span>              :    logic [141:0]     ic_wr_16bytes_data ;</span>
<span id="L660"><span class="lineNum">     660</span>              :    logic [70:0]      ifu_ic_debug_rd_data_in   ;</span>
<span id="L661"><span class="lineNum">     661</span>              : </span>
<span id="L662"><span class="lineNum">     662</span>              :                 rvecc_encode_64  ic_ecc_encode_64_bus (</span>
<span id="L663"><span class="lineNum">     663</span>              :                            .din    (ifu_bus_rdata_ff[63:0]),</span>
<span id="L664"><span class="lineNum">     664</span>              :                            .ecc_out(ic_wr_ecc[6:0]));</span>
<span id="L665"><span class="lineNum">     665</span>              :                 rvecc_encode_64  ic_ecc_encode_64_buff (</span>
<span id="L666"><span class="lineNum">     666</span>              :                            .din    (ic_miss_buff_half[63:0]),</span>
<span id="L667"><span class="lineNum">     667</span>              :                            .ecc_out(ic_miss_buff_ecc[6:0]));</span>
<span id="L668"><span class="lineNum">     668</span>              : </span>
<span id="L669"><span class="lineNum">     669</span>              :    for (genvar i=0; i &lt; pt.ICACHE_BANKS_WAY ; i++) begin : ic_wr_data_loop</span>
<span id="L670"><span class="lineNum">     670</span>              :       assign ic_wr_data[i][70:0]  =  ic_wr_16bytes_data[((71*i)+70): (71*i)];</span>
<span id="L671"><span class="lineNum">     671</span>              :    end</span>
<span id="L672"><span class="lineNum">     672</span>              : </span>
<span id="L673"><span class="lineNum">     673</span>              : </span>
<span id="L674"><span class="lineNum">     674</span>              :    assign ic_debug_wr_data[70:0]   = {dec_tlu_ic_diag_pkt.icache_wrdata[70:0]} ;</span>
<span id="L675"><span class="lineNum">     675</span>              :    assign ic_error_start           = ((|ic_eccerr[pt.ICACHE_BANKS_WAY-1:0]) &amp; ic_act_hit_f)  | ic_rd_parity_final_err;</span>
<span id="L676"><span class="lineNum">     676</span>              : </span>
<span id="L677"><span class="lineNum">     677</span>              : </span>
<span id="L678"><span class="lineNum">     678</span>              : </span>
<span id="L679"><span class="lineNum">     679</span>              :   assign ifu_ic_debug_rd_data_in[70:0] = ic_debug_ict_array_sel_ff ? {2'b0,ictag_debug_rd_data[25:21],32'b0,ictag_debug_rd_data[20:0],{7-pt.ICACHE_STATUS_BITS{1'b0}}, way_status[pt.ICACHE_STATUS_BITS-1:0],3'b0,ic_debug_tag_val_rd_out} :</span>
<span id="L680"><span class="lineNum">     680</span>              :                                                                      ic_debug_rd_data[70:0];</span>
<span id="L681"><span class="lineNum">     681</span>              : </span>
<span id="L682"><span class="lineNum">     682</span>              :   rvdffe #(71) ifu_debug_data_ff (.*,</span>
<span id="L683"><span class="lineNum">     683</span>              :                                   .en (debug_data_clken),</span>
<span id="L684"><span class="lineNum">     684</span>              :                                   .din ({</span>
<span id="L685"><span class="lineNum">     685</span>              :                                          ifu_ic_debug_rd_data_in[70:0]</span>
<span id="L686"><span class="lineNum">     686</span>              :                                          }),</span>
<span id="L687"><span class="lineNum">     687</span>              :                                   .dout({</span>
<span id="L688"><span class="lineNum">     688</span>              :                                          ifu_ic_debug_rd_data[70:0]</span>
<span id="L689"><span class="lineNum">     689</span>              :                                          })</span>
<span id="L690"><span class="lineNum">     690</span>              :                                   );</span>
<span id="L691"><span class="lineNum">     691</span>              : </span>
<span id="L692"><span class="lineNum">     692</span>              :   assign ic_wr_16bytes_data[141:0] =  ifu_bus_rid_ff[0] ? {ic_wr_ecc[6:0] , ifu_bus_rdata_ff[63:0] ,  ic_miss_buff_ecc[6:0] , ic_miss_buff_half[63:0] } :</span>
<span id="L693"><span class="lineNum">     693</span>              :                                                         {ic_miss_buff_ecc[6:0] ,  ic_miss_buff_half[63:0] , ic_wr_ecc[6:0] , ifu_bus_rdata_ff[63:0] } ;</span>
<span id="L694"><span class="lineNum">     694</span>              : </span>
<span id="L695"><span class="lineNum">     695</span>              : </span>
<span id="L696"><span class="lineNum">     696</span>              : end</span>
<span id="L697"><span class="lineNum">     697</span>              : else begin : icache_parity_1</span>
<span id="L698"><span class="lineNum">     698</span>              :    logic [3:0]   ic_wr_parity;</span>
<span id="L699"><span class="lineNum">     699</span>              :    logic [3:0]   ic_miss_buff_parity;</span>
<span id="L700"><span class="lineNum">     700</span>              :    logic [135:0] ic_wr_16bytes_data ;</span>
<span id="L701"><span class="lineNum">     701</span>              :    logic [70:0]  ifu_ic_debug_rd_data_in   ;</span>
<span id="L702"><span class="lineNum">     702</span>              :     for (genvar i=0 ; i &lt; 4 ; i++) begin : DATA_PGEN</span>
<span id="L703"><span class="lineNum">     703</span>              :        rveven_paritygen #(16) par_bus  (.data_in   (ifu_bus_rdata_ff[((16*i)+15):(16*i)]),</span>
<span id="L704"><span class="lineNum">     704</span>              :                                       .parity_out(ic_wr_parity[i]));</span>
<span id="L705"><span class="lineNum">     705</span>              :        rveven_paritygen #(16) par_buff  (.data_in   (ic_miss_buff_half[((16*i)+15):(16*i)]),</span>
<span id="L706"><span class="lineNum">     706</span>              :                                       .parity_out(ic_miss_buff_parity[i]));</span>
<span id="L707"><span class="lineNum">     707</span>              :     end</span>
<span id="L708"><span class="lineNum">     708</span>              : </span>
<span id="L709"><span class="lineNum">     709</span>              : </span>
<span id="L710"><span class="lineNum">     710</span>              :    for (genvar i=0; i &lt; pt.ICACHE_BANKS_WAY ; i++) begin : ic_wr_data_loop</span>
<span id="L711"><span class="lineNum">     711</span>              :       assign ic_wr_data[i][70:0]  =  {3'b0, ic_wr_16bytes_data[((68*i)+67): (68*i)]};</span>
<span id="L712"><span class="lineNum">     712</span>              :    end</span>
<span id="L713"><span class="lineNum">     713</span>              : </span>
<span id="L714"><span class="lineNum">     714</span>              : </span>
<span id="L715"><span class="lineNum">     715</span>              : </span>
<span id="L716"><span class="lineNum">     716</span>              : </span>
<span id="L717"><span class="lineNum">     717</span>              : </span>
<span id="L718"><span class="lineNum">     718</span>              :    assign ic_debug_wr_data[70:0]   = {dec_tlu_ic_diag_pkt.icache_wrdata[70:0]} ;</span>
<span id="L719"><span class="lineNum">     719</span>              :    assign ic_error_start           = ((|ic_parerr[pt.ICACHE_BANKS_WAY-1:0]) &amp; ic_act_hit_f) | ic_rd_parity_final_err;</span>
<span id="L720"><span class="lineNum">     720</span>              : </span>
<span id="L721"><span class="lineNum">     721</span>              :    assign ifu_ic_debug_rd_data_in[70:0] = ic_debug_ict_array_sel_ff ? {6'b0,ictag_debug_rd_data[21],32'b0,ictag_debug_rd_data[20:0],{7-pt.ICACHE_STATUS_BITS{1'b0}},way_status[pt.ICACHE_STATUS_BITS-1:0],3'b0,ic_debug_tag_val_rd_out} :</span>
<span id="L722"><span class="lineNum">     722</span>              :                                                                       ic_debug_rd_data[70:0] ;</span>
<span id="L723"><span class="lineNum">     723</span>              : </span>
<span id="L724"><span class="lineNum">     724</span>              :    rvdffe #(71) ifu_debug_data_ff (.*,</span>
<span id="L725"><span class="lineNum">     725</span>              :                                    .en (debug_data_clken),</span>
<span id="L726"><span class="lineNum">     726</span>              :                                    .din ({</span>
<span id="L727"><span class="lineNum">     727</span>              :                                           ifu_ic_debug_rd_data_in[70:0]</span>
<span id="L728"><span class="lineNum">     728</span>              :                                           }),</span>
<span id="L729"><span class="lineNum">     729</span>              :                                    .dout({</span>
<span id="L730"><span class="lineNum">     730</span>              :                                           ifu_ic_debug_rd_data[70:0]</span>
<span id="L731"><span class="lineNum">     731</span>              :                                           })</span>
<span id="L732"><span class="lineNum">     732</span>              :                                    );</span>
<span id="L733"><span class="lineNum">     733</span>              : </span>
<span id="L734"><span class="lineNum">     734</span>              :    assign ic_wr_16bytes_data[135:0] =  ifu_bus_rid_ff[0] ? {ic_wr_parity[3:0] , ifu_bus_rdata_ff[63:0] ,  ic_miss_buff_parity[3:0] , ic_miss_buff_half[63:0] } :</span>
<span id="L735"><span class="lineNum">     735</span>              :                                                         {ic_miss_buff_parity[3:0] ,  ic_miss_buff_half[63:0] , ic_wr_parity[3:0] , ifu_bus_rdata_ff[63:0] } ;</span>
<span id="L736"><span class="lineNum">     736</span>              : </span>
<span id="L737"><span class="lineNum">     737</span>              : end</span>
<span id="L738"><span class="lineNum">     738</span>              : </span>
<span id="L739"><span class="lineNum">     739</span>              : </span>
<span id="L740"><span class="lineNum">     740</span>              :   assign ifu_wr_data_comb_err       =  bus_ifu_wr_data_error_ff ;</span>
<span id="L741"><span class="lineNum">     741</span>              :   assign ifu_wr_cumulative_err      = (ifu_wr_data_comb_err | ifu_wr_data_comb_err_ff) &amp; ~reset_beat_cnt;</span>
<span id="L742"><span class="lineNum">     742</span>              :   assign ifu_wr_cumulative_err_data =  ifu_wr_data_comb_err | ifu_wr_data_comb_err_ff ;</span>
<span id="L743"><span class="lineNum">     743</span>              : </span>
<span id="L744"><span class="lineNum">     744</span>              : </span>
<span id="L745"><span class="lineNum">     745</span>              :   assign sel_byp_data     =  (ic_crit_wd_rdy | (miss_state == STREAM) | (miss_state == CRIT_BYP_OK));</span>
<span id="L746"><span class="lineNum">     746</span>              :   assign sel_ic_data      = ~(ic_crit_wd_rdy | (miss_state == STREAM) | (miss_state == CRIT_BYP_OK) | (miss_state == MISS_WAIT)) &amp; ~fetch_req_iccm_f &amp; ~ifc_region_acc_fault_final_f;</span>
<span id="L747"><span class="lineNum">     747</span>              : </span>
<span id="L748"><span class="lineNum">     748</span>              :  if (pt.ICCM_ICACHE==1) begin: iccm_icache</span>
<span id="L749"><span class="lineNum">     749</span>              :   assign sel_iccm_data    =  fetch_req_iccm_f  ;</span>
<span id="L750"><span class="lineNum">     750</span>              : </span>
<span id="L751"><span class="lineNum">     751</span>              :   assign ic_final_data[63:0]  = ({64{sel_byp_data | sel_iccm_data | sel_ic_data}} &amp; {ic_rd_data[63:0]} ) ;</span>
<span id="L752"><span class="lineNum">     752</span>              : </span>
<span id="L753"><span class="lineNum">     753</span>              :   assign ic_premux_data[63:0] = ({64{sel_byp_data }} &amp; {ic_byp_data_only_new[63:0]} ) |</span>
<span id="L754"><span class="lineNum">     754</span>              :                           ({64{sel_iccm_data}} &amp; {iccm_rd_data[63:0]});</span>
<span id="L755"><span class="lineNum">     755</span>              : </span>
<span id="L756"><span class="lineNum">     756</span>              :   assign ic_sel_premux_data = sel_iccm_data | sel_byp_data ;</span>
<span id="L757"><span class="lineNum">     757</span>              :  end</span>
<span id="L758"><span class="lineNum">     758</span>              : </span>
<span id="L759"><span class="lineNum">     759</span>              : if (pt.ICCM_ONLY == 1 ) begin: iccm_only</span>
<span id="L760"><span class="lineNum">     760</span>              :   assign sel_iccm_data    =  fetch_req_iccm_f  ;</span>
<span id="L761"><span class="lineNum">     761</span>              :   assign ic_final_data[63:0]  = ({64{sel_byp_data }} &amp; {ic_byp_data_only_new[63:0]} ) |</span>
<span id="L762"><span class="lineNum">     762</span>              :                           ({64{sel_iccm_data}} &amp; {iccm_rd_data[63:0]});</span>
<span id="L763"><span class="lineNum">     763</span>              :   assign ic_premux_data = '0 ;</span>
<span id="L764"><span class="lineNum">     764</span>              :   assign ic_sel_premux_data = '0 ;</span>
<span id="L765"><span class="lineNum">     765</span>              : end</span>
<span id="L766"><span class="lineNum">     766</span>              : </span>
<span id="L767"><span class="lineNum">     767</span>              : if (pt.ICACHE_ONLY == 1 ) begin: icache_only</span>
<span id="L768"><span class="lineNum">     768</span>              :   assign ic_final_data[63:0]  = ({64{sel_byp_data | sel_ic_data}} &amp; {ic_rd_data[63:0]} ) ;</span>
<span id="L769"><span class="lineNum">     769</span>              :   assign ic_premux_data[63:0] = ({64{sel_byp_data }} &amp; {ic_byp_data_only_new[63:0]} ) ;</span>
<span id="L770"><span class="lineNum">     770</span>              :   assign ic_sel_premux_data =  sel_byp_data ;</span>
<span id="L771"><span class="lineNum">     771</span>              : end</span>
<span id="L772"><span class="lineNum">     772</span>              : </span>
<span id="L773"><span class="lineNum">     773</span>              : </span>
<span id="L774"><span class="lineNum">     774</span>              : if (pt.NO_ICCM_NO_ICACHE == 1 ) begin: no_iccm_no_icache</span>
<span id="L775"><span class="lineNum">     775</span>              :   assign ic_final_data[63:0]  = ({64{sel_byp_data }} &amp; {ic_byp_data_only_new[63:0]} ) ;</span>
<span id="L776"><span class="lineNum">     776</span>              :   assign ic_premux_data = 0 ;</span>
<span id="L777"><span class="lineNum">     777</span>              :   assign ic_sel_premux_data = '0 ;</span>
<span id="L778"><span class="lineNum">     778</span>              : end</span>
<span id="L779"><span class="lineNum">     779</span>              : </span>
<span id="L780"><span class="lineNum">     780</span>              : </span>
<span id="L781"><span class="lineNum">     781</span>              :   assign ifc_bus_acc_fault_f[1:0]   =  {2{ic_byp_hit_f}} &amp; ifu_byp_data_err_f[1:0] ;</span>
<span id="L782"><span class="lineNum">     782</span>              :   assign ic_data_f[31:0]      = ic_final_data[31:0];</span>
<span id="L783"><span class="lineNum">     783</span>              : </span>
<span id="L784"><span class="lineNum">     784</span>              : </span>
<span id="L785"><span class="lineNum">     785</span>              : </span>
<span id="L786"><span class="lineNum">     786</span>              : assign fetch_req_f_qual       = ic_hit_f &amp; ~exu_flush_final;</span>
<span id="L787"><span class="lineNum">     787</span>              : assign ic_access_fault_f[1:0]  = ({2{ifc_region_acc_fault_final_f}} | ifc_bus_acc_fault_f[1:0])  &amp; {2{~exu_flush_final}};</span>
<span id="L788"><span class="lineNum">     788</span>              : assign ic_access_fault_type_f[1:0] = |iccm_rd_ecc_double_err       ? 2'b01 :</span>
<span id="L789"><span class="lineNum">     789</span>              :                                      ifc_region_acc_fault_f        ? 2'b10 :</span>
<span id="L790"><span class="lineNum">     790</span>              :                                      ifc_region_acc_fault_memory_f ? 2'b11 :  2'b00 ;</span>
<span id="L791"><span class="lineNum">     791</span>              : </span>
<span id="L792"><span class="lineNum">     792</span>              :   // right justified</span>
<span id="L793"><span class="lineNum">     793</span>              : </span>
<span id="L794"><span class="lineNum">     794</span>              : assign ic_fetch_val_f[1] = fetch_req_f_qual &amp; ifu_bp_inst_mask_f &amp; ~(vaddr_f[pt.ICACHE_BEAT_ADDR_HI:1] == {pt.ICACHE_BEAT_ADDR_HI{1'b1}}) &amp; (err_stop_state != ERR_FETCH2);</span>
<span id="L795"><span class="lineNum">     795</span>              : assign ic_fetch_val_f[0] = fetch_req_f_qual ;</span>
<span id="L796"><span class="lineNum">     796</span>              : assign two_byte_instr    =  (ic_data_f[1:0] != 2'b11 )  ;</span>
<span id="L797"><span class="lineNum">     797</span>              : </span>
<span id="L798"><span class="lineNum">     798</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L799"><span class="lineNum">     799</span>              : //  Create full buffer...                                                          //</span>
<span id="L800"><span class="lineNum">     800</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L801"><span class="lineNum">     801</span> <span class="tlaGNC tlaBgGNC">       14162 :      logic [63:0]       ic_miss_buff_data_in;</span></span>
<span id="L802"><span class="lineNum">     802</span>              :      assign ic_miss_buff_data_in[63:0] = ifu_bus_rsp_rdata[63:0];</span>
<span id="L803"><span class="lineNum">     803</span>              : </span>
<span id="L804"><span class="lineNum">     804</span>              :      for (genvar i=0; i&lt;pt.ICACHE_NUM_BEATS; i++) begin :  wr_flop</span>
<span id="L805"><span class="lineNum">     805</span>              : </span>
<span id="L806"><span class="lineNum">     806</span>              :         assign write_fill_data[i]        =   bus_ifu_wr_en &amp; (  (pt.IFU_BUS_TAG)'(i)  == ifu_bus_rsp_tag[pt.IFU_BUS_TAG-1:0]);</span>
<span id="L807"><span class="lineNum">     807</span>              : </span>
<span id="L808"><span class="lineNum">     808</span>              :         rvdffe #(32) byp_data_0_ff (.*,</span>
<span id="L809"><span class="lineNum">     809</span>              :                                     .en (write_fill_data[i]),</span>
<span id="L810"><span class="lineNum">     810</span>              :                                     .din (ic_miss_buff_data_in[31:0]),</span>
<span id="L811"><span class="lineNum">     811</span>              :                                     .dout(ic_miss_buff_data[i*2][31:0])</span>
<span id="L812"><span class="lineNum">     812</span>              :                                     );</span>
<span id="L813"><span class="lineNum">     813</span>              : </span>
<span id="L814"><span class="lineNum">     814</span>              :         rvdffe #(32) byp_data_1_ff (.*,</span>
<span id="L815"><span class="lineNum">     815</span>              :                                     .en (write_fill_data[i]),</span>
<span id="L816"><span class="lineNum">     816</span>              :                                     .din (ic_miss_buff_data_in[63:32]),</span>
<span id="L817"><span class="lineNum">     817</span>              :                                     .dout(ic_miss_buff_data[i*2+1][31:0])</span>
<span id="L818"><span class="lineNum">     818</span>              :                                     );</span>
<span id="L819"><span class="lineNum">     819</span>              : </span>
<span id="L820"><span class="lineNum">     820</span>              :         assign ic_miss_buff_data_valid_in[i]  = write_fill_data[i] ? 1'b1  : (ic_miss_buff_data_valid[i]  &amp; ~ic_act_miss_f) ;</span>
<span id="L821"><span class="lineNum">     821</span>              : </span>
<span id="L822"><span class="lineNum">     822</span>              :         rvdff #(1) byp_data_valid_ff (.*,</span>
<span id="L823"><span class="lineNum">     823</span>              :                   .clk (active_clk),</span>
<span id="L824"><span class="lineNum">     824</span>              :                   .din (ic_miss_buff_data_valid_in[i]),</span>
<span id="L825"><span class="lineNum">     825</span>              :                   .dout(ic_miss_buff_data_valid[i]));</span>
<span id="L826"><span class="lineNum">     826</span>              : </span>
<span id="L827"><span class="lineNum">     827</span>              :         assign ic_miss_buff_data_error_in[i]  = write_fill_data[i] ? bus_ifu_wr_data_error  : (ic_miss_buff_data_error[i]  &amp; ~ic_act_miss_f) ;</span>
<span id="L828"><span class="lineNum">     828</span>              : </span>
<span id="L829"><span class="lineNum">     829</span>              :         rvdff #(1) byp_data_error_ff (.*,</span>
<span id="L830"><span class="lineNum">     830</span>              :                   .clk (active_clk),</span>
<span id="L831"><span class="lineNum">     831</span>              :                   .din (ic_miss_buff_data_error_in[i] ),</span>
<span id="L832"><span class="lineNum">     832</span>              :                   .dout(ic_miss_buff_data_error[i]));</span>
<span id="L833"><span class="lineNum">     833</span>              :      end</span>
<span id="L834"><span class="lineNum">     834</span>              : </span>
<span id="L835"><span class="lineNum">     835</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L836"><span class="lineNum">     836</span>              : // New bypass ready                                                                //</span>
<span id="L837"><span class="lineNum">     837</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L838"><span class="lineNum">     838</span> <span class="tlaGNC">        2018 :    logic   [pt.ICACHE_BEAT_ADDR_HI:1]  bypass_index;</span></span>
<span id="L839"><span class="lineNum">     839</span> <span class="tlaGNC">        4206 :    logic   [pt.ICACHE_BEAT_ADDR_HI:3]  bypass_index_5_3_inc;</span></span>
<span id="L840"><span class="lineNum">     840</span> <span class="tlaGNC">       52512 :    logic   bypass_data_ready_in;</span></span>
<span id="L841"><span class="lineNum">     841</span> <span class="tlaGNC">       52310 :    logic   ic_crit_wd_rdy_new_in;</span></span>
<span id="L842"><span class="lineNum">     842</span>              : </span>
<span id="L843"><span class="lineNum">     843</span>              :    assign bypass_index[pt.ICACHE_BEAT_ADDR_HI:1] = imb_ff[pt.ICACHE_BEAT_ADDR_HI:1] ;</span>
<span id="L844"><span class="lineNum">     844</span>              :    assign bypass_index_5_3_inc[pt.ICACHE_BEAT_ADDR_HI:3] = bypass_index[pt.ICACHE_BEAT_ADDR_HI:3] + 1 ;</span>
<span id="L845"><span class="lineNum">     845</span>              : </span>
<span id="L846"><span class="lineNum">     846</span>              : </span>
<span id="L847"><span class="lineNum">     847</span>              :    assign bypass_data_ready_in = ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                      &amp; ~bypass_index[2] &amp; ~bypass_index[1])) |</span>
<span id="L848"><span class="lineNum">     848</span>              :                                  ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                      &amp; ~bypass_index[2] &amp;  bypass_index[1])) |</span>
<span id="L849"><span class="lineNum">     849</span>              :                                  ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                      &amp;  bypass_index[2] &amp; ~bypass_index[1])) |</span>
<span id="L850"><span class="lineNum">     850</span>              :                                  ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]] &amp; ic_miss_buff_data_valid_in[bypass_index_5_3_inc[pt.ICACHE_BEAT_ADDR_HI:3]] &amp;  bypass_index[2] &amp; bypass_index[1])) |</span>
<span id="L851"><span class="lineNum">     851</span>              :                                  ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]] &amp; (bypass_index[pt.ICACHE_BEAT_ADDR_HI:3] == {pt.ICACHE_BEAT_BITS{1'b1}})))   ;</span>
<span id="L852"><span class="lineNum">     852</span>              : </span>
<span id="L853"><span class="lineNum">     853</span>              : </span>
<span id="L854"><span class="lineNum">     854</span>              : </span>
<span id="L855"><span class="lineNum">     855</span>              :    assign    ic_crit_wd_rdy_new_in = ( bypass_data_ready_in &amp; crit_wd_byp_ok_ff   &amp;  uncacheable_miss_ff &amp;  ~exu_flush_final &amp; ~ifu_bp_hit_taken_q_f) |</span>
<span id="L856"><span class="lineNum">     856</span>              :                                      (                        crit_wd_byp_ok_ff   &amp; ~uncacheable_miss_ff &amp;  ~exu_flush_final &amp; ~ifu_bp_hit_taken_q_f) |</span>
<span id="L857"><span class="lineNum">     857</span>              :                                      (ic_crit_wd_rdy_new_ff &amp; ~fetch_req_icache_f &amp; crit_wd_byp_ok_ff    &amp;  ~exu_flush_final) ;</span>
<span id="L858"><span class="lineNum">     858</span>              : </span>
<span id="L859"><span class="lineNum">     859</span>              : </span>
<span id="L860"><span class="lineNum">     860</span>              :   assign byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:1]          =    ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:1]       ;</span>
<span id="L861"><span class="lineNum">     861</span>              :   assign byp_fetch_index_0[pt.ICACHE_BEAT_ADDR_HI:2]        =   {ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:3],1'b0} ;</span>
<span id="L862"><span class="lineNum">     862</span>              :   assign byp_fetch_index_1[pt.ICACHE_BEAT_ADDR_HI:2]        =   {ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:3],1'b1} ;</span>
<span id="L863"><span class="lineNum">     863</span>              :   assign byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3]      =    ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:3]+1'b1 ;</span>
<span id="L864"><span class="lineNum">     864</span>              :   assign byp_fetch_index_inc_0[pt.ICACHE_BEAT_ADDR_HI:2]    =   {byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3], 1'b0} ;</span>
<span id="L865"><span class="lineNum">     865</span>              :   assign byp_fetch_index_inc_1[pt.ICACHE_BEAT_ADDR_HI:2]    =   {byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3], 1'b1} ;</span>
<span id="L866"><span class="lineNum">     866</span>              : </span>
<span id="L867"><span class="lineNum">     867</span>              :   assign  ifu_byp_data_err_new = (~ifu_fetch_addr_int_f[2] &amp;  ~ifu_fetch_addr_int_f[1] &amp;                                                                           ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )  |</span>
<span id="L868"><span class="lineNum">     868</span>              :                                  (~ifu_fetch_addr_int_f[2] &amp;   ifu_fetch_addr_int_f[1] &amp;                                                                           ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )  |</span>
<span id="L869"><span class="lineNum">     869</span>              :                                  ( ifu_fetch_addr_int_f[2] &amp;  ~ifu_fetch_addr_int_f[1] &amp;                                                                           ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )  |</span>
<span id="L870"><span class="lineNum">     870</span>              :                                  ( ifu_fetch_addr_int_f[2] &amp;   ifu_fetch_addr_int_f[1] &amp; (ic_miss_buff_data_error[byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3]] | ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )) ;</span>
<span id="L871"><span class="lineNum">     871</span>              : </span>
<span id="L872"><span class="lineNum">     872</span>              :   assign  ifu_byp_data_err_f[1:0]  =   (ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )  ? 2'b11 :</span>
<span id="L873"><span class="lineNum">     873</span>              :                                       ( ifu_fetch_addr_int_f[2] &amp;  ifu_fetch_addr_int_f[1] &amp;   ~(ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] ) &amp; (~miss_wrap_f &amp; ic_miss_buff_data_error[byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3]])) ? 2'b10 : 2'b00;</span>
<span id="L874"><span class="lineNum">     874</span>              : </span>
<span id="L875"><span class="lineNum">     875</span>              : </span>
<span id="L876"><span class="lineNum">     876</span>              : </span>
<span id="L877"><span class="lineNum">     877</span>              : </span>
<span id="L878"><span class="lineNum">     878</span>              : </span>
<span id="L879"><span class="lineNum">     879</span>              :   assign ic_byp_data_only_pre_new[79:0] =  ({80{~ifu_fetch_addr_int_f[2]}} &amp;   {ic_miss_buff_data[byp_fetch_index_inc_0][15:0],ic_miss_buff_data[byp_fetch_index_1][31:0]     , ic_miss_buff_data[byp_fetch_index_0][31:0]}) |</span>
<span id="L880"><span class="lineNum">     880</span>              :                                            ({80{ ifu_fetch_addr_int_f[2]}} &amp;   {ic_miss_buff_data[byp_fetch_index_inc_1][15:0],ic_miss_buff_data[byp_fetch_index_inc_0][31:0] , ic_miss_buff_data[byp_fetch_index_1][31:0]}) ;</span>
<span id="L881"><span class="lineNum">     881</span>              : </span>
<span id="L882"><span class="lineNum">     882</span>              :   assign ic_byp_data_only_new[79:0]      = ~ifu_fetch_addr_int_f[1] ? {ic_byp_data_only_pre_new[79:0]} :</span>
<span id="L883"><span class="lineNum">     883</span>              :                                                                       {16'b0,ic_byp_data_only_pre_new[79:16]} ;</span>
<span id="L884"><span class="lineNum">     884</span>              : </span>
<span id="L885"><span class="lineNum">     885</span>              :   assign miss_wrap_f      =  (imb_ff[pt.ICACHE_TAG_INDEX_LO] != ifu_fetch_addr_int_f[pt.ICACHE_TAG_INDEX_LO] ) ;</span>
<span id="L886"><span class="lineNum">     886</span>              : </span>
<span id="L887"><span class="lineNum">     887</span>              :   assign miss_buff_hit_unq_f  = ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                     &amp; ~byp_fetch_index[2] &amp; ~byp_fetch_index[1])) |</span>
<span id="L888"><span class="lineNum">     888</span>              :                              ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                     &amp; ~byp_fetch_index[2] &amp;  byp_fetch_index[1])) |</span>
<span id="L889"><span class="lineNum">     889</span>              :                              ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                     &amp;  byp_fetch_index[2] &amp; ~byp_fetch_index[1])) |</span>
<span id="L890"><span class="lineNum">     890</span>              :                              ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] &amp; ic_miss_buff_data_valid[byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3]] &amp;  byp_fetch_index[2] &amp;  byp_fetch_index[1])) |</span>
<span id="L891"><span class="lineNum">     891</span>              :                              ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] &amp;  (byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3] == {pt.ICACHE_BEAT_BITS{1'b1}})))   ;</span>
<span id="L892"><span class="lineNum">     892</span>              : </span>
<span id="L893"><span class="lineNum">     893</span>              :   assign stream_hit_f     =  (miss_buff_hit_unq_f &amp; ~miss_wrap_f ) &amp; (miss_state==STREAM) ;</span>
<span id="L894"><span class="lineNum">     894</span>              :   assign stream_miss_f    = ~(miss_buff_hit_unq_f &amp; ~miss_wrap_f ) &amp; (miss_state==STREAM) &amp; ifc_fetch_req_f;</span>
<span id="L895"><span class="lineNum">     895</span>              :   assign stream_eol_f     =  (byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:2] == {pt.ICACHE_BEAT_BITS+1{1'b1}}) &amp; ifc_fetch_req_f &amp; stream_hit_f;</span>
<span id="L896"><span class="lineNum">     896</span>              : </span>
<span id="L897"><span class="lineNum">     897</span>              :   assign crit_byp_hit_f   =  (miss_buff_hit_unq_f ) &amp; ((miss_state == CRIT_WRD_RDY) | (miss_state==CRIT_BYP_OK)) ;</span>
<span id="L898"><span class="lineNum">     898</span>              : </span>
<span id="L899"><span class="lineNum">     899</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L900"><span class="lineNum">     900</span>              : // Figure out if you have the data to write.                                       //</span>
<span id="L901"><span class="lineNum">     901</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L902"><span class="lineNum">     902</span>              : </span>
<span id="L903"><span class="lineNum">     903</span>              : assign other_tag[pt.IFU_BUS_TAG-1:0] = {ifu_bus_rid_ff[pt.IFU_BUS_TAG-1:1] , ~ifu_bus_rid_ff[0] } ;</span>
<span id="L904"><span class="lineNum">     904</span>              : assign second_half_available      = ic_miss_buff_data_valid[other_tag] ;</span>
<span id="L905"><span class="lineNum">     905</span>              : assign write_ic_16_bytes          = second_half_available &amp; bus_ifu_wr_en_ff ;</span>
<span id="L906"><span class="lineNum">     906</span>              : assign ic_miss_buff_half[63:0]    = {ic_miss_buff_data[{other_tag,1'b1}],ic_miss_buff_data[{other_tag,1'b0}] } ;</span>
<span id="L907"><span class="lineNum">     907</span>              : </span>
<span id="L908"><span class="lineNum">     908</span>              : </span>
<span id="L909"><span class="lineNum">     909</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L910"><span class="lineNum">     910</span>              : // Parity checking logic for Icache logic.                                         //</span>
<span id="L911"><span class="lineNum">     911</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L912"><span class="lineNum">     912</span>              : </span>
<span id="L913"><span class="lineNum">     913</span>              : </span>
<span id="L914"><span class="lineNum">     914</span>              :   assign ic_rd_parity_final_err = ic_tag_perr &amp; ~exu_flush_final &amp; sel_ic_data &amp; ~(ifc_region_acc_fault_final_f | (|ifc_bus_acc_fault_f)) &amp;</span>
<span id="L915"><span class="lineNum">     915</span>              :                                       (fetch_req_icache_f &amp; ~reset_all_tags &amp; (~miss_pending | (miss_state==HIT_U_MISS)) &amp; ~sel_mb_addr_ff);</span>
<span id="L916"><span class="lineNum">     916</span>              : </span>
<span id="L917"><span class="lineNum">     917</span> <span class="tlaUNC tlaBgUNC">           0 :   logic [pt.ICACHE_NUM_WAYS-1:0]                    perr_err_inv_way;</span></span>
<span id="L918"><span class="lineNum">     918</span> <span class="tlaUNC">           0 :   logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] perr_ic_index_ff;</span></span>
<span id="L919"><span class="lineNum">     919</span> <span class="tlaUNC">           0 :   logic                                             perr_sel_invalidate;</span></span>
<span id="L920"><span class="lineNum">     920</span> <span class="tlaUNC">           0 :   logic                                             perr_sb_write_status;</span></span>
<span id="L921"><span class="lineNum">     921</span>              : </span>
<span id="L922"><span class="lineNum">     922</span>              : </span>
<span id="L923"><span class="lineNum">     923</span>              :    assign perr_err_inv_way[pt.ICACHE_NUM_WAYS-1:0]   =  {pt.ICACHE_NUM_WAYS{perr_sel_invalidate}} ;</span>
<span id="L924"><span class="lineNum">     924</span>              :    assign iccm_correct_ecc     = (perr_state == ECC_CORR);</span>
<span id="L925"><span class="lineNum">     925</span>              :    assign dma_sb_err_state     = (perr_state == DMA_SB_ERR);</span>
<span id="L926"><span class="lineNum">     926</span>              :    assign iccm_buf_correct_ecc = iccm_correct_ecc &amp; ~dma_sb_err_state_ff;</span>
<span id="L927"><span class="lineNum">     927</span>              : </span>
<span id="L928"><span class="lineNum">     928</span>              : </span>
<span id="L929"><span class="lineNum">     929</span>              : </span>
<span id="L930"><span class="lineNum">     930</span>              :    //////////////////////////////////// Create Parity Error State Machine ///////////////////////</span>
<span id="L931"><span class="lineNum">     931</span>              :    //                                   Create Parity Error State Machine                      //</span>
<span id="L932"><span class="lineNum">     932</span>              :    //                                   Create Parity Error State Machine                      //</span>
<span id="L933"><span class="lineNum">     933</span>              :    //                                   Create Parity Error State Machine                      //</span>
<span id="L934"><span class="lineNum">     934</span>              :    //////////////////////////////////// Create Parity Error State Machine ///////////////////////</span>
<span id="L935"><span class="lineNum">     935</span>              : </span>
<span id="L936"><span class="lineNum">     936</span>              : </span>
<span id="L937"><span class="lineNum">     937</span>              :    // FIFO state machine</span>
<span id="L938"><span class="lineNum">     938</span> <span class="tlaGNC tlaBgGNC">           6 :    always_comb begin  : ERROR_SM</span></span>
<span id="L939"><span class="lineNum">     939</span> <span class="tlaGNC">           6 :       perr_nxtstate            = ERR_IDLE;</span></span>
<span id="L940"><span class="lineNum">     940</span> <span class="tlaGNC">           6 :       perr_state_en            = 1'b0;</span></span>
<span id="L941"><span class="lineNum">     941</span> <span class="tlaGNC">           6 :       perr_sel_invalidate      = 1'b0;</span></span>
<span id="L942"><span class="lineNum">     942</span> <span class="tlaGNC">           6 :       perr_sb_write_status     = 1'b0;</span></span>
<span id="L943"><span class="lineNum">     943</span>              : </span>
<span id="L944"><span class="lineNum">     944</span> <span class="tlaGNC">           6 :     case (perr_state)</span></span>
<span id="L945"><span class="lineNum">     945</span> <span class="tlaGNC">      169548 :       ERR_IDLE: begin : err_idle</span></span>
<span id="L946"><span class="lineNum">     946</span> <span class="tlaGNC">      169548 :         perr_nxtstate        = iccm_dma_sb_error ? DMA_SB_ERR : (ic_error_start &amp; ~exu_flush_final) ? IC_WFF : ECC_WFF;</span></span>
<span id="L947"><span class="lineNum">     947</span> <span class="tlaGNC">      169548 :         perr_state_en        = (((iccm_error_start | ic_error_start) &amp; ~dec_tlu_flush_lower_wb) | iccm_dma_sb_error) &amp; ~dec_tlu_force_halt;</span></span>
<span id="L948"><span class="lineNum">     948</span> <span class="tlaGNC">      169548 :         perr_sb_write_status = perr_state_en;</span></span>
<span id="L949"><span class="lineNum">     949</span>              :       end</span>
<span id="L950"><span class="lineNum">     950</span> <span class="tlaUNC tlaBgUNC">           0 :       IC_WFF: begin : icache_wff    // All the I$ data and/or Tag errors ( parity/ECC ) will come to this state</span></span>
<span id="L951"><span class="lineNum">     951</span> <span class="tlaUNC">           0 :         perr_nxtstate       = ERR_IDLE;</span></span>
<span id="L952"><span class="lineNum">     952</span> <span class="tlaUNC">           0 :         perr_state_en       = dec_tlu_flush_lower_wb | dec_tlu_force_halt;</span></span>
<span id="L953"><span class="lineNum">     953</span> <span class="tlaUNC">           0 :         perr_sel_invalidate = (dec_tlu_flush_err_wb &amp; dec_tlu_flush_lower_wb);</span></span>
<span id="L954"><span class="lineNum">     954</span>              :       end</span>
<span id="L955"><span class="lineNum">     955</span> <span class="tlaUNC">           0 :       ECC_WFF: begin : ecc_wff</span></span>
<span id="L956"><span class="lineNum">     956</span> <span class="tlaUNC">           0 :         perr_nxtstate = ((~dec_tlu_flush_err_wb &amp;  dec_tlu_flush_lower_wb ) | dec_tlu_force_halt) ? ERR_IDLE : ECC_CORR;</span></span>
<span id="L957"><span class="lineNum">     957</span> <span class="tlaUNC">           0 :         perr_state_en = dec_tlu_flush_lower_wb | dec_tlu_force_halt;</span></span>
<span id="L958"><span class="lineNum">     958</span>              :       end</span>
<span id="L959"><span class="lineNum">     959</span> <span class="tlaUNC">           0 :       DMA_SB_ERR: begin : dma_sb_ecc</span></span>
<span id="L960"><span class="lineNum">     960</span> <span class="tlaUNC">           0 :         perr_nxtstate = dec_tlu_force_halt ? ERR_IDLE : ECC_CORR;</span></span>
<span id="L961"><span class="lineNum">     961</span> <span class="tlaUNC">           0 :         perr_state_en = 1'b1;</span></span>
<span id="L962"><span class="lineNum">     962</span>              :       end</span>
<span id="L963"><span class="lineNum">     963</span> <span class="tlaUNC">           0 :       ECC_CORR: begin : ecc_corr</span></span>
<span id="L964"><span class="lineNum">     964</span> <span class="tlaUNC">           0 :         perr_nxtstate = ERR_IDLE;</span></span>
<span id="L965"><span class="lineNum">     965</span> <span class="tlaUNC">           0 :         perr_state_en = 1'b1;</span></span>
<span id="L966"><span class="lineNum">     966</span>              :       end</span>
<span id="L967"><span class="lineNum">     967</span> <span class="tlaUNC">           0 :       default: begin : def_case</span></span>
<span id="L968"><span class="lineNum">     968</span> <span class="tlaUNC">           0 :         perr_nxtstate        = ERR_IDLE;</span></span>
<span id="L969"><span class="lineNum">     969</span> <span class="tlaUNC">           0 :         perr_state_en        = 1'b0;</span></span>
<span id="L970"><span class="lineNum">     970</span> <span class="tlaUNC">           0 :         perr_sel_invalidate  = 1'b0;</span></span>
<span id="L971"><span class="lineNum">     971</span> <span class="tlaUNC">           0 :         perr_sb_write_status = 1'b0;</span></span>
<span id="L972"><span class="lineNum">     972</span>              :       end</span>
<span id="L973"><span class="lineNum">     973</span>              :     endcase</span>
<span id="L974"><span class="lineNum">     974</span>              :    end</span>
<span id="L975"><span class="lineNum">     975</span>              : </span>
<span id="L976"><span class="lineNum">     976</span>              :    rvdffs #(($bits(perr_state_t))) perr_state_ff (.clk(active_clk), .din(perr_nxtstate), .dout({perr_state}), .en(perr_state_en),   .*);</span>
<span id="L977"><span class="lineNum">     977</span>              : </span>
<span id="L978"><span class="lineNum">     978</span>              :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</span>
<span id="L979"><span class="lineNum">     979</span>              :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</span>
<span id="L980"><span class="lineNum">     980</span>              :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</span>
<span id="L981"><span class="lineNum">     981</span>              :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</span>
<span id="L982"><span class="lineNum">     982</span>              :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</span>
<span id="L983"><span class="lineNum">     983</span> <span class="tlaGNC tlaBgGNC">           6 :    always_comb begin  : ERROR_STOP_FETCH</span></span>
<span id="L984"><span class="lineNum">     984</span> <span class="tlaGNC">           6 :       err_stop_nxtstate            = ERR_STOP_IDLE;</span></span>
<span id="L985"><span class="lineNum">     985</span> <span class="tlaGNC">           6 :       err_stop_state_en            = 1'b0;</span></span>
<span id="L986"><span class="lineNum">     986</span> <span class="tlaGNC">           6 :       err_stop_fetch               = 1'b0;</span></span>
<span id="L987"><span class="lineNum">     987</span> <span class="tlaGNC">           6 :       iccm_correction_state        = 1'b0;</span></span>
<span id="L988"><span class="lineNum">     988</span>              : </span>
<span id="L989"><span class="lineNum">     989</span> <span class="tlaGNC">           6 :       case (err_stop_state)</span></span>
<span id="L990"><span class="lineNum">     990</span> <span class="tlaGNC">      169548 :          ERR_STOP_IDLE: begin : err_stop_idle</span></span>
<span id="L991"><span class="lineNum">     991</span> <span class="tlaGNC">      169548 :                   err_stop_nxtstate         =  ERR_FETCH1;</span></span>
<span id="L992"><span class="lineNum">     992</span> <span class="tlaGNC">      169548 :                   err_stop_state_en         =  dec_tlu_flush_err_wb &amp; (perr_state  == ECC_WFF) &amp; ~dec_tlu_force_halt;</span></span>
<span id="L993"><span class="lineNum">     993</span>              :          end</span>
<span id="L994"><span class="lineNum">     994</span> <span class="tlaUNC tlaBgUNC">           0 :          ERR_FETCH1: begin : err_fetch1    // All the I$ data and/or Tag errors ( parity/ECC ) will come to this state</span></span>
<span id="L995"><span class="lineNum">     995</span> <span class="tlaUNC">           0 :                   err_stop_nxtstate       =  (dec_tlu_flush_lower_wb | dec_tlu_i0_commit_cmt | dec_tlu_force_halt) ? ERR_STOP_IDLE : ((ifu_fetch_val[1:0] == 2'b11) | (ifu_fetch_val[0] &amp; two_byte_instr))   ?  ERR_STOP_FETCH : ifu_fetch_val[0] ? ERR_FETCH2 :  ERR_FETCH1;</span></span>
<span id="L996"><span class="lineNum">     996</span> <span class="tlaUNC">           0 :                   err_stop_state_en       =   dec_tlu_flush_lower_wb | dec_tlu_i0_commit_cmt | ifu_fetch_val[0] | ifu_bp_hit_taken_q_f | dec_tlu_force_halt;</span></span>
<span id="L997"><span class="lineNum">     997</span> <span class="tlaUNC">           0 :                   err_stop_fetch          =   ((ifu_fetch_val[1:0] == 2'b11) | (ifu_fetch_val[0] &amp; two_byte_instr))  &amp; ~(exu_flush_final | dec_tlu_i0_commit_cmt);</span></span>
<span id="L998"><span class="lineNum">     998</span> <span class="tlaUNC">           0 :                   iccm_correction_state   = 1'b1;</span></span>
<span id="L999"><span class="lineNum">     999</span>              : </span>
<span id="L1000"><span class="lineNum">    1000</span>              :         end</span>
<span id="L1001"><span class="lineNum">    1001</span> <span class="tlaUNC">           0 :          ERR_FETCH2: begin : err_fetch2    // All the I$ data and/or Tag errors ( parity/ECC ) will come to this state</span></span>
<span id="L1002"><span class="lineNum">    1002</span> <span class="tlaUNC">           0 :                   err_stop_nxtstate       =  (dec_tlu_flush_lower_wb | dec_tlu_i0_commit_cmt | dec_tlu_force_halt) ? ERR_STOP_IDLE : ifu_fetch_val[0] ?  ERR_STOP_FETCH : ERR_FETCH2;</span></span>
<span id="L1003"><span class="lineNum">    1003</span> <span class="tlaUNC">           0 :                   err_stop_state_en       =   dec_tlu_flush_lower_wb | dec_tlu_i0_commit_cmt | ifu_fetch_val[0] | dec_tlu_force_halt ;</span></span>
<span id="L1004"><span class="lineNum">    1004</span> <span class="tlaUNC">           0 :                   err_stop_fetch          =   ifu_fetch_val[0] &amp; ~exu_flush_final &amp; ~dec_tlu_i0_commit_cmt ;</span></span>
<span id="L1005"><span class="lineNum">    1005</span> <span class="tlaUNC">           0 :                   iccm_correction_state   = 1'b1;</span></span>
<span id="L1006"><span class="lineNum">    1006</span>              : </span>
<span id="L1007"><span class="lineNum">    1007</span>              :          end</span>
<span id="L1008"><span class="lineNum">    1008</span> <span class="tlaUNC">           0 :          ERR_STOP_FETCH: begin : ecc_wff</span></span>
<span id="L1009"><span class="lineNum">    1009</span> <span class="tlaUNC">           0 :                   err_stop_nxtstate       =  ( (dec_tlu_flush_lower_wb &amp; ~dec_tlu_flush_err_wb) | dec_tlu_i0_commit_cmt | dec_tlu_force_halt) ? ERR_STOP_IDLE : dec_tlu_flush_err_wb ? ERR_FETCH1 : ERR_STOP_FETCH ;</span></span>
<span id="L1010"><span class="lineNum">    1010</span> <span class="tlaUNC">           0 :                   err_stop_state_en       =   dec_tlu_flush_lower_wb |  dec_tlu_i0_commit_cmt | dec_tlu_force_halt   ;</span></span>
<span id="L1011"><span class="lineNum">    1011</span> <span class="tlaUNC">           0 :                   err_stop_fetch          =  1'b1;</span></span>
<span id="L1012"><span class="lineNum">    1012</span> <span class="tlaUNC">           0 :                   iccm_correction_state   = 1'b1;</span></span>
<span id="L1013"><span class="lineNum">    1013</span>              : </span>
<span id="L1014"><span class="lineNum">    1014</span>              :          end</span>
<span id="L1015"><span class="lineNum">    1015</span> <span class="tlaUNC">           0 :          default: begin : def_case</span></span>
<span id="L1016"><span class="lineNum">    1016</span> <span class="tlaUNC">           0 :                   err_stop_nxtstate            = ERR_STOP_IDLE;</span></span>
<span id="L1017"><span class="lineNum">    1017</span> <span class="tlaUNC">           0 :                   err_stop_state_en            = 1'b0;</span></span>
<span id="L1018"><span class="lineNum">    1018</span> <span class="tlaUNC">           0 :                   err_stop_fetch               = 1'b0 ;</span></span>
<span id="L1019"><span class="lineNum">    1019</span> <span class="tlaUNC">           0 :                   iccm_correction_state   = 1'b1;</span></span>
<span id="L1020"><span class="lineNum">    1020</span>              : </span>
<span id="L1021"><span class="lineNum">    1021</span>              :          end</span>
<span id="L1022"><span class="lineNum">    1022</span>              :       endcase</span>
<span id="L1023"><span class="lineNum">    1023</span>              :    end</span>
<span id="L1024"><span class="lineNum">    1024</span>              :    rvdffs #(($bits(err_stop_state_t))) err_stop_state_ff (.clk(active_clk), .din(err_stop_nxtstate), .dout({err_stop_state}), .en(err_stop_state_en),   .*);</span>
<span id="L1025"><span class="lineNum">    1025</span>              : </span>
<span id="L1026"><span class="lineNum">    1026</span>              : </span>
<span id="L1027"><span class="lineNum">    1027</span>              : </span>
<span id="L1028"><span class="lineNum">    1028</span>              :    assign bus_ifu_bus_clk_en =  ifu_bus_clk_en ;</span>
<span id="L1029"><span class="lineNum">    1029</span>              : </span>
<span id="L1030"><span class="lineNum">    1030</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L1031"><span class="lineNum">    1031</span>              :    assign busclk = 1'b0;</span>
<span id="L1032"><span class="lineNum">    1032</span>              :    assign busclk_force = 1'b0;</span>
<span id="L1033"><span class="lineNum">    1033</span>              : `else</span>
<span id="L1034"><span class="lineNum">    1034</span>              :    rvclkhdr bus_clk_f(.en(bus_ifu_bus_clk_en), .l1clk(busclk), .*);</span>
<span id="L1035"><span class="lineNum">    1035</span>              :    rvclkhdr bus_clk(.en(bus_ifu_bus_clk_en | dec_tlu_force_halt), .l1clk(busclk_force), .*);</span>
<span id="L1036"><span class="lineNum">    1036</span>              : `endif</span>
<span id="L1037"><span class="lineNum">    1037</span>              : </span>
<span id="L1038"><span class="lineNum">    1038</span>              : </span>
<span id="L1039"><span class="lineNum">    1039</span>              : </span>
<span id="L1040"><span class="lineNum">    1040</span>              :    assign  scnd_miss_req = scnd_miss_req_q &amp; ~exu_flush_final;</span>
<span id="L1041"><span class="lineNum">    1041</span>              : </span>
<span id="L1042"><span class="lineNum">    1042</span>              :    assign  ifc_bus_ic_req_ff_in  = (ic_act_miss_f | bus_cmd_req_hold | ifu_bus_cmd_valid) &amp; ~dec_tlu_force_halt &amp; ~((bus_cmd_beat_count== {pt.ICACHE_BEAT_BITS{1'b1}}) &amp; ifu_bus_cmd_valid &amp; ifu_bus_cmd_ready &amp; miss_pending);</span>
<span id="L1043"><span class="lineNum">    1043</span>              : </span>
<span id="L1044"><span class="lineNum">    1044</span>              :    rvdff_fpga #(1) bus_ic_req_ff2(.*, .clk(busclk_force), .clken(bus_ifu_bus_clk_en | dec_tlu_force_halt), .rawclk(clk), .din(ifc_bus_ic_req_ff_in), .dout(ifu_bus_cmd_valid));</span>
<span id="L1045"><span class="lineNum">    1045</span>              : </span>
<span id="L1046"><span class="lineNum">    1046</span>              :    assign    bus_cmd_req_in  = (ic_act_miss_f | bus_cmd_req_hold) &amp; ~bus_cmd_sent &amp; ~dec_tlu_force_halt ; // hold until first command sent</span>
<span id="L1047"><span class="lineNum">    1047</span>              : </span>
<span id="L1048"><span class="lineNum">    1048</span>              : </span>
<span id="L1049"><span class="lineNum">    1049</span>              : </span>
<span id="L1050"><span class="lineNum">    1050</span>              :     // AXI command signals</span>
<span id="L1051"><span class="lineNum">    1051</span>              :     //  Read Channel</span>
<span id="L1052"><span class="lineNum">    1052</span>              :     assign ifu_axi_arvalid               =  ifu_bus_cmd_valid ;</span>
<span id="L1053"><span class="lineNum">    1053</span>              :     assign ifu_axi_arid[pt.IFU_BUS_TAG-1:0] = ((pt.IFU_BUS_TAG)'(bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0])) &amp; {pt.IFU_BUS_TAG{ifu_bus_cmd_valid}};</span>
<span id="L1054"><span class="lineNum">    1054</span>              :     assign ifu_axi_araddr[31:0]          =   {ifu_ic_req_addr_f[31:3],3'b0}  &amp; {32{ifu_bus_cmd_valid}};</span>
<span id="L1055"><span class="lineNum">    1055</span>              :     assign ifu_axi_arsize[2:0]           =  3'b011;</span>
<span id="L1056"><span class="lineNum">    1056</span>              :     assign ifu_axi_arprot[2:0]           = 3'b101;</span>
<span id="L1057"><span class="lineNum">    1057</span>              :     assign ifu_axi_arcache[3:0]          = 4'b1111;</span>
<span id="L1058"><span class="lineNum">    1058</span>              :     assign ifu_axi_arregion[3:0]         = ifu_ic_req_addr_f[31:28];</span>
<span id="L1059"><span class="lineNum">    1059</span>              :     assign ifu_axi_arlen[7:0]            = '0;</span>
<span id="L1060"><span class="lineNum">    1060</span>              :     assign ifu_axi_arburst[1:0]          = 2'b01;</span>
<span id="L1061"><span class="lineNum">    1061</span>              :     assign ifu_axi_arqos[3:0]            = '0;</span>
<span id="L1062"><span class="lineNum">    1062</span>              :     assign ifu_axi_arlock                = '0;</span>
<span id="L1063"><span class="lineNum">    1063</span>              :     assign ifu_axi_rready                = 1'b1;</span>
<span id="L1064"><span class="lineNum">    1064</span>              : </span>
<span id="L1065"><span class="lineNum">    1065</span>              :     //  Write Channel</span>
<span id="L1066"><span class="lineNum">    1066</span>              :     assign ifu_axi_awvalid                  = '0 ;</span>
<span id="L1067"><span class="lineNum">    1067</span>              :     assign ifu_axi_awid[pt.IFU_BUS_TAG-1:0] = '0 ;</span>
<span id="L1068"><span class="lineNum">    1068</span>              :     assign ifu_axi_awaddr[31:0]             = '0 ;</span>
<span id="L1069"><span class="lineNum">    1069</span>              :     assign ifu_axi_awsize[2:0]              = '0 ;</span>
<span id="L1070"><span class="lineNum">    1070</span>              :     assign ifu_axi_awprot[2:0]              = '0;</span>
<span id="L1071"><span class="lineNum">    1071</span>              :     assign ifu_axi_awcache[3:0]             = '0 ;</span>
<span id="L1072"><span class="lineNum">    1072</span>              :     assign ifu_axi_awregion[3:0]            = '0 ;</span>
<span id="L1073"><span class="lineNum">    1073</span>              :     assign ifu_axi_awlen[7:0]               = '0;</span>
<span id="L1074"><span class="lineNum">    1074</span>              :     assign ifu_axi_awburst[1:0]             = '0 ;</span>
<span id="L1075"><span class="lineNum">    1075</span>              :     assign ifu_axi_awqos[3:0]               = '0;</span>
<span id="L1076"><span class="lineNum">    1076</span>              :     assign ifu_axi_awlock                   = '0;</span>
<span id="L1077"><span class="lineNum">    1077</span>              : </span>
<span id="L1078"><span class="lineNum">    1078</span>              :     assign ifu_axi_wvalid                =  '0;</span>
<span id="L1079"><span class="lineNum">    1079</span>              :     assign ifu_axi_wstrb[7:0]            =  '0;</span>
<span id="L1080"><span class="lineNum">    1080</span>              :     assign ifu_axi_wdata[63:0]           =  '0;</span>
<span id="L1081"><span class="lineNum">    1081</span>              :     assign ifu_axi_wlast                 =  '0;</span>
<span id="L1082"><span class="lineNum">    1082</span>              :     assign ifu_axi_bready                =  '0;</span>
<span id="L1083"><span class="lineNum">    1083</span>              : </span>
<span id="L1084"><span class="lineNum">    1084</span>              : </span>
<span id="L1085"><span class="lineNum">    1085</span>              :    assign ifu_bus_arready_unq     =  ifu_axi_arready ;</span>
<span id="L1086"><span class="lineNum">    1086</span>              :    assign ifu_bus_rvalid_unq      =  ifu_axi_rvalid ;</span>
<span id="L1087"><span class="lineNum">    1087</span>              :    assign ifu_bus_arvalid         =  ifu_axi_arvalid ;</span>
<span id="L1088"><span class="lineNum">    1088</span>              : </span>
<span id="L1089"><span class="lineNum">    1089</span>              :    rvdff_fpga #(1)               bus_rdy_ff      (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_bus_arready_unq),            .dout(ifu_bus_arready_unq_ff));</span>
<span id="L1090"><span class="lineNum">    1090</span>              :    rvdff_fpga #(1)               bus_rsp_vld_ff  (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_bus_rvalid_unq),             .dout(ifu_bus_rvalid_unq_ff));</span>
<span id="L1091"><span class="lineNum">    1091</span>              :    rvdff_fpga #(1)               bus_cmd_ff      (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_bus_arvalid),                .dout(ifu_bus_arvalid_ff));</span>
<span id="L1092"><span class="lineNum">    1092</span>              :    rvdff_fpga #(2)               bus_rsp_cmd_ff  (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_axi_rresp[1:0]),             .dout(ifu_bus_rresp_ff[1:0]));</span>
<span id="L1093"><span class="lineNum">    1093</span>              :    rvdff_fpga #(pt.IFU_BUS_TAG)  bus_rsp_tag_ff  (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_axi_rid[pt.IFU_BUS_TAG-1:0]),.dout(ifu_bus_rid_ff[pt.IFU_BUS_TAG-1:0]));</span>
<span id="L1094"><span class="lineNum">    1094</span>              :    rvdffe #(64)                  bus_data_ff     (.*, .clk(clk),     .din(ifu_axi_rdata[63:0]),            .dout(ifu_bus_rdata_ff[63:0]), .en(ifu_bus_clk_en &amp; ifu_axi_rvalid));</span>
<span id="L1095"><span class="lineNum">    1095</span>              : </span>
<span id="L1096"><span class="lineNum">    1096</span>              :    assign ifu_bus_cmd_ready = ifu_axi_arready ;</span>
<span id="L1097"><span class="lineNum">    1097</span>              :    assign ifu_bus_rsp_valid = ifu_axi_rvalid ;</span>
<span id="L1098"><span class="lineNum">    1098</span>              :    assign ifu_bus_rsp_ready = ifu_axi_rready ;</span>
<span id="L1099"><span class="lineNum">    1099</span>              :    assign ifu_bus_rsp_tag[pt.IFU_BUS_TAG-1:0] = ifu_axi_rid[pt.IFU_BUS_TAG-1:0] ;</span>
<span id="L1100"><span class="lineNum">    1100</span>              :    assign ifu_bus_rsp_rdata[63:0] = ifu_axi_rdata[63:0] ;</span>
<span id="L1101"><span class="lineNum">    1101</span>              :    assign ifu_bus_rsp_opc[1:0] = {ifu_axi_rresp[1:0]} ;</span>
<span id="L1102"><span class="lineNum">    1102</span>              : </span>
<span id="L1103"><span class="lineNum">    1103</span>              : </span>
<span id="L1104"><span class="lineNum">    1104</span>              : </span>
<span id="L1105"><span class="lineNum">    1105</span>              : </span>
<span id="L1106"><span class="lineNum">    1106</span>              : </span>
<span id="L1107"><span class="lineNum">    1107</span>              : </span>
<span id="L1108"><span class="lineNum">    1108</span>              : </span>
<span id="L1109"><span class="lineNum">    1109</span>              : </span>
<span id="L1110"><span class="lineNum">    1110</span>              : </span>
<span id="L1111"><span class="lineNum">    1111</span>              :    // Create write signals so we can write to the miss-buffer directly from the bus.</span>
<span id="L1112"><span class="lineNum">    1112</span>              : </span>
<span id="L1113"><span class="lineNum">    1113</span>              :    assign ifu_bus_rvalid            =  ifu_bus_rsp_valid &amp; bus_ifu_bus_clk_en ;</span>
<span id="L1114"><span class="lineNum">    1114</span>              : </span>
<span id="L1115"><span class="lineNum">    1115</span>              : </span>
<span id="L1116"><span class="lineNum">    1116</span>              : </span>
<span id="L1117"><span class="lineNum">    1117</span>              :    assign ifu_bus_arready            =  ifu_bus_arready_unq    &amp; bus_ifu_bus_clk_en    ;</span>
<span id="L1118"><span class="lineNum">    1118</span>              :    assign ifu_bus_arready_ff         =  ifu_bus_arready_unq_ff &amp; bus_ifu_bus_clk_en_ff ;</span>
<span id="L1119"><span class="lineNum">    1119</span>              : </span>
<span id="L1120"><span class="lineNum">    1120</span>              :    assign ifu_bus_rvalid_ff          =  ifu_bus_rvalid_unq_ff &amp; bus_ifu_bus_clk_en_ff ;</span>
<span id="L1121"><span class="lineNum">    1121</span>              :    assign bus_cmd_sent               =  ifu_bus_arvalid &amp; ifu_bus_arready &amp; miss_pending &amp; ~dec_tlu_force_halt;</span>
<span id="L1122"><span class="lineNum">    1122</span>              :    assign bus_inc_data_beat_cnt      = (bus_ifu_wr_en_ff &amp; ~bus_last_data_beat &amp; ~dec_tlu_force_halt) ;</span>
<span id="L1123"><span class="lineNum">    1123</span>              :    assign bus_reset_data_beat_cnt    =  ic_act_miss_f | (bus_ifu_wr_en_ff &amp;  bus_last_data_beat) | dec_tlu_force_halt;</span>
<span id="L1124"><span class="lineNum">    1124</span>              :    assign bus_hold_data_beat_cnt     = ~bus_inc_data_beat_cnt &amp; ~bus_reset_data_beat_cnt ;</span>
<span id="L1125"><span class="lineNum">    1125</span>              : </span>
<span id="L1126"><span class="lineNum">    1126</span>              :    assign bus_new_data_beat_count[pt.ICACHE_BEAT_BITS-1:0] = ({pt.ICACHE_BEAT_BITS{bus_reset_data_beat_cnt}} &amp; (pt.ICACHE_BEAT_BITS)'(unsigned'(0))) |</span>
<span id="L1127"><span class="lineNum">    1127</span>              :                                                           ({pt.ICACHE_BEAT_BITS{bus_inc_data_beat_cnt}}   &amp; (bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0] + {{pt.ICACHE_BEAT_BITS-1{1'b0}},1'b1})) |</span>
<span id="L1128"><span class="lineNum">    1128</span>              :                                                           ({pt.ICACHE_BEAT_BITS{bus_hold_data_beat_cnt}}  &amp;  bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0]);</span>
<span id="L1129"><span class="lineNum">    1129</span>              : </span>
<span id="L1130"><span class="lineNum">    1130</span>              : </span>
<span id="L1131"><span class="lineNum">    1131</span>              :    assign last_data_recieved_in =  (bus_ifu_wr_en_ff &amp;  bus_last_data_beat &amp; ~scnd_miss_req) | (last_data_recieved_ff &amp; ~ic_act_miss_f) ;</span>
<span id="L1132"><span class="lineNum">    1132</span>              : </span>
<span id="L1133"><span class="lineNum">    1133</span>              : </span>
<span id="L1134"><span class="lineNum">    1134</span>              : </span>
<span id="L1135"><span class="lineNum">    1135</span>              : // Request Address Count</span>
<span id="L1136"><span class="lineNum">    1136</span>              :    assign bus_new_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0] = (~miss_pending                    ) ? imb_ff[pt.ICACHE_BEAT_ADDR_HI:3] :</span>
<span id="L1137"><span class="lineNum">    1137</span>              :                                                            (                scnd_miss_req_q  ) ? imb_scnd_ff[pt.ICACHE_BEAT_ADDR_HI:3] :</span>
<span id="L1138"><span class="lineNum">    1138</span>              :                                                            ( bus_cmd_sent                    ) ? (bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0] + 3'b001) :</span>
<span id="L1139"><span class="lineNum">    1139</span>              :                                                                                                   bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0];</span>
<span id="L1140"><span class="lineNum">    1140</span>              : </span>
<span id="L1141"><span class="lineNum">    1141</span>              :    rvdff_fpga #(pt.ICACHE_BEAT_BITS)  bus_rd_addr_ff (.*,  .clk(busclk_reset),  .clken (bus_ifu_bus_clk_en | ic_act_miss_f | dec_tlu_force_halt), .rawclk(clk), .din ({bus_new_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0]}), .dout({bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0]}));</span>
<span id="L1142"><span class="lineNum">    1142</span>              : </span>
<span id="L1143"><span class="lineNum">    1143</span>              : </span>
<span id="L1144"><span class="lineNum">    1144</span>              : </span>
<span id="L1145"><span class="lineNum">    1145</span>              : // command beat Count</span>
<span id="L1146"><span class="lineNum">    1146</span>              :    assign bus_inc_cmd_beat_cnt              =  ifu_bus_cmd_valid    &amp;  ifu_bus_cmd_ready &amp; miss_pending &amp; ~dec_tlu_force_halt;</span>
<span id="L1147"><span class="lineNum">    1147</span>              :    assign bus_reset_cmd_beat_cnt_0          =  (ic_act_miss_f        &amp; ~uncacheable_miss_in) | dec_tlu_force_halt ;</span>
<span id="L1148"><span class="lineNum">    1148</span>              :    assign bus_reset_cmd_beat_cnt_secondlast =  ic_act_miss_f        &amp;  uncacheable_miss_in ;</span>
<span id="L1149"><span class="lineNum">    1149</span>              :    assign bus_hold_cmd_beat_cnt             = ~bus_inc_cmd_beat_cnt &amp; ~(ic_act_miss_f | scnd_miss_req | dec_tlu_force_halt) ;</span>
<span id="L1150"><span class="lineNum">    1150</span>              :    assign bus_cmd_beat_en                   =  bus_inc_cmd_beat_cnt | ic_act_miss_f | dec_tlu_force_halt;</span>
<span id="L1151"><span class="lineNum">    1151</span>              : </span>
<span id="L1152"><span class="lineNum">    1152</span>              :    assign bus_new_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0] =  ({pt.ICACHE_BEAT_BITS{bus_reset_cmd_beat_cnt_0}}       &amp; (pt.ICACHE_BEAT_BITS)'(unsigned'(0)) ) |</span>
<span id="L1153"><span class="lineNum">    1153</span>              :                                                           ({pt.ICACHE_BEAT_BITS{bus_reset_cmd_beat_cnt_secondlast}} &amp; (pt.ICACHE_BEAT_BITS)'(pt.ICACHE_SCND_LAST)) |</span>
<span id="L1154"><span class="lineNum">    1154</span>              :                                                           ({pt.ICACHE_BEAT_BITS{bus_inc_cmd_beat_cnt}}              &amp; (bus_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0] + {{pt.ICACHE_BEAT_BITS-1{1'b0}}, 1'b1})) |</span>
<span id="L1155"><span class="lineNum">    1155</span>              :                                                           ({pt.ICACHE_BEAT_BITS{bus_hold_cmd_beat_cnt}}             &amp;  bus_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0]) ;</span>
<span id="L1156"><span class="lineNum">    1156</span>              : </span>
<span id="L1157"><span class="lineNum">    1157</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L1158"><span class="lineNum">    1158</span>              :    assign busclk_reset = 1'b0;</span>
<span id="L1159"><span class="lineNum">    1159</span>              : `else</span>
<span id="L1160"><span class="lineNum">    1160</span>              :    rvclkhdr bus_clk_reset(.en(bus_ifu_bus_clk_en | ic_act_miss_f | dec_tlu_force_halt), .l1clk(busclk_reset), .*);</span>
<span id="L1161"><span class="lineNum">    1161</span>              : `endif</span>
<span id="L1162"><span class="lineNum">    1162</span>              : </span>
<span id="L1163"><span class="lineNum">    1163</span>              : </span>
<span id="L1164"><span class="lineNum">    1164</span>              : </span>
<span id="L1165"><span class="lineNum">    1165</span>              :    rvdffs_fpga #(pt.ICACHE_BEAT_BITS)  bus_cmd_beat_ff (.*, .clk(busclk_reset), .clken (bus_ifu_bus_clk_en | ic_act_miss_f | dec_tlu_force_halt), .rawclk(clk), .en (bus_cmd_beat_en), .din ({bus_new_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0]}),</span>
<span id="L1166"><span class="lineNum">    1166</span>              :                     .dout({bus_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0]}));</span>
<span id="L1167"><span class="lineNum">    1167</span>              : </span>
<span id="L1168"><span class="lineNum">    1168</span>              : </span>
<span id="L1169"><span class="lineNum">    1169</span>              :     assign bus_last_data_beat     =  uncacheable_miss_ff ? (bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0] == {{pt.ICACHE_BEAT_BITS-1{1'b0}},1'b1}) : (&amp;bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0]);</span>
<span id="L1170"><span class="lineNum">    1170</span>              : </span>
<span id="L1171"><span class="lineNum">    1171</span>              :    assign  bus_ifu_wr_en            =  ifu_bus_rvalid     &amp; miss_pending ;</span>
<span id="L1172"><span class="lineNum">    1172</span>              :    assign  bus_ifu_wr_en_ff         =  ifu_bus_rvalid_ff  &amp; miss_pending ;</span>
<span id="L1173"><span class="lineNum">    1173</span>              :    assign  bus_ifu_wr_en_ff_q       =  ifu_bus_rvalid_ff  &amp; miss_pending &amp; ~uncacheable_miss_ff &amp; ~(|ifu_bus_rresp_ff[1:0]) &amp; write_ic_16_bytes; // qualify with no-error conditions ;</span>
<span id="L1174"><span class="lineNum">    1174</span>              :    assign  bus_ifu_wr_en_ff_wo_err  =  ifu_bus_rvalid_ff &amp; miss_pending &amp;  ~uncacheable_miss_ff;</span>
<span id="L1175"><span class="lineNum">    1175</span>              : </span>
<span id="L1176"><span class="lineNum">    1176</span>              : </span>
<span id="L1177"><span class="lineNum">    1177</span>              :    rvdffie #(10) misc_ff</span>
<span id="L1178"><span class="lineNum">    1178</span>              :        ( .*,</span>
<span id="L1179"><span class="lineNum">    1179</span>              :          .clk(free_l2clk),</span>
<span id="L1180"><span class="lineNum">    1180</span>              :          .din( {ic_act_miss_f,        ifu_wr_cumulative_err,exu_flush_final,  ic_crit_wd_rdy_new_in,bus_ifu_bus_clk_en,   scnd_miss_req_in,bus_cmd_req_in,  last_data_recieved_in,</span>
<span id="L1181"><span class="lineNum">    1181</span>              : ifc_dma_access_ok_d,   dma_iccm_req}),</span>
<span id="L1182"><span class="lineNum">    1182</span>              :          .dout({ic_act_miss_f_delayed,ifu_wr_data_comb_err_ff,  flush_final_f,ic_crit_wd_rdy_new_ff,bus_ifu_bus_clk_en_ff,scnd_miss_req_q, bus_cmd_req_hold,last_data_recieved_ff,</span>
<span id="L1183"><span class="lineNum">    1183</span>              : ifc_dma_access_ok_prev,dma_iccm_req_f})</span>
<span id="L1184"><span class="lineNum">    1184</span>              :          );</span>
<span id="L1185"><span class="lineNum">    1185</span>              : </span>
<span id="L1186"><span class="lineNum">    1186</span>              :    rvdffie #(.WIDTH(pt.ICACHE_BEAT_BITS+5),.OVERRIDE(1)) misc1_ff</span>
<span id="L1187"><span class="lineNum">    1187</span>              :        ( .*,</span>
<span id="L1188"><span class="lineNum">    1188</span>              :          .clk(free_l2clk),</span>
<span id="L1189"><span class="lineNum">    1189</span>              :          .din( {reset_ic_in,sel_mb_addr,   bus_new_data_beat_count[pt.ICACHE_BEAT_BITS-1:0],ifc_region_acc_fault_memory_bf,ic_debug_rd_en,       ic_debug_rd_en_ff}),</span>
<span id="L1190"><span class="lineNum">    1190</span>              :          .dout({reset_ic_ff,sel_mb_addr_ff,bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0],    ifc_region_acc_fault_memory_f, ic_debug_rd_en_ff,ifu_ic_debug_rd_data_valid})</span>
<span id="L1191"><span class="lineNum">    1191</span>              :          );</span>
<span id="L1192"><span class="lineNum">    1192</span>              : </span>
<span id="L1193"><span class="lineNum">    1193</span>              :    assign    reset_tag_valid_for_miss = ic_act_miss_f_delayed &amp; (miss_state == CRIT_BYP_OK) &amp; ~uncacheable_miss_ff;</span>
<span id="L1194"><span class="lineNum">    1194</span>              :    assign    bus_ifu_wr_data_error    = |ifu_bus_rsp_opc[1:0] &amp;  ifu_bus_rvalid  &amp; miss_pending;</span>
<span id="L1195"><span class="lineNum">    1195</span>              :    assign    bus_ifu_wr_data_error_ff = |ifu_bus_rresp_ff[1:0] &amp;  ifu_bus_rvalid_ff  &amp; miss_pending;</span>
<span id="L1196"><span class="lineNum">    1196</span>              : </span>
<span id="L1197"><span class="lineNum">    1197</span>              : </span>
<span id="L1198"><span class="lineNum">    1198</span>              :    assign ic_crit_wd_rdy   =  ic_crit_wd_rdy_new_in | ic_crit_wd_rdy_new_ff ;</span>
<span id="L1199"><span class="lineNum">    1199</span>              :    assign last_beat        =  bus_last_data_beat &amp; bus_ifu_wr_en_ff;</span>
<span id="L1200"><span class="lineNum">    1200</span>              :    assign reset_beat_cnt    = bus_reset_data_beat_cnt ;</span>
<span id="L1201"><span class="lineNum">    1201</span>              : </span>
<span id="L1202"><span class="lineNum">    1202</span>              : // DMA</span>
<span id="L1203"><span class="lineNum">    1203</span>              :    // Making sure that the dma_access is allowed when we have 2 back to back dma_access_ok. Also gating with current state == idle</span>
<span id="L1204"><span class="lineNum">    1204</span>              :    assign ifc_dma_access_ok_d  = ifc_dma_access_ok &amp;  ~iccm_correct_ecc &amp; ~iccm_dma_sb_error;</span>
<span id="L1205"><span class="lineNum">    1205</span>              :    assign ifc_dma_access_q_ok  = ifc_dma_access_ok &amp;  ~iccm_correct_ecc &amp; ifc_dma_access_ok_prev &amp;  (perr_state == ERR_IDLE)  &amp; ~iccm_dma_sb_error;</span>
<span id="L1206"><span class="lineNum">    1206</span>              :    assign iccm_ready           = ifc_dma_access_q_ok ;</span>
<span id="L1207"><span class="lineNum">    1207</span>              : </span>
<span id="L1208"><span class="lineNum">    1208</span> <span class="tlaUNC">           0 :    logic [1:0]        iccm_ecc_word_enable;</span></span>
<span id="L1209"><span class="lineNum">    1209</span>              : </span>
<span id="L1210"><span class="lineNum">    1210</span>              :     if (pt.ICCM_ENABLE == 1 ) begin: iccm_enabled</span>
<span id="L1211"><span class="lineNum">    1211</span>              :          logic  [3:2] dma_mem_addr_ff  ;</span>
<span id="L1212"><span class="lineNum">    1212</span>              :          logic  iccm_dma_rden    ;</span>
<span id="L1213"><span class="lineNum">    1213</span>              : </span>
<span id="L1214"><span class="lineNum">    1214</span>              :          logic  iccm_dma_ecc_error_in;</span>
<span id="L1215"><span class="lineNum">    1215</span>              :          logic  [13:0] dma_mem_ecc;</span>
<span id="L1216"><span class="lineNum">    1216</span>              :          logic  [63:0] iccm_dma_rdata_in;</span>
<span id="L1217"><span class="lineNum">    1217</span>              :          logic  [31:0] iccm_dma_rdata_1_muxed;</span>
<span id="L1218"><span class="lineNum">    1218</span>              :          logic [1:0] [31:0] iccm_corrected_data;</span>
<span id="L1219"><span class="lineNum">    1219</span>              :          logic [1:0] [06:0] iccm_corrected_ecc;</span>
<span id="L1220"><span class="lineNum">    1220</span>              : </span>
<span id="L1221"><span class="lineNum">    1221</span>              : </span>
<span id="L1222"><span class="lineNum">    1222</span>              :          logic [1:0]        iccm_double_ecc_error;</span>
<span id="L1223"><span class="lineNum">    1223</span>              : </span>
<span id="L1224"><span class="lineNum">    1224</span>              : </span>
<span id="L1225"><span class="lineNum">    1225</span>              :          logic [pt.ICCM_BITS-1:2]       iccm_rw_addr_f;</span>
<span id="L1226"><span class="lineNum">    1226</span>              : </span>
<span id="L1227"><span class="lineNum">    1227</span>              :          logic [31:0]       iccm_corrected_data_f_mux;</span>
<span id="L1228"><span class="lineNum">    1228</span>              :          logic [06:0]       iccm_corrected_ecc_f_mux;</span>
<span id="L1229"><span class="lineNum">    1229</span>              :          logic              iccm_dma_rvalid_in;</span>
<span id="L1230"><span class="lineNum">    1230</span>              :          logic [77:0]       iccm_rdmux_data;</span>
<span id="L1231"><span class="lineNum">    1231</span>              :          logic              iccm_rd_ecc_single_err_hold_in ;</span>
<span id="L1232"><span class="lineNum">    1232</span>              :          logic [2:0]        dma_mem_tag_ff;</span>
<span id="L1233"><span class="lineNum">    1233</span>              : </span>
<span id="L1234"><span class="lineNum">    1234</span>              : </span>
<span id="L1235"><span class="lineNum">    1235</span>              : </span>
<span id="L1236"><span class="lineNum">    1236</span>              : </span>
<span id="L1237"><span class="lineNum">    1237</span>              :          assign iccm_wren          =  (ifc_dma_access_q_ok &amp; dma_iccm_req &amp;  dma_mem_write) | iccm_correct_ecc;</span>
<span id="L1238"><span class="lineNum">    1238</span>              :          assign iccm_rden          =  (ifc_dma_access_q_ok &amp; dma_iccm_req &amp; ~dma_mem_write) | (ifc_iccm_access_bf &amp; ifc_fetch_req_bf);</span>
<span id="L1239"><span class="lineNum">    1239</span>              :          assign iccm_dma_rden      =  (ifc_dma_access_q_ok &amp; dma_iccm_req &amp; ~dma_mem_write)                     ;</span>
<span id="L1240"><span class="lineNum">    1240</span>              :          assign iccm_wr_size[2:0]  =  {3{dma_iccm_req}}    &amp; dma_mem_sz[2:0] ;</span>
<span id="L1241"><span class="lineNum">    1241</span>              : </span>
<span id="L1242"><span class="lineNum">    1242</span>              :          rvecc_encode  iccm_ecc_encode0 (</span>
<span id="L1243"><span class="lineNum">    1243</span>              :                            .din(dma_mem_wdata[31:0]),</span>
<span id="L1244"><span class="lineNum">    1244</span>              :                            .ecc_out(dma_mem_ecc[6:0]));</span>
<span id="L1245"><span class="lineNum">    1245</span>              : </span>
<span id="L1246"><span class="lineNum">    1246</span>              :          rvecc_encode  iccm_ecc_encode1 (</span>
<span id="L1247"><span class="lineNum">    1247</span>              :                            .din(dma_mem_wdata[63:32]),</span>
<span id="L1248"><span class="lineNum">    1248</span>              :                            .ecc_out(dma_mem_ecc[13:7]));</span>
<span id="L1249"><span class="lineNum">    1249</span>              : </span>
<span id="L1250"><span class="lineNum">    1250</span>              :         assign iccm_wr_data[77:0]   =  (iccm_correct_ecc &amp; ~(ifc_dma_access_q_ok &amp; dma_iccm_req)) ?  {iccm_ecc_corr_data_ff[38:0], iccm_ecc_corr_data_ff[38:0]} :</span>
<span id="L1251"><span class="lineNum">    1251</span>              :                                        {dma_mem_ecc[13:7],dma_mem_wdata[63:32], dma_mem_ecc[6:0],dma_mem_wdata[31:0]};</span>
<span id="L1252"><span class="lineNum">    1252</span>              : </span>
<span id="L1253"><span class="lineNum">    1253</span>              :          assign iccm_dma_rdata_1_muxed[31:0] = dma_mem_addr_ff[2] ?  iccm_corrected_data[0][31:0] : iccm_corrected_data[1][31:0] ;</span>
<span id="L1254"><span class="lineNum">    1254</span>              :          assign iccm_dma_rdata_in[63:0]      = iccm_dma_ecc_error_in ? {2{dma_mem_addr[31:0]}} : {iccm_dma_rdata_1_muxed[31:0], iccm_corrected_data[0]};</span>
<span id="L1255"><span class="lineNum">    1255</span>              :          assign iccm_dma_ecc_error_in   =   |(iccm_double_ecc_error[1:0]);</span>
<span id="L1256"><span class="lineNum">    1256</span>              : </span>
<span id="L1257"><span class="lineNum">    1257</span>              :          rvdffe    #(64) dma_data_ff      (.*, .clk(clk), .en(iccm_dma_rvalid_in),  .din(iccm_dma_rdata_in[63:0]), .dout(iccm_dma_rdata[63:0]));</span>
<span id="L1258"><span class="lineNum">    1258</span>              :          rvdffie   #(11) dma_misc_bits    (.*, .clk(free_l2clk), .din({dma_mem_tag[2:0],</span>
<span id="L1259"><span class="lineNum">    1259</span>              :                                                                        dma_mem_tag_ff[2:0],</span>
<span id="L1260"><span class="lineNum">    1260</span>              :                                                                        dma_mem_addr[3:2],</span>
<span id="L1261"><span class="lineNum">    1261</span>              :                                                                        iccm_dma_rden,</span>
<span id="L1262"><span class="lineNum">    1262</span>              :                                                                        iccm_dma_rvalid_in,</span>
<span id="L1263"><span class="lineNum">    1263</span>              :                                                                        iccm_dma_ecc_error_in }),</span>
<span id="L1264"><span class="lineNum">    1264</span>              :                                                                 .dout({dma_mem_tag_ff[2:0],</span>
<span id="L1265"><span class="lineNum">    1265</span>              :                                                                        iccm_dma_rtag[2:0],</span>
<span id="L1266"><span class="lineNum">    1266</span>              :                                                                        dma_mem_addr_ff[3:2],</span>
<span id="L1267"><span class="lineNum">    1267</span>              :                                                                        iccm_dma_rvalid_in,</span>
<span id="L1268"><span class="lineNum">    1268</span>              :                                                                        iccm_dma_rvalid,</span>
<span id="L1269"><span class="lineNum">    1269</span>              :                                                                        iccm_dma_ecc_error }));</span>
<span id="L1270"><span class="lineNum">    1270</span>              : </span>
<span id="L1271"><span class="lineNum">    1271</span>              :          assign iccm_rw_addr[pt.ICCM_BITS-1:1]    = (  ifc_dma_access_q_ok &amp; dma_iccm_req  &amp; ~iccm_correct_ecc) ? dma_mem_addr[pt.ICCM_BITS-1:1] :</span>
<span id="L1272"><span class="lineNum">    1272</span>              :                                                  (~(ifc_dma_access_q_ok &amp; dma_iccm_req) &amp;  iccm_correct_ecc) ? {iccm_ecc_corr_index_ff[pt.ICCM_BITS-1:2],1'b0} : ifc_fetch_addr_bf[pt.ICCM_BITS-1:1] ;</span>
<span id="L1273"><span class="lineNum">    1273</span>              : </span>
<span id="L1274"><span class="lineNum">    1274</span>              : </span>
<span id="L1275"><span class="lineNum">    1275</span>              :     assign iccm_dma_rd_ecc_single_err = iccm_dma_sb_error;</span>
<span id="L1276"><span class="lineNum">    1276</span>              :     assign iccm_dma_rd_ecc_double_err = iccm_dma_rvalid &amp;&amp; iccm_dma_ecc_error;</span>
<span id="L1277"><span class="lineNum">    1277</span>              : </span>
<span id="L1278"><span class="lineNum">    1278</span>              : </span>
<span id="L1279"><span class="lineNum">    1279</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L1280"><span class="lineNum">    1280</span>              : // ECC checking logic for ICCM data.                                               //</span>
<span id="L1281"><span class="lineNum">    1281</span>              : /////////////////////////////////////////////////////////////////////////////////////</span>
<span id="L1282"><span class="lineNum">    1282</span>              : </span>
<span id="L1283"><span class="lineNum">    1283</span>              :   logic [3:0] ic_fetch_val_int_f;</span>
<span id="L1284"><span class="lineNum">    1284</span>              :   logic [3:0] ic_fetch_val_shift_right;</span>
<span id="L1285"><span class="lineNum">    1285</span>              :   assign ic_fetch_val_int_f[3:0] = {2'b00 , ic_fetch_val_f[1:0] } ;</span>
<span id="L1286"><span class="lineNum">    1286</span>              :   assign ic_fetch_val_shift_right[3:0] = {ic_fetch_val_int_f &lt;&lt; ifu_fetch_addr_int_f[1] } ;</span>
<span id="L1287"><span class="lineNum">    1287</span>              : </span>
<span id="L1288"><span class="lineNum">    1288</span>              :    assign iccm_rdmux_data[77:0] = iccm_rd_data_ecc[77:0];</span>
<span id="L1289"><span class="lineNum">    1289</span>              :    for (genvar i=0; i &lt; 2 ; i++) begin : ICCM_ECC_CHECK</span>
<span id="L1290"><span class="lineNum">    1290</span>              :       assign iccm_ecc_word_enable[i] = ((|ic_fetch_val_shift_right[(2*i+1):(2*i)] &amp; ~exu_flush_final &amp; sel_iccm_data) | iccm_dma_rvalid_in) &amp; ~dec_tlu_core_ecc_disable;</span>
<span id="L1291"><span class="lineNum">    1291</span>              :    rvecc_decode  ecc_decode (</span>
<span id="L1292"><span class="lineNum">    1292</span>              :                            .en(iccm_ecc_word_enable[i]),</span>
<span id="L1293"><span class="lineNum">    1293</span>              :                            .sed_ded ( 1'b0 ),    // 1 : means only detection</span>
<span id="L1294"><span class="lineNum">    1294</span>              :                            .din(iccm_rdmux_data[(39*i+31):(39*i)]),</span>
<span id="L1295"><span class="lineNum">    1295</span>              :                            .ecc_in(iccm_rdmux_data[(39*i+38):(39*i+32)]),</span>
<span id="L1296"><span class="lineNum">    1296</span>              :                            .dout(iccm_corrected_data[i][31:0]),</span>
<span id="L1297"><span class="lineNum">    1297</span>              :                            .ecc_out(iccm_corrected_ecc[i][6:0]),</span>
<span id="L1298"><span class="lineNum">    1298</span>              :                            .single_ecc_error(iccm_single_ecc_error[i]),</span>
<span id="L1299"><span class="lineNum">    1299</span>              :                            .double_ecc_error(iccm_double_ecc_error[i]));</span>
<span id="L1300"><span class="lineNum">    1300</span>              : end</span>
<span id="L1301"><span class="lineNum">    1301</span>              : </span>
<span id="L1302"><span class="lineNum">    1302</span>              :   assign iccm_rd_ecc_single_err  = (|iccm_single_ecc_error[1:0] ) &amp; ifc_iccm_access_f &amp; ifc_fetch_req_f;</span>
<span id="L1303"><span class="lineNum">    1303</span>              :   assign iccm_rd_ecc_double_err[1:0]  = ~ifu_fetch_addr_int_f[1] ? ({iccm_double_ecc_error[0], iccm_double_ecc_error[0]} ) &amp; {2{ifc_iccm_access_f}} :</span>
<span id="L1304"><span class="lineNum">    1304</span>              :                                                                    ({iccm_double_ecc_error[1], iccm_double_ecc_error[0]} ) &amp; {2{ifc_iccm_access_f}} ;</span>
<span id="L1305"><span class="lineNum">    1305</span>              : </span>
<span id="L1306"><span class="lineNum">    1306</span>              :   assign iccm_corrected_data_f_mux[31:0] = iccm_single_ecc_error[0] ? iccm_corrected_data[0] : iccm_corrected_data[1];</span>
<span id="L1307"><span class="lineNum">    1307</span>              :   assign iccm_corrected_ecc_f_mux[6:0]   = iccm_single_ecc_error[0] ? iccm_corrected_ecc[0]  : iccm_corrected_ecc[1];</span>
<span id="L1308"><span class="lineNum">    1308</span>              : </span>
<span id="L1309"><span class="lineNum">    1309</span>              :   assign iccm_ecc_write_status           = ((iccm_rd_ecc_single_err &amp; ~iccm_rd_ecc_single_err_ff)  &amp; ~exu_flush_final) | iccm_dma_sb_error;</span>
<span id="L1310"><span class="lineNum">    1310</span>              :   assign iccm_rd_ecc_single_err_hold_in  = (iccm_rd_ecc_single_err | iccm_rd_ecc_single_err_ff) &amp; ~exu_flush_final ;</span>
<span id="L1311"><span class="lineNum">    1311</span>              :   assign iccm_error_start                =  iccm_rd_ecc_single_err;</span>
<span id="L1312"><span class="lineNum">    1312</span>              :   assign iccm_ecc_corr_index_in[pt.ICCM_BITS-1:2] = iccm_single_ecc_error[0] ? iccm_rw_addr_f[pt.ICCM_BITS-1:2] : iccm_rw_addr_f[pt.ICCM_BITS-1:2] + 1'b1 ;</span>
<span id="L1313"><span class="lineNum">    1313</span>              : </span>
<span id="L1314"><span class="lineNum">    1314</span>              :    rvdffie #(pt.ICCM_BITS-1) iccm_index_f   (.*, .clk(free_l2clk), .din({iccm_rw_addr[pt.ICCM_BITS-1:2],</span>
<span id="L1315"><span class="lineNum">    1315</span>              :                                                                          iccm_rd_ecc_single_err_hold_in</span>
<span id="L1316"><span class="lineNum">    1316</span>              :                                                                                                        }),</span>
<span id="L1317"><span class="lineNum">    1317</span>              :                                                                   .dout({iccm_rw_addr_f[pt.ICCM_BITS-1:2],</span>
<span id="L1318"><span class="lineNum">    1318</span>              :                                                                          iccm_rd_ecc_single_err_ff}));</span>
<span id="L1319"><span class="lineNum">    1319</span>              : </span>
<span id="L1320"><span class="lineNum">    1320</span>              :    rvdffe #((39+(pt.ICCM_BITS-2)))      ecc_dat0_ff  (</span>
<span id="L1321"><span class="lineNum">    1321</span>              :                                                       .clk(clk),</span>
<span id="L1322"><span class="lineNum">    1322</span>              :                                                       .din({iccm_corrected_ecc_f_mux[6:0],  iccm_corrected_data_f_mux[31:0],iccm_ecc_corr_index_in[pt.ICCM_BITS-1:2]}),</span>
<span id="L1323"><span class="lineNum">    1323</span>              :                                                       .dout({iccm_ecc_corr_data_ff[38:0]   ,iccm_ecc_corr_index_ff[pt.ICCM_BITS-1:2]}),</span>
<span id="L1324"><span class="lineNum">    1324</span>              :                                                       .en(iccm_ecc_write_status),</span>
<span id="L1325"><span class="lineNum">    1325</span>              :                                                       .*</span>
<span id="L1326"><span class="lineNum">    1326</span>              :                                                       );</span>
<span id="L1327"><span class="lineNum">    1327</span>              : </span>
<span id="L1328"><span class="lineNum">    1328</span>              :      end else begin : iccm_disabled</span>
<span id="L1329"><span class="lineNum">    1329</span>              :          assign iccm_dma_rvalid = 1'b0 ;</span>
<span id="L1330"><span class="lineNum">    1330</span>              :          assign iccm_dma_ecc_error = 1'b0 ;</span>
<span id="L1331"><span class="lineNum">    1331</span>              :          assign iccm_dma_rdata[63:0] = '0 ;</span>
<span id="L1332"><span class="lineNum">    1332</span>              :          assign iccm_single_ecc_error = '0 ;</span>
<span id="L1333"><span class="lineNum">    1333</span>              :          assign iccm_dma_rtag         = '0 ;</span>
<span id="L1334"><span class="lineNum">    1334</span>              : </span>
<span id="L1335"><span class="lineNum">    1335</span>              : </span>
<span id="L1336"><span class="lineNum">    1336</span>              : </span>
<span id="L1337"><span class="lineNum">    1337</span>              : </span>
<span id="L1338"><span class="lineNum">    1338</span>              : </span>
<span id="L1339"><span class="lineNum">    1339</span>              : </span>
<span id="L1340"><span class="lineNum">    1340</span>              :          assign iccm_rd_ecc_single_err                 = 1'b0 ;</span>
<span id="L1341"><span class="lineNum">    1341</span>              :          assign iccm_rd_ecc_double_err                 = '0 ;</span>
<span id="L1342"><span class="lineNum">    1342</span>              :          assign iccm_rd_ecc_single_err_ff              = 1'b0 ;</span>
<span id="L1343"><span class="lineNum">    1343</span>              :          assign iccm_error_start                         = 1'b0;</span>
<span id="L1344"><span class="lineNum">    1344</span>              :          assign iccm_ecc_corr_index_ff[pt.ICCM_BITS-1:2]  =  '0;</span>
<span id="L1345"><span class="lineNum">    1345</span>              :          assign iccm_ecc_corr_data_ff[38:0]            =  '0;</span>
<span id="L1346"><span class="lineNum">    1346</span>              :          assign iccm_ecc_write_status                  =  '0;</span>
<span id="L1347"><span class="lineNum">    1347</span>              : </span>
<span id="L1348"><span class="lineNum">    1348</span>              : </span>
<span id="L1349"><span class="lineNum">    1349</span>              : </span>
<span id="L1350"><span class="lineNum">    1350</span>              : </span>
<span id="L1351"><span class="lineNum">    1351</span>              : </span>
<span id="L1352"><span class="lineNum">    1352</span>              : </span>
<span id="L1353"><span class="lineNum">    1353</span>              :     end</span>
<span id="L1354"><span class="lineNum">    1354</span>              : </span>
<span id="L1355"><span class="lineNum">    1355</span>              : </span>
<span id="L1356"><span class="lineNum">    1356</span>              : ////// ICCM signals</span>
<span id="L1357"><span class="lineNum">    1357</span>              : </span>
<span id="L1358"><span class="lineNum">    1358</span>              : </span>
<span id="L1359"><span class="lineNum">    1359</span>              :  assign   ic_rd_en    =  (ifc_fetch_req_bf &amp; ~ifc_fetch_uncacheable_bf &amp; ~ifc_iccm_access_bf  &amp;</span>
<span id="L1360"><span class="lineNum">    1360</span>              :                             ~(((miss_state == STREAM) &amp; ~miss_state_en)                                       |</span>
<span id="L1361"><span class="lineNum">    1361</span>              :                               ((miss_state == CRIT_BYP_OK) &amp; ~miss_state_en)                                  |</span>
<span id="L1362"><span class="lineNum">    1362</span>              :                               ((miss_state == STALL_SCND_MISS) &amp; ~miss_state_en)                              |</span>
<span id="L1363"><span class="lineNum">    1363</span>              :                               ((miss_state == MISS_WAIT) &amp; ~miss_state_en)                                    |</span>
<span id="L1364"><span class="lineNum">    1364</span>              :                               ((miss_state == CRIT_WRD_RDY) &amp; ~miss_state_en)  |</span>
<span id="L1365"><span class="lineNum">    1365</span>              :                               ((miss_state == CRIT_BYP_OK) &amp;  miss_state_en &amp;  (miss_nxtstate == MISS_WAIT))  ))  |</span>
<span id="L1366"><span class="lineNum">    1366</span>              :                              ( ifc_fetch_req_bf &amp; exu_flush_final  &amp; ~ifc_fetch_uncacheable_bf &amp; ~ifc_iccm_access_bf )     ;</span>
<span id="L1367"><span class="lineNum">    1367</span>              : </span>
<span id="L1368"><span class="lineNum">    1368</span> <span class="tlaGNC tlaBgGNC">       54052 : logic   ic_real_rd_wp_unused;</span></span>
<span id="L1369"><span class="lineNum">    1369</span>              : assign  ic_real_rd_wp_unused  =  (ifc_fetch_req_bf &amp;  ~ifc_iccm_access_bf  &amp;  ~ifc_region_acc_fault_final_bf &amp; ~dec_tlu_fence_i_wb &amp; ~stream_miss_f &amp; ~ic_act_miss_f &amp;</span>
<span id="L1370"><span class="lineNum">    1370</span>              :                             ~(((miss_state == STREAM) &amp; ~miss_state_en) |</span>
<span id="L1371"><span class="lineNum">    1371</span>              :                               ((miss_state == CRIT_BYP_OK) &amp; ~miss_state_en &amp; ~(miss_nxtstate == MISS_WAIT)) |</span>
<span id="L1372"><span class="lineNum">    1372</span>              :                               ((miss_state == CRIT_BYP_OK) &amp;  miss_state_en &amp;  (miss_nxtstate == MISS_WAIT)) |</span>
<span id="L1373"><span class="lineNum">    1373</span>              :                               ((miss_state == MISS_WAIT) &amp; ~miss_state_en) |</span>
<span id="L1374"><span class="lineNum">    1374</span>              :                               ((miss_state == STALL_SCND_MISS) &amp; ~miss_state_en)  |</span>
<span id="L1375"><span class="lineNum">    1375</span>              :                               ((miss_state == CRIT_WRD_RDY) &amp; ~miss_state_en)  |</span>
<span id="L1376"><span class="lineNum">    1376</span>              :                               ((miss_nxtstate == STREAM) &amp;  miss_state_en)  |</span>
<span id="L1377"><span class="lineNum">    1377</span>              :                               ((miss_state == SCND_MISS) &amp; ~miss_state_en))) |</span>
<span id="L1378"><span class="lineNum">    1378</span>              :                           (ifc_fetch_req_bf &amp;  ~ifc_iccm_access_bf  &amp;  ~ifc_region_acc_fault_final_bf &amp; ~dec_tlu_fence_i_wb &amp; ~stream_miss_f &amp; exu_flush_final)  ;</span>
<span id="L1379"><span class="lineNum">    1379</span>              : </span>
<span id="L1380"><span class="lineNum">    1380</span>              : </span>
<span id="L1381"><span class="lineNum">    1381</span>              : assign ic_wr_en[pt.ICACHE_NUM_WAYS-1:0] = bus_ic_wr_en[pt.ICACHE_NUM_WAYS-1:0] &amp; {pt.ICACHE_NUM_WAYS{write_ic_16_bytes}};</span>
<span id="L1382"><span class="lineNum">    1382</span>              : assign ic_write_stall                =  write_ic_16_bytes &amp;  ~((((miss_state== CRIT_BYP_OK) | ((miss_state==STREAM) &amp; ~(exu_flush_final | ifu_bp_hit_taken_q_f  | stream_eol_f ))) &amp; ~(bus_ifu_wr_en_ff &amp; last_beat &amp; ~uncacheable_miss_ff)));</span>
<span id="L1383"><span class="lineNum">    1383</span>              : </span>
<span id="L1384"><span class="lineNum">    1384</span>              : </span>
<span id="L1385"><span class="lineNum">    1385</span>              : </span>
<span id="L1386"><span class="lineNum">    1386</span>              : </span>
<span id="L1387"><span class="lineNum">    1387</span>              : ///////////////////////////////////////////////////////////////</span>
<span id="L1388"><span class="lineNum">    1388</span>              : // Icache status and LRU</span>
<span id="L1389"><span class="lineNum">    1389</span>              : ///////////////////////////////////////////////////////////////</span>
<span id="L1390"><span class="lineNum">    1390</span> <span class="tlaUNC tlaBgUNC">           0 : logic [pt.ICACHE_NUM_WAYS-1:0] ic_tag_valid_unq;</span></span>
<span id="L1391"><span class="lineNum">    1391</span>              : if (pt.ICACHE_ENABLE == 1 ) begin: icache_enabled</span>
<span id="L1392"><span class="lineNum">    1392</span>              :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] ifu_status_wr_addr_w_debug;</span>
<span id="L1393"><span class="lineNum">    1393</span>              :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] ifu_status_wr_addr_ff ;</span>
<span id="L1394"><span class="lineNum">    1394</span>              :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] ifu_ic_rw_int_addr_w_debug;</span>
<span id="L1395"><span class="lineNum">    1395</span>              :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] ifu_ic_rw_int_addr_ff;</span>
<span id="L1396"><span class="lineNum">    1396</span>              :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] perr_ic_index_ff;</span>
<span id="L1397"><span class="lineNum">    1397</span>              : </span>
<span id="L1398"><span class="lineNum">    1398</span>              :     assign ic_valid = ~ifu_wr_cumulative_err_data &amp; ~(reset_ic_in | reset_ic_ff) &amp; ~reset_tag_valid_for_miss;</span>
<span id="L1399"><span class="lineNum">    1399</span>              : </span>
<span id="L1400"><span class="lineNum">    1400</span>              :     assign ifu_status_wr_addr_w_debug[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] = ((ic_debug_rd_en | ic_debug_wr_en ) &amp; ic_debug_tag_array) ?</span>
<span id="L1401"><span class="lineNum">    1401</span>              :                                                                            ic_debug_addr[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] :</span>
<span id="L1402"><span class="lineNum">    1402</span>              :                                                                            ifu_status_wr_addr[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO];</span>
<span id="L1403"><span class="lineNum">    1403</span>              : </span>
<span id="L1404"><span class="lineNum">    1404</span>              :    // status</span>
<span id="L1405"><span class="lineNum">    1405</span>              : </span>
<span id="L1406"><span class="lineNum">    1406</span>              :          assign way_status_wr_en_w_debug = way_status_wr_en | (ic_debug_wr_en  &amp; ic_debug_tag_array);</span>
<span id="L1407"><span class="lineNum">    1407</span>              : </span>
<span id="L1408"><span class="lineNum">    1408</span>              :          assign way_status_new_w_debug[pt.ICACHE_STATUS_BITS-1:0]  = (ic_debug_wr_en  &amp; ic_debug_tag_array) ? (pt.ICACHE_STATUS_BITS == 1) ? ic_debug_wr_data[4] : ic_debug_wr_data[6:4] :</span>
<span id="L1409"><span class="lineNum">    1409</span>              :                                                 way_status_new[pt.ICACHE_STATUS_BITS-1:0] ;</span>
<span id="L1410"><span class="lineNum">    1410</span>              : </span>
<span id="L1411"><span class="lineNum">    1411</span>              :    rvdffe #(.WIDTH(pt.ICACHE_INDEX_HI-pt.ICACHE_TAG_INDEX_LO+1),.OVERRIDE(1)) perr_dat_ff    (.din(ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO]), .dout(perr_ic_index_ff[pt.ICACHE_INDEX_HI : pt.ICACHE_TAG_INDEX_LO]), .en(perr_sb_write_status),  .*);</span>
<span id="L1412"><span class="lineNum">    1412</span>              :                                           </span>
<span id="L1413"><span class="lineNum">    1413</span>              :    rvdffie #(.WIDTH(pt.ICACHE_TAG_LO-pt.ICACHE_TAG_INDEX_LO+1+pt.ICACHE_STATUS_BITS),.OVERRIDE(1))  status_misc_ff</span>
<span id="L1414"><span class="lineNum">    1414</span>              :      (.*,</span>
<span id="L1415"><span class="lineNum">    1415</span>              :       .clk(free_l2clk),</span>
<span id="L1416"><span class="lineNum">    1416</span>              :       .din({ ifu_status_wr_addr_w_debug[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO], way_status_wr_en_w_debug, way_status_new_w_debug[pt.ICACHE_STATUS_BITS-1:0]}),</span>
<span id="L1417"><span class="lineNum">    1417</span>              :       .dout({ifu_status_wr_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO],      way_status_wr_en_ff,      way_status_new_ff[pt.ICACHE_STATUS_BITS-1:0]} )</span>
<span id="L1418"><span class="lineNum">    1418</span>              :       );</span>
<span id="L1419"><span class="lineNum">    1419</span>              : </span>
<span id="L1420"><span class="lineNum">    1420</span>              :    logic [(pt.ICACHE_TAG_DEPTH/8)-1 : 0] way_status_clken;</span>
<span id="L1421"><span class="lineNum">    1421</span>              :    logic [(pt.ICACHE_TAG_DEPTH/8)-1 : 0] way_status_clk;</span>
<span id="L1422"><span class="lineNum">    1422</span>              : </span>
<span id="L1423"><span class="lineNum">    1423</span>              :    for (genvar i=0 ; i&lt;pt.ICACHE_TAG_DEPTH/8 ; i++) begin : CLK_GRP_WAY_STATUS</span>
<span id="L1424"><span class="lineNum">    1424</span>              :       assign way_status_clken[i] = (ifu_status_wr_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO+3] == i );</span>
<span id="L1425"><span class="lineNum">    1425</span>              :      `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L1426"><span class="lineNum">    1426</span>              :         assign way_status_clk[i] = 1'b0;</span>
<span id="L1427"><span class="lineNum">    1427</span>              :      `else</span>
<span id="L1428"><span class="lineNum">    1428</span>              :            rvclkhdr way_status_cgc ( .en(way_status_clken[i]),   .l1clk(way_status_clk[i]), .* );</span>
<span id="L1429"><span class="lineNum">    1429</span>              :      `endif</span>
<span id="L1430"><span class="lineNum">    1430</span>              : </span>
<span id="L1431"><span class="lineNum">    1431</span>              : </span>
<span id="L1432"><span class="lineNum">    1432</span>              :       for (genvar j=0 ; j&lt;8 ; j++) begin : WAY_STATUS</span>
<span id="L1433"><span class="lineNum">    1433</span>              :          rvdffs_fpga #(pt.ICACHE_STATUS_BITS) ic_way_status (.*,</span>
<span id="L1434"><span class="lineNum">    1434</span>              :                    .clk(way_status_clk[i]),</span>
<span id="L1435"><span class="lineNum">    1435</span>              :                    .clken(way_status_clken[i]),</span>
<span id="L1436"><span class="lineNum">    1436</span>              :                    .rawclk(clk),</span>
<span id="L1437"><span class="lineNum">    1437</span>              :                    .en(((ifu_status_wr_addr_ff[pt.ICACHE_TAG_INDEX_LO+2:pt.ICACHE_TAG_INDEX_LO] == j) &amp; way_status_wr_en_ff)),</span>
<span id="L1438"><span class="lineNum">    1438</span>              :                    .din(way_status_new_ff[pt.ICACHE_STATUS_BITS-1:0]),</span>
<span id="L1439"><span class="lineNum">    1439</span>              :                    .dout(way_status_out[8*i+j]));</span>
<span id="L1440"><span class="lineNum">    1440</span>              :       end  // WAY_STATUS</span>
<span id="L1441"><span class="lineNum">    1441</span>              :    end  // CLK_GRP_WAY_STATUS</span>
<span id="L1442"><span class="lineNum">    1442</span>              : </span>
<span id="L1443"><span class="lineNum">    1443</span> <span class="tlaGNC tlaBgGNC">           6 :   always_comb begin : way_status_out_mux</span></span>
<span id="L1444"><span class="lineNum">    1444</span> <span class="tlaGNC">           6 :       way_status[pt.ICACHE_STATUS_BITS-1:0] = '0 ;</span></span>
<span id="L1445"><span class="lineNum">    1445</span> <span class="tlaGNC">           6 :       for (int j=0; j&lt; pt.ICACHE_TAG_DEPTH; j++) begin : status_mux_loop</span></span>
<span id="L1446"><span class="lineNum">    1446</span> <span class="tlaGNC">      169548 :         if (ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == (pt.ICACHE_TAG_LO-pt.ICACHE_TAG_INDEX_LO)'(j)) begin : mux_out</span></span>
<span id="L1447"><span class="lineNum">    1447</span> <span class="tlaGNC">      169548 :          way_status[pt.ICACHE_STATUS_BITS-1:0] =  way_status_out[j];</span></span>
<span id="L1448"><span class="lineNum">    1448</span>              :         end</span>
<span id="L1449"><span class="lineNum">    1449</span>              :       end</span>
<span id="L1450"><span class="lineNum">    1450</span>              :   end</span>
<span id="L1451"><span class="lineNum">    1451</span>              : </span>
<span id="L1452"><span class="lineNum">    1452</span>              :          assign ifu_ic_rw_int_addr_w_debug[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] = ((ic_debug_rd_en | ic_debug_wr_en ) &amp; ic_debug_tag_array) ?</span>
<span id="L1453"><span class="lineNum">    1453</span>              :                                                                         ic_debug_addr[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] :</span>
<span id="L1454"><span class="lineNum">    1454</span>              :                                                                         ifu_ic_rw_int_addr[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO];</span>
<span id="L1455"><span class="lineNum">    1455</span>              :          assign ifu_tag_wren_w_debug[pt.ICACHE_NUM_WAYS-1:0] = ifu_tag_wren[pt.ICACHE_NUM_WAYS-1:0] | ic_debug_tag_wr_en[pt.ICACHE_NUM_WAYS-1:0] ;</span>
<span id="L1456"><span class="lineNum">    1456</span>              : </span>
<span id="L1457"><span class="lineNum">    1457</span>              :          assign ic_valid_w_debug = (ic_debug_wr_en &amp; ic_debug_tag_array) ? ic_debug_wr_data[0] : ic_valid;</span>
<span id="L1458"><span class="lineNum">    1458</span>              : </span>
<span id="L1459"><span class="lineNum">    1459</span>              :          rvdffie #(pt.ICACHE_TAG_LO-pt.ICACHE_TAG_INDEX_LO+pt.ICACHE_NUM_WAYS+1) tag_addr_ff (.*,</span>
<span id="L1460"><span class="lineNum">    1460</span>              :                                                                                               .clk(free_l2clk),</span>
<span id="L1461"><span class="lineNum">    1461</span>              :                                                                                               .din({ifu_ic_rw_int_addr_w_debug[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO],</span>
<span id="L1462"><span class="lineNum">    1462</span>              :                                                                                                     ifu_tag_wren_w_debug[pt.ICACHE_NUM_WAYS-1:0],</span>
<span id="L1463"><span class="lineNum">    1463</span>              :                                                                                                     ic_valid_w_debug}),</span>
<span id="L1464"><span class="lineNum">    1464</span>              :                                                                                               .dout({ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO],</span>
<span id="L1465"><span class="lineNum">    1465</span>              :                                                                                                      ifu_tag_wren_ff[pt.ICACHE_NUM_WAYS-1:0],</span>
<span id="L1466"><span class="lineNum">    1466</span>              :                                                                                                      ic_valid_ff})</span>
<span id="L1467"><span class="lineNum">    1467</span>              :                                                                                               );</span>
<span id="L1468"><span class="lineNum">    1468</span>              : </span>
<span id="L1469"><span class="lineNum">    1469</span>              : </span>
<span id="L1470"><span class="lineNum">    1470</span>              :    logic [pt.ICACHE_NUM_WAYS-1:0] [pt.ICACHE_TAG_DEPTH-1:0] ic_tag_valid_out ;</span>
<span id="L1471"><span class="lineNum">    1471</span>              : </span>
<span id="L1472"><span class="lineNum">    1472</span>              :    logic [(pt.ICACHE_TAG_DEPTH/32)-1:0] [pt.ICACHE_NUM_WAYS-1:0] tag_valid_clken ;</span>
<span id="L1473"><span class="lineNum">    1473</span>              :    logic [(pt.ICACHE_TAG_DEPTH/32)-1:0] [pt.ICACHE_NUM_WAYS-1:0] tag_valid_clk   ;</span>
<span id="L1474"><span class="lineNum">    1474</span>              : </span>
<span id="L1475"><span class="lineNum">    1475</span>              :    for (genvar i=0 ; i&lt;pt.ICACHE_TAG_DEPTH/32 ; i++) begin : CLK_GRP_TAG_VALID</span>
<span id="L1476"><span class="lineNum">    1476</span>              :       for (genvar j=0; j&lt;pt.ICACHE_NUM_WAYS; j++) begin : way_clken</span>
<span id="L1477"><span class="lineNum">    1477</span>              :       if (pt.ICACHE_TAG_DEPTH == 32 ) begin</span>
<span id="L1478"><span class="lineNum">    1478</span>              :         assign tag_valid_clken[i][j] =  ifu_tag_wren_ff[j] | perr_err_inv_way[j] | reset_all_tags;</span>
<span id="L1479"><span class="lineNum">    1479</span>              :       end else begin</span>
<span id="L1480"><span class="lineNum">    1480</span>              :          assign tag_valid_clken[i][j] = (((ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO+5] == i ) &amp;  ifu_tag_wren_ff[j] ) |</span>
<span id="L1481"><span class="lineNum">    1481</span>              :                                         ((perr_ic_index_ff     [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO+5] == i ) &amp;  perr_err_inv_way[j]) | reset_all_tags);</span>
<span id="L1482"><span class="lineNum">    1482</span>              :       end</span>
<span id="L1483"><span class="lineNum">    1483</span>              : </span>
<span id="L1484"><span class="lineNum">    1484</span>              :      `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L1485"><span class="lineNum">    1485</span>              :         assign tag_valid_clk[i][j]  = 1'b0;</span>
<span id="L1486"><span class="lineNum">    1486</span>              :      `else</span>
<span id="L1487"><span class="lineNum">    1487</span>              :            rvclkhdr way_status_cgc ( .en(tag_valid_clken[i][j]),   .l1clk(tag_valid_clk[i][j]), .* );</span>
<span id="L1488"><span class="lineNum">    1488</span>              :      `endif</span>
<span id="L1489"><span class="lineNum">    1489</span>              : </span>
<span id="L1490"><span class="lineNum">    1490</span>              : </span>
<span id="L1491"><span class="lineNum">    1491</span>              : </span>
<span id="L1492"><span class="lineNum">    1492</span>              :       for (genvar k=0 ; k&lt;32 ; k++) begin : TAG_VALID</span>
<span id="L1493"><span class="lineNum">    1493</span>              :          rvdffs_fpga #(1) ic_way_tagvalid_dup (.*,</span>
<span id="L1494"><span class="lineNum">    1494</span>              :                    .clk(tag_valid_clk[i][j]),</span>
<span id="L1495"><span class="lineNum">    1495</span>              :                    .clken(tag_valid_clken[i][j]),</span>
<span id="L1496"><span class="lineNum">    1496</span>              :                    .rawclk(clk),</span>
<span id="L1497"><span class="lineNum">    1497</span>              :                    .en(((ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == (k + 32*i)) &amp; ifu_tag_wren_ff[j] ) |</span>
<span id="L1498"><span class="lineNum">    1498</span>              :                        ((perr_ic_index_ff     [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == (k + 32*i)) &amp; perr_err_inv_way[j]) | reset_all_tags),</span>
<span id="L1499"><span class="lineNum">    1499</span>              :                    .din(ic_valid_ff &amp; ~reset_all_tags &amp; ~perr_sel_invalidate),</span>
<span id="L1500"><span class="lineNum">    1500</span>              :                    .dout(ic_tag_valid_out[j][32*i+k]));</span>
<span id="L1501"><span class="lineNum">    1501</span>              :       end</span>
<span id="L1502"><span class="lineNum">    1502</span>              :       end</span>
<span id="L1503"><span class="lineNum">    1503</span>              :    end</span>
<span id="L1504"><span class="lineNum">    1504</span>              : </span>
<span id="L1505"><span class="lineNum">    1505</span>              : </span>
<span id="L1506"><span class="lineNum">    1506</span> <span class="tlaGNC">           6 :   always_comb begin : tag_valid_out_mux</span></span>
<span id="L1507"><span class="lineNum">    1507</span> <span class="tlaGNC">           6 :       ic_tag_valid_unq[pt.ICACHE_NUM_WAYS-1:0] = '0;</span></span>
<span id="L1508"><span class="lineNum">    1508</span> <span class="tlaGNC">           6 :       for (int j=0; j&lt; pt.ICACHE_TAG_DEPTH; j++) begin : tag_valid_loop</span></span>
<span id="L1509"><span class="lineNum">    1509</span> <span class="tlaGNC">      169548 :         if (ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == (pt.ICACHE_TAG_LO-pt.ICACHE_TAG_INDEX_LO)'(j)) begin : valid_out</span></span>
<span id="L1510"><span class="lineNum">    1510</span> <span class="tlaGNC">      169548 :            for ( int k=0; k&lt;pt.ICACHE_NUM_WAYS; k++) begin</span></span>
<span id="L1511"><span class="lineNum">    1511</span> <span class="tlaGNC">      339096 :              ic_tag_valid_unq[k] |= ic_tag_valid_out[k][j];</span></span>
<span id="L1512"><span class="lineNum">    1512</span>              :         end</span>
<span id="L1513"><span class="lineNum">    1513</span>              :       end</span>
<span id="L1514"><span class="lineNum">    1514</span>              :       end</span>
<span id="L1515"><span class="lineNum">    1515</span>              :   end</span>
<span id="L1516"><span class="lineNum">    1516</span>              :    //   four-way set associative - three bits</span>
<span id="L1517"><span class="lineNum">    1517</span>              : //   each bit represents one branch point in a binary decision tree; let 1</span>
<span id="L1518"><span class="lineNum">    1518</span>              : //   represent that the left side has been referenced more recently than the</span>
<span id="L1519"><span class="lineNum">    1519</span>              : //   right side, and 0 vice-versa</span>
<span id="L1520"><span class="lineNum">    1520</span>              : //</span>
<span id="L1521"><span class="lineNum">    1521</span>              : //              are all 4 ways valid?</span>
<span id="L1522"><span class="lineNum">    1522</span>              : //                   /       \</span>
<span id="L1523"><span class="lineNum">    1523</span>              : //                  |        no, use an invalid way.</span>
<span id="L1524"><span class="lineNum">    1524</span>              : //                  |</span>
<span id="L1525"><span class="lineNum">    1525</span>              : //                  |</span>
<span id="L1526"><span class="lineNum">    1526</span>              : //             bit_0 == 0?             state | replace      ref to | next state</span>
<span id="L1527"><span class="lineNum">    1527</span>              : //               /       \             ------+--------      -------+-----------</span>
<span id="L1528"><span class="lineNum">    1528</span>              : //              y         n             x00  |  way_0      way_0 |    _11</span>
<span id="L1529"><span class="lineNum">    1529</span>              : //             /           \            x10  |  way_1      way_1 |    _01</span>
<span id="L1530"><span class="lineNum">    1530</span>              : //      bit_1 == 0?    bit_2 == 0?      0x1  |  way_2      way_2 |    1_0</span>
<span id="L1531"><span class="lineNum">    1531</span>              : //        /    \          /    \        1x1  |  way_3      way_3 |    0_0</span>
<span id="L1532"><span class="lineNum">    1532</span>              : //       y      n        y      n</span>
<span id="L1533"><span class="lineNum">    1533</span>              : //      /        \      /        \        ('x' means don't care       ('_' means unchanged)</span>
<span id="L1534"><span class="lineNum">    1534</span>              : //    way_0    way_1  way_2     way_3      don't care)</span>
<span id="L1535"><span class="lineNum">    1535</span>              : </span>
<span id="L1536"><span class="lineNum">    1536</span>              :    if (pt.ICACHE_NUM_WAYS == 4) begin: four_way_plru</span>
<span id="L1537"><span class="lineNum">    1537</span>              :    assign replace_way_mb_any[3] = ( way_status_mb_ff[2]  &amp; way_status_mb_ff[0] &amp; (&amp;tagv_mb_ff[3:0])) |</span>
<span id="L1538"><span class="lineNum">    1538</span>              :                                   (~tagv_mb_ff[3]&amp; tagv_mb_ff[2] &amp;  tagv_mb_ff[1] &amp;  tagv_mb_ff[0]) ;</span>
<span id="L1539"><span class="lineNum">    1539</span>              :    assign replace_way_mb_any[2] = (~way_status_mb_ff[2]  &amp; way_status_mb_ff[0] &amp; (&amp;tagv_mb_ff[3:0])) |</span>
<span id="L1540"><span class="lineNum">    1540</span>              :                                   (~tagv_mb_ff[2]&amp; tagv_mb_ff[1] &amp;  tagv_mb_ff[0]) ;</span>
<span id="L1541"><span class="lineNum">    1541</span>              :    assign replace_way_mb_any[1] = ( way_status_mb_ff[1] &amp; ~way_status_mb_ff[0] &amp; (&amp;tagv_mb_ff[3:0])) |</span>
<span id="L1542"><span class="lineNum">    1542</span>              :                                   (~tagv_mb_ff[1]&amp; tagv_mb_ff[0] ) ;</span>
<span id="L1543"><span class="lineNum">    1543</span>              :    assign replace_way_mb_any[0] = (~way_status_mb_ff[1] &amp; ~way_status_mb_ff[0] &amp; (&amp;tagv_mb_ff[3:0])) |</span>
<span id="L1544"><span class="lineNum">    1544</span>              :                                   (~tagv_mb_ff[0] ) ;</span>
<span id="L1545"><span class="lineNum">    1545</span>              : </span>
<span id="L1546"><span class="lineNum">    1546</span>              :    assign way_status_hit_new[pt.ICACHE_STATUS_BITS-1:0] = ({3{~exu_flush_final &amp; ic_rd_hit[0]}} &amp; {way_status[2] , 1'b1 , 1'b1}) |</span>
<span id="L1547"><span class="lineNum">    1547</span>              :                                                           ({3{~exu_flush_final &amp; ic_rd_hit[1]}} &amp; {way_status[2] , 1'b0 , 1'b1}) |</span>
<span id="L1548"><span class="lineNum">    1548</span>              :                                                           ({3{~exu_flush_final &amp; ic_rd_hit[2]}} &amp; {1'b1 ,way_status[1]  , 1'b0}) |</span>
<span id="L1549"><span class="lineNum">    1549</span>              :                                                           ({3{~exu_flush_final &amp; ic_rd_hit[3]}} &amp; {1'b0 ,way_status[1]  , 1'b0}) ;</span>
<span id="L1550"><span class="lineNum">    1550</span>              : </span>
<span id="L1551"><span class="lineNum">    1551</span>              :   assign way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] = ({3{replace_way_mb_any[0]}} &amp; {way_status_mb_ff[2] , 1'b1 , 1'b1}) |</span>
<span id="L1552"><span class="lineNum">    1552</span>              :                                    ({3{replace_way_mb_any[1]}} &amp; {way_status_mb_ff[2] , 1'b0 , 1'b1}) |</span>
<span id="L1553"><span class="lineNum">    1553</span>              :                                    ({3{replace_way_mb_any[2]}} &amp; {1'b1 ,way_status_mb_ff[1]  , 1'b0}) |</span>
<span id="L1554"><span class="lineNum">    1554</span>              :                                    ({3{replace_way_mb_any[3]}} &amp; {1'b0 ,way_status_mb_ff[1]  , 1'b0}) ;</span>
<span id="L1555"><span class="lineNum">    1555</span>              :   end</span>
<span id="L1556"><span class="lineNum">    1556</span>              :    else begin : two_ways_plru</span>
<span id="L1557"><span class="lineNum">    1557</span>              :       assign replace_way_mb_any[0]                      = (~way_status_mb_ff  &amp; tagv_mb_ff[0] &amp; tagv_mb_ff[1]) | ~tagv_mb_ff[0];</span>
<span id="L1558"><span class="lineNum">    1558</span>              :       assign replace_way_mb_any[1]                      = ( way_status_mb_ff  &amp; tagv_mb_ff[0] &amp; tagv_mb_ff[1]) | ~tagv_mb_ff[1] &amp; tagv_mb_ff[0];</span>
<span id="L1559"><span class="lineNum">    1559</span>              :       assign way_status_hit_new[pt.ICACHE_STATUS_BITS-1:0] = ic_rd_hit[0];</span>
<span id="L1560"><span class="lineNum">    1560</span>              :       assign way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] = replace_way_mb_any[0];</span>
<span id="L1561"><span class="lineNum">    1561</span>              : </span>
<span id="L1562"><span class="lineNum">    1562</span>              :    end</span>
<span id="L1563"><span class="lineNum">    1563</span>              :   // Make sure to select the way_status_hit_new even when in hit_under_miss.</span>
<span id="L1564"><span class="lineNum">    1564</span>              :   assign way_status_new[pt.ICACHE_STATUS_BITS-1:0]     = (bus_ifu_wr_en_ff_q  &amp; last_beat )  ? way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] :</span>
<span id="L1565"><span class="lineNum">    1565</span>              :                                                           way_status_hit_new[pt.ICACHE_STATUS_BITS-1:0] ;</span>
<span id="L1566"><span class="lineNum">    1566</span>              : </span>
<span id="L1567"><span class="lineNum">    1567</span>              : </span>
<span id="L1568"><span class="lineNum">    1568</span>              :   assign way_status_wr_en  = (bus_ifu_wr_en_ff_q  &amp; last_beat) | ic_act_hit_f;</span>
<span id="L1569"><span class="lineNum">    1569</span>              : </span>
<span id="L1570"><span class="lineNum">    1570</span>              :    for (genvar i=0; i&lt;pt.ICACHE_NUM_WAYS; i++) begin  : bus_wren_loop</span>
<span id="L1571"><span class="lineNum">    1571</span>              :       assign bus_wren[i]           = bus_ifu_wr_en_ff_q &amp; replace_way_mb_any[i] &amp; miss_pending ;</span>
<span id="L1572"><span class="lineNum">    1572</span>              :       assign bus_wren_last[i]      = bus_ifu_wr_en_ff_wo_err &amp; replace_way_mb_any[i] &amp; miss_pending &amp; bus_last_data_beat;</span>
<span id="L1573"><span class="lineNum">    1573</span>              :       assign ifu_tag_wren[i]       = bus_wren_last[i] | wren_reset_miss[i];</span>
<span id="L1574"><span class="lineNum">    1574</span>              :       assign wren_reset_miss[i]    = replace_way_mb_any[i] &amp; reset_tag_valid_for_miss ;</span>
<span id="L1575"><span class="lineNum">    1575</span>              : </span>
<span id="L1576"><span class="lineNum">    1576</span>              :    end</span>
<span id="L1577"><span class="lineNum">    1577</span>              :    assign bus_ic_wr_en[pt.ICACHE_NUM_WAYS-1:0] = bus_wren[pt.ICACHE_NUM_WAYS-1:0];</span>
<span id="L1578"><span class="lineNum">    1578</span>              : </span>
<span id="L1579"><span class="lineNum">    1579</span>              : </span>
<span id="L1580"><span class="lineNum">    1580</span>              : end else begin: icache_disabled</span>
<span id="L1581"><span class="lineNum">    1581</span>              :    assign ic_tag_valid_unq[pt.ICACHE_NUM_WAYS-1:0]      = '0;</span>
<span id="L1582"><span class="lineNum">    1582</span>              :    assign way_status[pt.ICACHE_STATUS_BITS-1:0]         = '0;</span>
<span id="L1583"><span class="lineNum">    1583</span>              :    assign replace_way_mb_any[pt.ICACHE_NUM_WAYS-1:0]    = '0;</span>
<span id="L1584"><span class="lineNum">    1584</span>              :    assign way_status_hit_new[pt.ICACHE_STATUS_BITS-1:0] = '0;</span>
<span id="L1585"><span class="lineNum">    1585</span>              :    assign way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] = '0;</span>
<span id="L1586"><span class="lineNum">    1586</span>              :    assign way_status_new[pt.ICACHE_STATUS_BITS-1:0]     = '0;</span>
<span id="L1587"><span class="lineNum">    1587</span>              :    assign way_status_wr_en                           = '0;</span>
<span id="L1588"><span class="lineNum">    1588</span>              :    assign bus_wren[pt.ICACHE_NUM_WAYS-1:0]              = '0;</span>
<span id="L1589"><span class="lineNum">    1589</span>              :    assign bus_ic_wr_en[pt.ICACHE_NUM_WAYS-1:0]              = '0;</span>
<span id="L1590"><span class="lineNum">    1590</span>              : </span>
<span id="L1591"><span class="lineNum">    1591</span>              : end</span>
<span id="L1592"><span class="lineNum">    1592</span>              : </span>
<span id="L1593"><span class="lineNum">    1593</span>              :    assign ic_tag_valid[pt.ICACHE_NUM_WAYS-1:0] = ic_tag_valid_unq[pt.ICACHE_NUM_WAYS-1:0]   &amp; {pt.ICACHE_NUM_WAYS{(~fetch_uncacheable_ff &amp; ifc_fetch_req_f_raw) }} ;</span>
<span id="L1594"><span class="lineNum">    1594</span>              :    assign ic_debug_tag_val_rd_out           = |(ic_tag_valid_unq[pt.ICACHE_NUM_WAYS-1:0] &amp;  ic_debug_way_ff[pt.ICACHE_NUM_WAYS-1:0]   &amp; {pt.ICACHE_NUM_WAYS{ic_debug_rd_en_ff}}) ;</span>
<span id="L1595"><span class="lineNum">    1595</span>              : ///////////////////////////////////////////</span>
<span id="L1596"><span class="lineNum">    1596</span>              : // PMU signals</span>
<span id="L1597"><span class="lineNum">    1597</span>              : ///////////////////////////////////////////</span>
<span id="L1598"><span class="lineNum">    1598</span>              : </span>
<span id="L1599"><span class="lineNum">    1599</span>              :  assign ifu_pmu_ic_miss_in   = ic_act_miss_f ;</span>
<span id="L1600"><span class="lineNum">    1600</span>              :  assign ifu_pmu_ic_hit_in    = ic_act_hit_f  ;</span>
<span id="L1601"><span class="lineNum">    1601</span>              :  assign ifu_pmu_bus_error_in = |ifc_bus_acc_fault_f;</span>
<span id="L1602"><span class="lineNum">    1602</span>              :  assign ifu_pmu_bus_trxn_in  = bus_cmd_sent ;</span>
<span id="L1603"><span class="lineNum">    1603</span>              :  assign ifu_pmu_bus_busy_in  = ifu_bus_arvalid_ff &amp; ~ifu_bus_arready_ff &amp; miss_pending ;</span>
<span id="L1604"><span class="lineNum">    1604</span>              : </span>
<span id="L1605"><span class="lineNum">    1605</span>              :    rvdffie #(9) ifu_pmu_sigs_ff (.*,</span>
<span id="L1606"><span class="lineNum">    1606</span>              :                     .clk (free_l2clk),</span>
<span id="L1607"><span class="lineNum">    1607</span>              :                     .din ({ifc_fetch_uncacheable_bf, ifc_fetch_req_qual_bf, dma_sb_err_state, dec_tlu_fence_i_wb,</span>
<span id="L1608"><span class="lineNum">    1608</span>              :                            ifu_pmu_ic_miss_in,</span>
<span id="L1609"><span class="lineNum">    1609</span>              :                            ifu_pmu_ic_hit_in,</span>
<span id="L1610"><span class="lineNum">    1610</span>              :                            ifu_pmu_bus_error_in,</span>
<span id="L1611"><span class="lineNum">    1611</span>              :                            ifu_pmu_bus_busy_in,</span>
<span id="L1612"><span class="lineNum">    1612</span>              :                            ifu_pmu_bus_trxn_in</span>
<span id="L1613"><span class="lineNum">    1613</span>              :                           }),</span>
<span id="L1614"><span class="lineNum">    1614</span>              :                     .dout({fetch_uncacheable_ff, ifc_fetch_req_f_raw, dma_sb_err_state_ff, reset_all_tags,</span>
<span id="L1615"><span class="lineNum">    1615</span>              :                            ifu_pmu_ic_miss,</span>
<span id="L1616"><span class="lineNum">    1616</span>              :                            ifu_pmu_ic_hit,</span>
<span id="L1617"><span class="lineNum">    1617</span>              :                            ifu_pmu_bus_error,</span>
<span id="L1618"><span class="lineNum">    1618</span>              :                            ifu_pmu_bus_busy,</span>
<span id="L1619"><span class="lineNum">    1619</span>              :                            ifu_pmu_bus_trxn</span>
<span id="L1620"><span class="lineNum">    1620</span>              :                            }));</span>
<span id="L1621"><span class="lineNum">    1621</span>              : </span>
<span id="L1622"><span class="lineNum">    1622</span>              : </span>
<span id="L1623"><span class="lineNum">    1623</span>              : ///////////////////////////////////////////////////////</span>
<span id="L1624"><span class="lineNum">    1624</span>              : // Cache debug logic                                 //</span>
<span id="L1625"><span class="lineNum">    1625</span>              : ///////////////////////////////////////////////////////</span>
<span id="L1626"><span class="lineNum">    1626</span>              : assign ic_debug_addr[pt.ICACHE_INDEX_HI:3] = dec_tlu_ic_diag_pkt.icache_dicawics[pt.ICACHE_INDEX_HI-3:0] ;</span>
<span id="L1627"><span class="lineNum">    1627</span>              : assign ic_debug_way_enc[01:00]             = dec_tlu_ic_diag_pkt.icache_dicawics[15:14] ;</span>
<span id="L1628"><span class="lineNum">    1628</span>              : </span>
<span id="L1629"><span class="lineNum">    1629</span>              : </span>
<span id="L1630"><span class="lineNum">    1630</span>              : assign ic_debug_tag_array       = dec_tlu_ic_diag_pkt.icache_dicawics[16] ;</span>
<span id="L1631"><span class="lineNum">    1631</span>              : assign ic_debug_rd_en           = dec_tlu_ic_diag_pkt.icache_rd_valid ;</span>
<span id="L1632"><span class="lineNum">    1632</span>              : assign ic_debug_wr_en           = dec_tlu_ic_diag_pkt.icache_wr_valid ;</span>
<span id="L1633"><span class="lineNum">    1633</span>              : </span>
<span id="L1634"><span class="lineNum">    1634</span>              : </span>
<span id="L1635"><span class="lineNum">    1635</span>              : for (genvar i = 0; i &lt; pt.ICACHE_NUM_WAYS; i = i + 1) begin : ic_debug_way_loop</span>
<span id="L1636"><span class="lineNum">    1636</span>              :    assign ic_debug_way[i] = (ic_debug_way_enc == i[1:0]);</span>
<span id="L1637"><span class="lineNum">    1637</span>              : end</span>
<span id="L1638"><span class="lineNum">    1638</span>              : </span>
<span id="L1639"><span class="lineNum">    1639</span>              : assign ic_debug_tag_wr_en[pt.ICACHE_NUM_WAYS-1:0] = {pt.ICACHE_NUM_WAYS{ic_debug_wr_en &amp; ic_debug_tag_array}} &amp; ic_debug_way[pt.ICACHE_NUM_WAYS-1:0] ;</span>
<span id="L1640"><span class="lineNum">    1640</span>              : </span>
<span id="L1641"><span class="lineNum">    1641</span>              : assign ic_debug_ict_array_sel_in      =  ic_debug_rd_en &amp; ic_debug_tag_array ;</span>
<span id="L1642"><span class="lineNum">    1642</span>              : </span>
<span id="L1643"><span class="lineNum">    1643</span>              : rvdff_fpga #(01+pt.ICACHE_NUM_WAYS) ifu_debug_sel_ff (.*, .clk (debug_c1_clk),</span>
<span id="L1644"><span class="lineNum">    1644</span>              :                     .clken(debug_c1_clken), .rawclk(clk),</span>
<span id="L1645"><span class="lineNum">    1645</span>              :                     .din ({ic_debug_ict_array_sel_in,</span>
<span id="L1646"><span class="lineNum">    1646</span>              :                            ic_debug_way[pt.ICACHE_NUM_WAYS-1:0]</span>
<span id="L1647"><span class="lineNum">    1647</span>              :                           }),</span>
<span id="L1648"><span class="lineNum">    1648</span>              :                     .dout({ic_debug_ict_array_sel_ff,</span>
<span id="L1649"><span class="lineNum">    1649</span>              :                            ic_debug_way_ff[pt.ICACHE_NUM_WAYS-1:0]</span>
<span id="L1650"><span class="lineNum">    1650</span>              :                            }));</span>
<span id="L1651"><span class="lineNum">    1651</span>              : </span>
<span id="L1652"><span class="lineNum">    1652</span>              : </span>
<span id="L1653"><span class="lineNum">    1653</span>              : </span>
<span id="L1654"><span class="lineNum">    1654</span>              : </span>
<span id="L1655"><span class="lineNum">    1655</span>              : assign debug_data_clken  =  ic_debug_rd_en_ff;</span>
<span id="L1656"><span class="lineNum">    1656</span>              : </span>
<span id="L1657"><span class="lineNum">    1657</span>              : </span>
<span id="L1658"><span class="lineNum">    1658</span> <span class="tlaUNC tlaBgUNC">           0 : logic ACCESS0_okay;</span></span>
<span id="L1659"><span class="lineNum">    1659</span> <span class="tlaUNC">           0 : logic ACCESS1_okay;</span></span>
<span id="L1660"><span class="lineNum">    1660</span> <span class="tlaUNC">           0 : logic ACCESS2_okay;</span></span>
<span id="L1661"><span class="lineNum">    1661</span> <span class="tlaUNC">           0 : logic ACCESS3_okay;</span></span>
<span id="L1662"><span class="lineNum">    1662</span> <span class="tlaUNC">           0 : logic ACCESS4_okay;</span></span>
<span id="L1663"><span class="lineNum">    1663</span> <span class="tlaUNC">           0 : logic ACCESS5_okay;</span></span>
<span id="L1664"><span class="lineNum">    1664</span> <span class="tlaUNC">           0 : logic ACCESS6_okay;</span></span>
<span id="L1665"><span class="lineNum">    1665</span> <span class="tlaUNC">           0 : logic ACCESS7_okay;</span></span>
<span id="L1666"><span class="lineNum">    1666</span>              : </span>
<span id="L1667"><span class="lineNum">    1667</span>              : assign ACCESS0_okay = pt.INST_ACCESS_ENABLE0 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK0)) == (pt.INST_ACCESS_ADDR0 | pt.INST_ACCESS_MASK0)); </span>
<span id="L1668"><span class="lineNum">    1668</span>              : assign ACCESS1_okay = pt.INST_ACCESS_ENABLE1 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK1)) == (pt.INST_ACCESS_ADDR1 | pt.INST_ACCESS_MASK1));</span>
<span id="L1669"><span class="lineNum">    1669</span>              : assign ACCESS2_okay = pt.INST_ACCESS_ENABLE2 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK2)) == (pt.INST_ACCESS_ADDR2 | pt.INST_ACCESS_MASK2));</span>
<span id="L1670"><span class="lineNum">    1670</span>              : assign ACCESS3_okay = pt.INST_ACCESS_ENABLE3 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK3)) == (pt.INST_ACCESS_ADDR3 | pt.INST_ACCESS_MASK3));</span>
<span id="L1671"><span class="lineNum">    1671</span>              : assign ACCESS4_okay = pt.INST_ACCESS_ENABLE4 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK4)) == (pt.INST_ACCESS_ADDR4 | pt.INST_ACCESS_MASK4));</span>
<span id="L1672"><span class="lineNum">    1672</span>              : assign ACCESS5_okay = pt.INST_ACCESS_ENABLE5 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK5)) == (pt.INST_ACCESS_ADDR5 | pt.INST_ACCESS_MASK5));</span>
<span id="L1673"><span class="lineNum">    1673</span>              : assign ACCESS6_okay = pt.INST_ACCESS_ENABLE6 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK6)) == (pt.INST_ACCESS_ADDR6 | pt.INST_ACCESS_MASK6));</span>
<span id="L1674"><span class="lineNum">    1674</span>              : assign ACCESS7_okay = pt.INST_ACCESS_ENABLE7 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK7)) == (pt.INST_ACCESS_ADDR7 | pt.INST_ACCESS_MASK7));</span>
<span id="L1675"><span class="lineNum">    1675</span>              : </span>
<span id="L1676"><span class="lineNum">    1676</span>              : </span>
<span id="L1677"><span class="lineNum">    1677</span>              : // memory protection  - equation to look identical to the LSU equation</span>
<span id="L1678"><span class="lineNum">    1678</span>              :    if (pt.PMP_ENTRIES != 0) begin : g_ifc_access_check_pmp</span>
<span id="L1679"><span class="lineNum">    1679</span>              :       assign ifc_region_acc_okay = ~ifu_pmp_error;</span>
<span id="L1680"><span class="lineNum">    1680</span>              :       assign ifc_region_acc_fault_memory_bf = ~ifc_region_acc_okay &amp; ifc_fetch_req_bf;</span>
<span id="L1681"><span class="lineNum">    1681</span>              :    end</span>
<span id="L1682"><span class="lineNum">    1682</span>              :    else begin : g_ifc_access_check</span>
<span id="L1683"><span class="lineNum">    1683</span>              :       assign ifc_region_acc_okay = (~(|{pt.INST_ACCESS_ENABLE0,pt.INST_ACCESS_ENABLE1,pt.INST_ACCESS_ENABLE2,pt.INST_ACCESS_ENABLE3,pt.INST_ACCESS_ENABLE4,pt.INST_ACCESS_ENABLE5,pt.INST_ACCESS_ENABLE6,pt.INST_ACCESS_ENABLE7}))</span>
<span id="L1684"><span class="lineNum">    1684</span>              :                                  | ACCESS0_okay</span>
<span id="L1685"><span class="lineNum">    1685</span>              :                                  | ACCESS1_okay</span>
<span id="L1686"><span class="lineNum">    1686</span>              :                                  | ACCESS2_okay</span>
<span id="L1687"><span class="lineNum">    1687</span>              :                                  | ACCESS3_okay</span>
<span id="L1688"><span class="lineNum">    1688</span>              :                                  | ACCESS4_okay</span>
<span id="L1689"><span class="lineNum">    1689</span>              :                                  | ACCESS5_okay</span>
<span id="L1690"><span class="lineNum">    1690</span>              :                                  | ACCESS6_okay</span>
<span id="L1691"><span class="lineNum">    1691</span>              :                                  | ACCESS7_okay</span>
<span id="L1692"><span class="lineNum">    1692</span>              :                                ;</span>
<span id="L1693"><span class="lineNum">    1693</span>              : </span>
<span id="L1694"><span class="lineNum">    1694</span>              :       assign ifc_region_acc_fault_memory_bf = ~ifc_iccm_access_bf &amp; ~ifc_region_acc_okay &amp; ifc_fetch_req_bf;</span>
<span id="L1695"><span class="lineNum">    1695</span>              :    end</span>
<span id="L1696"><span class="lineNum">    1696</span>              : </span>
<span id="L1697"><span class="lineNum">    1697</span>              :    assign ifc_region_acc_fault_final_bf = ifc_region_acc_fault_bf | ifc_region_acc_fault_memory_bf;</span>
<span id="L1698"><span class="lineNum">    1698</span>              : </span>
<span id="L1699"><span class="lineNum">    1699</span>              : endmodule  // el2_ifu_mem_ctl</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
