--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf
Top1.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkcam
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<0>|   -3.000(F)|    4.976(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<1>|   -2.999(F)|    4.965(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<2>|   -3.204(F)|    5.156(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<3>|   -3.266(F)|    5.210(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<4>|   -3.149(F)|    5.103(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<5>|   -3.381(F)|    5.318(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<6>|   -2.654(F)|    4.651(F)|ov7670_pclkbufmux |   0.000|
ov7670_data1<7>|   -3.227(F)|    5.178(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<0>|   -4.149(F)|    6.032(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<1>|   -3.971(F)|    5.858(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<2>|   -3.895(F)|    5.790(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<3>|   -4.123(F)|    5.997(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<4>|   -3.926(F)|    5.815(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<5>|   -4.015(F)|    5.898(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<6>|   -3.981(F)|    5.870(F)|ov7670_pclkbufmux |   0.000|
ov7670_data2<7>|   -3.699(F)|    5.611(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<0>|   -5.099(F)|    6.905(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<1>|   -4.757(F)|    6.581(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<2>|   -5.353(F)|    7.132(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<3>|   -4.805(F)|    6.623(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<4>|   -5.212(F)|    7.000(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<5>|   -5.390(F)|    7.164(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<6>|   -5.408(F)|    7.183(F)|ov7670_pclkbufmux |   0.000|
ov7670_data3<7>|   -5.422(F)|    7.195(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<0>|   -5.201(F)|    7.000(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<1>|   -5.019(F)|    6.822(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<2>|   -5.437(F)|    7.208(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<3>|   -4.986(F)|    6.791(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<4>|   -5.227(F)|    7.013(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<5>|   -4.989(F)|    6.795(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<6>|   -5.432(F)|    7.205(F)|ov7670_pclkbufmux |   0.000|
ov7670_data4<7>|   -5.429(F)|    7.202(F)|ov7670_pclkbufmux |   0.000|
ov7670_href1   |   -2.375(F)|    4.364(F)|ov7670_pclkbufmux |   0.000|
ov7670_href2   |   -3.336(F)|    5.247(F)|ov7670_pclkbufmux |   0.000|
ov7670_href3   |   -4.492(F)|    6.308(F)|ov7670_pclkbufmux |   0.000|
ov7670_href4   |   -4.894(F)|    6.683(F)|ov7670_pclkbufmux |   0.000|
ov7670_pclk1   |    3.719(R)|   -1.439(R)|clkcambuf         |   0.000|
ov7670_pclk2   |    1.335(R)|    0.751(R)|clkcambuf         |   0.000|
ov7670_pclk3   |    1.271(R)|    0.824(R)|clkcambuf         |   0.000|
ov7670_pclk4   |    1.367(R)|    0.732(R)|clkcambuf         |   0.000|
ov7670_vsync1  |   -1.804(F)|    3.850(F)|ov7670_pclkbufmux |   0.000|
ov7670_vsync2  |   -3.001(F)|    4.949(F)|ov7670_pclkbufmux |   0.000|
ov7670_vsync3  |   -4.723(F)|    6.534(F)|ov7670_pclkbufmux |   0.000|
ov7670_vsync4  |   -4.448(F)|    6.285(F)|ov7670_pclkbufmux |   0.000|
pb             |   -0.327(R)|    3.813(R)|clkcambuf         |   0.000|
sw<0>          |   -1.169(R)|    3.456(R)|clkcambuf         |   0.000|
               |   -1.612(F)|    5.806(F)|ov7670_pclkbufmux |   0.000|
sw<1>          |   -1.401(R)|    3.523(R)|clkcambuf         |   0.000|
               |   -1.777(F)|    5.849(F)|ov7670_pclkbufmux |   0.000|
sw<2>          |   -1.256(R)|    3.483(R)|clkcambuf         |   0.000|
               |   -2.889(F)|    6.197(F)|ov7670_pclkbufmux |   0.000|
sw<3>          |   -1.134(R)|    3.319(R)|clkcambuf         |   0.000|
               |   -1.975(F)|    6.478(F)|ov7670_pclkbufmux |   0.000|
---------------+------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   13.021(R)|clkcambuf         |   0.000|
ov7670_sioc2|   12.452(R)|clkcambuf         |   0.000|
ov7670_sioc3|   12.759(R)|clkcambuf         |   0.000|
ov7670_sioc4|   12.545(R)|clkcambuf         |   0.000|
ov7670_siod1|   15.499(R)|clkcambuf         |   0.000|
ov7670_siod2|   14.961(R)|clkcambuf         |   0.000|
ov7670_siod3|   15.241(R)|clkcambuf         |   0.000|
ov7670_siod4|   14.783(R)|clkcambuf         |   0.000|
ov7670_xclk1|   11.567(R)|clkcambuf         |   0.000|
ov7670_xclk2|   11.786(R)|clkcambuf         |   0.000|
ov7670_xclk3|   11.790(R)|clkcambuf         |   0.000|
ov7670_xclk4|   12.058(R)|clkcambuf         |   0.000|
vga_o_clk25 |   13.069(R)|clkcambuf         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    5.215|    2.088|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Aug 23 12:25:22 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 494 MB



