Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  7 20:20:08 2020
| Host         : DESKTOP-GSRJ7F3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ctr_top_control_sets_placed.rpt
| Design       : ctr_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              84 |           21 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------+---------------------------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal        |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------+---------------------------------------+------------------+----------------+
|  CNT_1_SET/CLK         |                             |                                       |                1 |              1 |
|  CNT_2_SET/shift_reg_0 |                             |                                       |                1 |              1 |
|  DIV_CNTR_SET/clk      |                             |                                       |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG   |                             |                                       |                3 |              3 |
|  CNT_1_SET/CLK         | STATE_SET/S3                | STATE_SET/AR[0]                       |                1 |              4 |
|  CNT_2_SET/shift_reg_0 | STATE_SET/S3                | STATE_SET/AR[0]                       |                1 |              4 |
|  CNT_3_SET/shift_reg_0 | STATE_SET/S3                | STATE_SET/AR[0]                       |                1 |              4 |
|  DIV_CLK_SET/CLK_BUFG  | STATE_SET/states[3]_i_1_n_0 |                                       |                1 |              4 |
|  DIV_CNTR_SET/clk      | STATE_SET/S3                | STATE_SET/AR[0]                       |                1 |              4 |
|  DIV_SECONDS_SET/CLK   | STATE_SET/E[0]              |                                       |                1 |              4 |
|  DIV_CLK_SET/CLK_BUFG  |                             |                                       |                8 |             26 |
|  CLK100MHZ_IBUF_BUFG   |                             | DIV_CLK_SET/clear                     |                7 |             28 |
|  CLK100MHZ_IBUF_BUFG   |                             | DIV_CNTR_SET/clk_ctr[0]_i_1__1_n_0    |                7 |             28 |
|  CLK100MHZ_IBUF_BUFG   |                             | DIV_SECONDS_SET/clk_ctr[0]_i_1__0_n_0 |                7 |             28 |
+------------------------+-----------------------------+---------------------------------------+------------------+----------------+


