 this project designed a 32-bit RISC-style microprocessor based on Harvard architecture.
 Instruction format includes: opcode, destination register, source register 1, mode selection bit, source register 2, and immediate data.
 Integrated core components: ALU, Control Unit, General Purpose Registers (GPRs), Program/Data Memory, and I/O Buffers.
 Tools: Vivado,   Languages: Verilog, SystemVerilog

 ![CPU](https://github.com/user-attachments/assets/03bedbf2-664a-4cc7-b1c7-9be898437a6a)
