[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2846823 heartbeat IPC: 3.513 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2846823 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2846823 cumulative IPC: 3.513 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11376433 heartbeat IPC: 1.172 cumulative IPC: 1.172 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18466628 heartbeat IPC: 1.41 cumulative IPC: 1.28 (Simulation time: 00 hr 02 min 50 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 26339533 heartbeat IPC: 1.27 cumulative IPC: 1.277 (Simulation time: 00 hr 03 min 55 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 33799455 heartbeat IPC: 1.34 cumulative IPC: 1.292 (Simulation time: 00 hr 04 min 55 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 30952632 cumulative IPC: 1.292 (Simulation time: 00 hr 04 min 55 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 30952632 cumulative IPC: 1.292 (Simulation time: 00 hr 04 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.292 instructions: 40000002 cycles: 30952632
CPU 0 Branch Prediction Accuracy: 95.52% MPKI: 10.13 Average ROB Occupancy at Mispredict: 47.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 8.252
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197788 HIT:     194179 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197788 HIT:     194179 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568488 HIT:     460529 MISS:     107959 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430561 HIT:     343298 MISS:      87263 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35395 HIT:      21771 MISS:      13624 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95454 HIT:      95201 MISS:        253 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        259 MISS:       6819 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.24 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3351208 HIT:    3081034 MISS:     270174 MSHR_MERGE:      70470
cpu0->cpu0_L1I LOAD         ACCESS:    3351208 HIT:    3081034 MISS:     270174 MSHR_MERGE:      70470
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.422 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13244417 HIT:   12825798 MISS:     418619 MSHR_MERGE:     145286
cpu0->cpu0_L1D LOAD         ACCESS:    7351753 HIT:    7054251 MISS:     297502 MSHR_MERGE:      66645
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884924 HIT:    5770900 MISS:     114024 MSHR_MERGE:      78626
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        647 MISS:       7093 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2963957 HIT:    2919445 MISS:      44512 MSHR_MERGE:      28639
cpu0->cpu0_ITLB LOAD         ACCESS:    2963957 HIT:    2919445 MISS:      44512 MSHR_MERGE:      28639
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.371 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12516429 HIT:   12275058 MISS:     241371 MSHR_MERGE:      59456
cpu0->cpu0_DTLB LOAD         ACCESS:   12516429 HIT:   12275058 MISS:     241371 MSHR_MERGE:      59456
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.849 cycles
cpu0->LLC TOTAL        ACCESS:     136274 HIT:     128941 MISS:       7333 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87263 HIT:      84091 MISS:       3172 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13624 HIT:      10912 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28568 HIT:      28464 MISS:        104 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6819 HIT:       5474 MISS:       1345 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        492
  ROW_BUFFER_MISS:       6737
  AVG DBUS CONGESTED CYCLE: 5.203
Channel 0 WQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:        120
  FULL:          0
Channel 0 REFRESHES ISSUED:       2579
