{"files":[{"patch":"@@ -3075,4 +3075,5 @@\n-  void uaddwv(FloatRegister Vd, FloatRegister Vn, SIMD_Arrangement Ta, FloatRegister Vm,\n-              SIMD_Arrangement Tb) {\n-    assert(Tb == T8B || Tb == T4H || Tb == T2S, \"invalid arrangement\");\n-    _xaddwv(\/* is_unsigned *\/ true, Vd, Vn, Ta, Vm, Tb);\n+#define INSN(NAME, assertion, is_unsigned)                              \\\n+  void NAME(FloatRegister Vd, FloatRegister Vn, SIMD_Arrangement Ta, FloatRegister Vm, \\\n+              SIMD_Arrangement Tb) {                                    \\\n+    assert((assertion), \"invalid arrangement\");                         \\\n+    _xaddwv(is_unsigned, Vd, Vn, Ta, Vm, Tb);                           \\\n@@ -3081,5 +3082,1 @@\n-  void uaddwv2(FloatRegister Vd, FloatRegister Vn, SIMD_Arrangement Ta, FloatRegister Vm,\n-               SIMD_Arrangement Tb) {\n-    assert(Tb == T16B || Tb == T8H || Tb == T4S, \"invalid arrangement\");\n-    _xaddwv(\/* is_unsigned *\/ true, Vd, Vn, Ta, Vm, Tb);\n-  }\n+public:\n@@ -3087,5 +3084,6 @@\n-  void saddwv(FloatRegister Vd, FloatRegister Vn, SIMD_Arrangement Ta, FloatRegister Vm,\n-              SIMD_Arrangement Tb) {\n-    assert(Tb == T8B || Tb == T4H || Tb == T2S, \"invalid arrangement\");\n-    _xaddwv(\/* is_unsigned *\/ false, Vd, Vn, Ta, Vm, Tb);\n-  }\n+  INSN(uaddwv,  Tb == T8B || Tb == T4H || Tb == T2S,  \/*is_unsigned*\/true)\n+  INSN(uaddwv2, Tb == T16B || Tb == T8H || Tb == T4S, \/*is_unsigned*\/true)\n+  INSN(saddwv,  Tb == T8B || Tb == T4H || Tb == T2S,  \/*is_unsigned*\/false)\n+  INSN(saddwv2, Tb == T16B || Tb == T8H || Tb == T4S, \/*is_unsigned*\/false)\n+\n+#undef INSN\n@@ -3093,5 +3091,0 @@\n-  void saddwv2(FloatRegister Vd, FloatRegister Vn, SIMD_Arrangement Ta, FloatRegister Vm,\n-               SIMD_Arrangement Tb) {\n-    assert(Tb == T16B || Tb == T8H || Tb == T4S, \"invalid arrangement\");\n-    _xaddwv(\/* is_unsigned *\/ false, Vd, Vn, Ta, Vm, Tb);\n-  }\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":12,"deletions":19,"binary":false,"changes":31,"status":"modified"}]}