#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1a6a700 .scope module, "ALUresta_tb" "ALUresta_tb" 2 3;
 .timescale 0 0;
P_0x1a6a1c8 .param/l "N" 2 5, +C4<011>;
v0x1a92f30_0 .var "input1", 3 0;
v0x1a93000_0 .var "input2", 3 0;
RS_0x7f82ada50828 .resolv tri, L_0x1a93e00, L_0x1a948e0, L_0x1a95310, L_0x1a95e40;
v0x1a930d0_0 .net8 "outputN", 3 0, RS_0x7f82ada50828; 4 drivers
S_0x1a63ac0 .scope module, "inst2" "ALUresta" 2 9, 3 4, S_0x1a6a700;
 .timescale 0 0;
P_0x1a3d238 .param/l "N" 3 12, +C4<011>;
v0x1a92b30_0 .net "Cin", 0 0, C4<0>; 1 drivers
v0x1a92be0_0 .net "Cout", 0 0, L_0x1a96140; 1 drivers
v0x1a92c90_0 .net "auxInput", 3 0, L_0x1a93290; 1 drivers
v0x1a92d10_0 .net "input1", 3 0, v0x1a92f30_0; 1 drivers
v0x1a92dc0_0 .net "input2", 3 0, v0x1a93000_0; 1 drivers
v0x1a92e70_0 .alias "output1", 3 0, v0x1a930d0_0;
S_0x1a926f0 .scope module, "inst1" "ALUcompA2" 3 17, 4 1, S_0x1a63ac0;
 .timescale 0 0;
P_0x1a927e8 .param/l "N" 4 5, +C4<011>;
L_0x1a93230 .functor NOT 4, v0x1a93000_0, C4<0000>, C4<0000>, C4<0000>;
v0x1a928a0_0 .net *"_s0", 3 0, L_0x1a93230; 1 drivers
v0x1a92940_0 .var "binaryOne", 3 0;
v0x1a929e0_0 .alias "input1", 3 0, v0x1a92dc0_0;
v0x1a92a80_0 .alias "output1", 3 0, v0x1a92c90_0;
L_0x1a93290 .arith/sum 4, L_0x1a93230, v0x1a92940_0;
S_0x1a63fc0 .scope module, "inst2" "ALUsuma" 3 18, 5 2, S_0x1a63ac0;
 .timescale 0 0;
P_0x1a3d328 .param/l "n" 5 3, +C4<0100>;
L_0x1a95ab0 .functor BUFZ 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x7f82ada50798/0/0 .resolv tri, L_0x1a93ea0, L_0x1a94a10, L_0x1a95430, L_0x1a95ee0;
RS_0x7f82ada50798/0/4 .resolv tri, L_0x1a95da0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_0x7f82ada50798 .resolv tri, RS_0x7f82ada50798/0/0, RS_0x7f82ada50798/0/4, C4<zzzzz>, C4<zzzzz>;
v0x1a92290_0 .net8 "C", 4 0, RS_0x7f82ada50798; 5 drivers
v0x1a92350_0 .alias "Cin", 0 0, v0x1a92b30_0;
v0x1a923f0_0 .alias "Cout", 0 0, v0x1a92be0_0;
v0x1a92490_0 .alias "S", 3 0, v0x1a930d0_0;
v0x1a92510_0 .alias "X", 3 0, v0x1a92d10_0;
v0x1a925b0_0 .alias "Y", 3 0, v0x1a92c90_0;
v0x1a92650_0 .net *"_s31", 0 0, L_0x1a95ab0; 1 drivers
L_0x1a939e0 .part RS_0x7f82ada50798, 0, 1;
L_0x1a93b10 .part v0x1a92f30_0, 0, 1;
L_0x1a93c40 .part L_0x1a93290, 0, 1;
L_0x1a93e00 .part/pv L_0x1a93450, 0, 1, 4;
L_0x1a93ea0 .part/pv L_0x1a938e0, 1, 1, 5;
L_0x1a94480 .part RS_0x7f82ada50798, 1, 1;
L_0x1a945f0 .part v0x1a92f30_0, 1, 1;
L_0x1a947b0 .part L_0x1a93290, 1, 1;
L_0x1a948e0 .part/pv L_0x1a93fa0, 1, 1, 4;
L_0x1a94a10 .part/pv L_0x1a94380, 2, 1, 5;
L_0x1a94f80 .part RS_0x7f82ada50798, 2, 1;
L_0x1a950b0 .part v0x1a92f30_0, 2, 1;
L_0x1a951e0 .part L_0x1a93290, 2, 1;
L_0x1a95310 .part/pv L_0x1a94c00, 2, 1, 4;
L_0x1a95430 .part/pv L_0x1a94e80, 3, 1, 5;
L_0x1a95980 .part RS_0x7f82ada50798, 3, 1;
L_0x1a95b40 .part v0x1a92f30_0, 3, 1;
L_0x1a95c70 .part L_0x1a93290, 3, 1;
L_0x1a95e40 .part/pv L_0x1a954d0, 3, 1, 4;
L_0x1a95ee0 .part/pv L_0x1a95880, 4, 1, 5;
L_0x1a95da0 .part/pv L_0x1a95ab0, 0, 1, 5;
L_0x1a96140 .part RS_0x7f82ada50798, 4, 1;
S_0x1a91970 .scope generate, "addbit[0]" "addbit[0]" 5 22, 5 22, S_0x1a63fc0;
 .timescale 0 0;
P_0x1a91638 .param/l "i" 5 22, +C4<00>;
S_0x1a91ae0 .scope module, "stage" "fulladder" 5 24, 6 1, S_0x1a91970;
 .timescale 0 0;
L_0x1a933f0 .functor XOR 1, L_0x1a93b10, L_0x1a93c40, C4<0>, C4<0>;
L_0x1a93450 .functor XOR 1, L_0x1a933f0, L_0x1a939e0, C4<0>, C4<0>;
L_0x1a93530 .functor AND 1, L_0x1a93b10, L_0x1a93c40, C4<1>, C4<1>;
L_0x1a93660 .functor AND 1, L_0x1a93b10, L_0x1a939e0, C4<1>, C4<1>;
L_0x1a93710 .functor AND 1, L_0x1a93c40, L_0x1a939e0, C4<1>, C4<1>;
L_0x1a93770 .functor OR 1, L_0x1a93660, L_0x1a93710, C4<0>, C4<0>;
L_0x1a938e0 .functor OR 1, L_0x1a93530, L_0x1a93770, C4<0>, C4<0>;
v0x1a91bd0_0 .net "Cin", 0 0, L_0x1a939e0; 1 drivers
v0x1a91c70_0 .net "Cout", 0 0, L_0x1a938e0; 1 drivers
v0x1a91d10_0 .net "s", 0 0, L_0x1a93450; 1 drivers
v0x1a91db0_0 .net "w1", 0 0, L_0x1a933f0; 1 drivers
v0x1a91e30_0 .net "w2", 0 0, L_0x1a93530; 1 drivers
v0x1a91ed0_0 .net "w3", 0 0, L_0x1a93660; 1 drivers
v0x1a91fb0_0 .net "w4", 0 0, L_0x1a93710; 1 drivers
v0x1a92050_0 .net "w5", 0 0, L_0x1a93770; 1 drivers
v0x1a920f0_0 .net "x", 0 0, L_0x1a93b10; 1 drivers
v0x1a92190_0 .net "y", 0 0, L_0x1a93c40; 1 drivers
S_0x1a91050 .scope generate, "addbit[1]" "addbit[1]" 5 22, 5 22, S_0x1a63fc0;
 .timescale 0 0;
P_0x1a90d18 .param/l "i" 5 22, +C4<01>;
S_0x1a911c0 .scope module, "stage" "fulladder" 5 24, 6 1, S_0x1a91050;
 .timescale 0 0;
L_0x1a93f40 .functor XOR 1, L_0x1a945f0, L_0x1a947b0, C4<0>, C4<0>;
L_0x1a93fa0 .functor XOR 1, L_0x1a93f40, L_0x1a94480, C4<0>, C4<0>;
L_0x1a94000 .functor AND 1, L_0x1a945f0, L_0x1a947b0, C4<1>, C4<1>;
L_0x1a94100 .functor AND 1, L_0x1a945f0, L_0x1a94480, C4<1>, C4<1>;
L_0x1a941b0 .functor AND 1, L_0x1a947b0, L_0x1a94480, C4<1>, C4<1>;
L_0x1a94210 .functor OR 1, L_0x1a94100, L_0x1a941b0, C4<0>, C4<0>;
L_0x1a94380 .functor OR 1, L_0x1a94000, L_0x1a94210, C4<0>, C4<0>;
v0x1a912b0_0 .net "Cin", 0 0, L_0x1a94480; 1 drivers
v0x1a91350_0 .net "Cout", 0 0, L_0x1a94380; 1 drivers
v0x1a913f0_0 .net "s", 0 0, L_0x1a93fa0; 1 drivers
v0x1a91490_0 .net "w1", 0 0, L_0x1a93f40; 1 drivers
v0x1a91510_0 .net "w2", 0 0, L_0x1a94000; 1 drivers
v0x1a915b0_0 .net "w3", 0 0, L_0x1a94100; 1 drivers
v0x1a91690_0 .net "w4", 0 0, L_0x1a941b0; 1 drivers
v0x1a91730_0 .net "w5", 0 0, L_0x1a94210; 1 drivers
v0x1a917d0_0 .net "x", 0 0, L_0x1a945f0; 1 drivers
v0x1a91870_0 .net "y", 0 0, L_0x1a947b0; 1 drivers
S_0x1a90730 .scope generate, "addbit[2]" "addbit[2]" 5 22, 5 22, S_0x1a63fc0;
 .timescale 0 0;
P_0x1a903a8 .param/l "i" 5 22, +C4<010>;
S_0x1a908a0 .scope module, "stage" "fulladder" 5 24, 6 1, S_0x1a90730;
 .timescale 0 0;
L_0x1a94ba0 .functor XOR 1, L_0x1a950b0, L_0x1a951e0, C4<0>, C4<0>;
L_0x1a94c00 .functor XOR 1, L_0x1a94ba0, L_0x1a94f80, C4<0>, C4<0>;
L_0x1a94c60 .functor AND 1, L_0x1a950b0, L_0x1a951e0, C4<1>, C4<1>;
L_0x1a94cc0 .functor AND 1, L_0x1a950b0, L_0x1a94f80, C4<1>, C4<1>;
L_0x1a94d20 .functor AND 1, L_0x1a951e0, L_0x1a94f80, C4<1>, C4<1>;
L_0x1a94d80 .functor OR 1, L_0x1a94cc0, L_0x1a94d20, C4<0>, C4<0>;
L_0x1a94e80 .functor OR 1, L_0x1a94c60, L_0x1a94d80, C4<0>, C4<0>;
v0x1a90990_0 .net "Cin", 0 0, L_0x1a94f80; 1 drivers
v0x1a90a30_0 .net "Cout", 0 0, L_0x1a94e80; 1 drivers
v0x1a90ad0_0 .net "s", 0 0, L_0x1a94c00; 1 drivers
v0x1a90b70_0 .net "w1", 0 0, L_0x1a94ba0; 1 drivers
v0x1a90bf0_0 .net "w2", 0 0, L_0x1a94c60; 1 drivers
v0x1a90c90_0 .net "w3", 0 0, L_0x1a94cc0; 1 drivers
v0x1a90d70_0 .net "w4", 0 0, L_0x1a94d20; 1 drivers
v0x1a90e10_0 .net "w5", 0 0, L_0x1a94d80; 1 drivers
v0x1a90eb0_0 .net "x", 0 0, L_0x1a950b0; 1 drivers
v0x1a90f50_0 .net "y", 0 0, L_0x1a951e0; 1 drivers
S_0x1a65470 .scope generate, "addbit[3]" "addbit[3]" 5 22, 5 22, S_0x1a63fc0;
 .timescale 0 0;
P_0x1a3c1c8 .param/l "i" 5 22, +C4<011>;
S_0x1a651b0 .scope module, "stage" "fulladder" 5 24, 6 1, S_0x1a65470;
 .timescale 0 0;
L_0x1a94b40 .functor XOR 1, L_0x1a95b40, L_0x1a95c70, C4<0>, C4<0>;
L_0x1a954d0 .functor XOR 1, L_0x1a94b40, L_0x1a95980, C4<0>, C4<0>;
L_0x1a95530 .functor AND 1, L_0x1a95b40, L_0x1a95c70, C4<1>, C4<1>;
L_0x1a95630 .functor AND 1, L_0x1a95b40, L_0x1a95980, C4<1>, C4<1>;
L_0x1a956e0 .functor AND 1, L_0x1a95c70, L_0x1a95980, C4<1>, C4<1>;
L_0x1a95740 .functor OR 1, L_0x1a95630, L_0x1a956e0, C4<0>, C4<0>;
L_0x1a95880 .functor OR 1, L_0x1a95530, L_0x1a95740, C4<0>, C4<0>;
v0x1a64ec0_0 .net "Cin", 0 0, L_0x1a95980; 1 drivers
v0x1a90090_0 .net "Cout", 0 0, L_0x1a95880; 1 drivers
v0x1a90130_0 .net "s", 0 0, L_0x1a954d0; 1 drivers
v0x1a901d0_0 .net "w1", 0 0, L_0x1a94b40; 1 drivers
v0x1a90280_0 .net "w2", 0 0, L_0x1a95530; 1 drivers
v0x1a90320_0 .net "w3", 0 0, L_0x1a95630; 1 drivers
v0x1a90400_0 .net "w4", 0 0, L_0x1a956e0; 1 drivers
v0x1a904a0_0 .net "w5", 0 0, L_0x1a95740; 1 drivers
v0x1a90590_0 .net "x", 0 0, L_0x1a95b40; 1 drivers
v0x1a90630_0 .net "y", 0 0, L_0x1a95c70; 1 drivers
    .scope S_0x1a926f0;
T_0 ;
    %movi 8, 1, 4;
    %set/v v0x1a92940_0, 8, 4;
    %end;
    .thread T_0;
    .scope S_0x1a6a700;
T_1 ;
    %vpi_call 2 12 "$monitor", "Inputs: %b    %b\012Output: %b", v0x1a92f30_0, v0x1a93000_0, v0x1a930d0_0;
    %set/v v0x1a92f30_0, 0, 4;
    %movi 8, 3, 4;
    %set/v v0x1a93000_0, 8, 4;
    %delay 10, 0;
    %movi 8, 10, 4;
    %set/v v0x1a92f30_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1a93000_0, 8, 4;
    %delay 10, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ALUresta_tb.v";
    "./ALUresta.v";
    "./ALUcompA2.v";
    "./ALUsuma.v";
    "./fulladder.v";
