# compile verilog/system verilog design source files
verilog xil_defaultlib  "timer_sim_time_impl.v"
verilog xil_defaultlib  "../../../../lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v"
verilog xil_defaultlib  "../../../../lab_fin_check.srcs/sim_1/new/timer_sim.v"

# Do not sort compile order
nosort
