=========================================================================================================
Auto created by Tang Dynasty v5.6.53426
Copyright (c) 2012-2022 Anlogic
Fri Jul  8 10:27:44 2022
=========================================================================================================


Top Model:                SDR_Pad                                                         
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../../pin/timing_cons.sdc                                    
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: adc_clkl                                                 
Clock = adc_clkl, period 62.5ns, rising at 0ns, falling at 31.25ns

6 endpoints analyzed totally, and 74 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 2.23ns
---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/mult0_syn_1 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     60.270 ns                                                       
 Start Point:             u_logic/Glphu6_syn_4650.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[8] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.878ns  (logic 0.146ns, net 1.732ns, 7% logic)                 
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Glphu6_syn_4650.clk (differentiator/clk)            net                     2.276       2.276      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_4650.q[0]                                clk2q                   0.146 r     2.422
 differentiator/mult0_syn_1.b[8] (differentiator/XQ0[8])     net  (fanout = 1)       1.732 r     4.154      ../../../rtl/differentiator01.v(15)
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       4.154
 Arrival time                                                                        4.154                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.857       1.857      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.357
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.257
 clock uncertainty                                                                  -0.000      64.257
 clock recovergence pessimism                                                        0.167      64.424
 Required time                                                                      64.424            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              60.270ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     60.889 ns                                                       
 Start Point:             u_logic/Qbfpw6[0]_syn_169.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[4] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.259ns  (logic 0.146ns, net 1.113ns, 11% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Qbfpw6[0]_syn_169.clk (differentiator/clk)          net                     2.276       2.276      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Qbfpw6[0]_syn_169.q[1]                              clk2q                   0.146 r     2.422
 differentiator/mult0_syn_1.b[4] (differentiator/XQ0[4])     net  (fanout = 1)       1.113 r     3.535      ../../../rtl/differentiator01.v(15)
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       3.535
 Arrival time                                                                        3.535                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.857       1.857      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.357
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.257
 clock uncertainty                                                                  -0.000      64.257
 clock recovergence pessimism                                                        0.167      64.424
 Required time                                                                      64.424            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              60.889ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     61.237 ns                                                       
 Start Point:             differentiator/reg2_syn_50.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[6] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         0.911ns  (logic 0.146ns, net 0.765ns, 16% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg2_syn_50.clk (differentiator/clk)         net                     2.276       2.276      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 differentiator/reg2_syn_50.q[0]                             clk2q                   0.146 r     2.422
 differentiator/mult0_syn_1.b[6] (differentiator/XQ0[6])     net  (fanout = 1)       0.765 r     3.187      ../../../rtl/differentiator01.v(15)
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       3.187
 Arrival time                                                                        3.187                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.857       1.857      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.357
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.257
 clock uncertainty                                                                  -0.000      64.257
 clock recovergence pessimism                                                        0.167      64.424
 Required time                                                                      64.424            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              61.237ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/mult1_syn_1 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     60.327 ns                                                       
 Start Point:             u_logic/Glphu6_syn_4654.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[14] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.749ns  (logic 0.146ns, net 1.603ns, 8% logic)                 
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Glphu6_syn_4654.clk (differentiator/clk)            net                     2.276       2.276      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_4654.q[0]                                clk2q                   0.146 r     2.422
 differentiator/mult1_syn_1.b[14] (differentiator/XI0[9])    net  (fanout = 9)       1.603 r     4.025      ../../../rtl/differentiator01.v(15)
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       4.025
 Arrival time                                                                        4.025                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.857       1.857      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.357
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.257
 clock uncertainty                                                                  -0.000      64.257
 clock recovergence pessimism                                                        0.095      64.352
 Required time                                                                      64.352            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              60.327ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     60.327 ns                                                       
 Start Point:             u_logic/Glphu6_syn_4654.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[15] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.749ns  (logic 0.146ns, net 1.603ns, 8% logic)                 
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Glphu6_syn_4654.clk (differentiator/clk)            net                     2.276       2.276      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_4654.q[0]                                clk2q                   0.146 r     2.422
 differentiator/mult1_syn_1.b[15] (differentiator/XI0[9])    net  (fanout = 9)       1.603 r     4.025      ../../../rtl/differentiator01.v(15)
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       4.025
 Arrival time                                                                        4.025                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.857       1.857      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.357
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.257
 clock uncertainty                                                                  -0.000      64.257
 clock recovergence pessimism                                                        0.095      64.352
 Required time                                                                      64.352            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              60.327ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     60.601 ns                                                       
 Start Point:             u_logic/Qijpw6_reg_syn_455.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[0] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.547ns  (logic 0.146ns, net 1.401ns, 9% logic)                 
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Qijpw6_reg_syn_455.clk (differentiator/clk)         net                     2.276       2.276      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_455.q[0]                             clk2q                   0.146 r     2.422
 differentiator/mult1_syn_1.b[0] (differentiator/XI0[0])     net  (fanout = 1)       1.401 r     3.823      ../../../rtl/differentiator01.v(15)
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       3.823
 Arrival time                                                                        3.823                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.857       1.857      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.357
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.257
 clock uncertainty                                                                  -0.000      64.257
 clock recovergence pessimism                                                        0.167      64.424
 Required time                                                                      64.424            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              60.601ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/filter_clk_r_reg_syn_10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     61.451 ns                                                       
 Start Point:             differentiator/filter_clk_r_reg_syn_10.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/filter_clk_r_reg_syn_10.d[0] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         0.933ns  (logic 0.460ns, net 0.473ns, 49% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.276       2.276      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 differentiator/filter_clk_r_reg_syn_10.q[0]                 clk2q                   0.146 r     2.422
 differentiator/filter_clk_r_reg_syn_10.d[0] (differentiator/filter/CLK) net  (fanout = 2)       0.473 r     2.895      ../../../rtl/filter.v(2)
 differentiator/filter_clk_r_reg_syn_10                      path2reg0 (LUT2)        0.314       3.209
 Arrival time                                                                        3.209                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.545
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      64.429
 clock uncertainty                                                                  -0.000      64.429
 clock recovergence pessimism                                                        0.231      64.660
 Required time                                                                      64.660            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              61.451ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point differentiator/mult0_syn_1 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.354 ns                                                        
 Start Point:             differentiator/reg2_syn_53.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[5] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.334ns  (logic 0.109ns, net 0.225ns, 32% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg2_syn_53.clk (differentiator/clk)         net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 differentiator/reg2_syn_53.q[1]                             clk2q                   0.109 r     2.047
 differentiator/mult0_syn_1.b[5] (differentiator/XQ0[5])     net  (fanout = 1)       0.225 r     2.272      ../../../rtl/differentiator01.v(15)
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       2.272
 Arrival time                                                                        2.272                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.965       1.965      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       1.965
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.065
 clock uncertainty                                                                   0.000       2.065
 clock recovergence pessimism                                                       -0.147       1.918
 Required time                                                                       1.918            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.354ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.406 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_3797.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[13] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.386ns  (logic 0.109ns, net 0.277ns, 28% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_3797.clk (differentiator/clk)        net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_3797.q[0]                            clk2q                   0.109 r     2.047
 differentiator/mult0_syn_1.b[13] (differentiator/XQ0[9])    net  (fanout = 9)       0.277 r     2.324      ../../../rtl/differentiator01.v(15)
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       2.324
 Arrival time                                                                        2.324                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.965       1.965      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       1.965
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.065
 clock uncertainty                                                                   0.000       2.065
 clock recovergence pessimism                                                       -0.147       1.918
 Required time                                                                       1.918            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.406ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.406 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_3797.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[12] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.386ns  (logic 0.109ns, net 0.277ns, 28% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_3797.clk (differentiator/clk)        net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_3797.q[0]                            clk2q                   0.109 r     2.047
 differentiator/mult0_syn_1.b[12] (differentiator/XQ0[9])    net  (fanout = 9)       0.277 r     2.324      ../../../rtl/differentiator01.v(15)
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       2.324
 Arrival time                                                                        2.324                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.965       1.965      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       1.965
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.065
 clock uncertainty                                                                   0.000       2.065
 clock recovergence pessimism                                                       -0.147       1.918
 Required time                                                                       1.918            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.406ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/mult1_syn_1 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.460 ns                                                        
 Start Point:             u_logic/Glphu6_syn_4652.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[6] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.440ns  (logic 0.109ns, net 0.331ns, 24% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Glphu6_syn_4652.clk (differentiator/clk)            net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_4652.q[0]                                clk2q                   0.109 r     2.047
 differentiator/mult1_syn_1.b[6] (differentiator/XI0[6])     net  (fanout = 1)       0.331 r     2.378      ../../../rtl/differentiator01.v(15)
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       2.378
 Arrival time                                                                        2.378                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.965       1.965      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       1.965
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.065
 clock uncertainty                                                                   0.000       2.065
 clock recovergence pessimism                                                       -0.147       1.918
 Required time                                                                       1.918            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.460ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.497 ns                                                        
 Start Point:             u_logic/Bfjpw6_reg_syn_3793.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[4] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.477ns  (logic 0.109ns, net 0.368ns, 22% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_3793.clk (differentiator/clk)        net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_3793.q[0]                            clk2q                   0.109 r     2.047
 differentiator/mult1_syn_1.b[4] (differentiator/XI0[4])     net  (fanout = 1)       0.368 r     2.415      ../../../rtl/differentiator01.v(15)
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       2.415
 Arrival time                                                                        2.415                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.965       1.965      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       1.965
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.065
 clock uncertainty                                                                   0.000       2.065
 clock recovergence pessimism                                                       -0.147       1.918
 Required time                                                                       1.918            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.497ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.567 ns                                                        
 Start Point:             u_logic/P8phu6_syn_428.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[2] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.547ns  (logic 0.109ns, net 0.438ns, 19% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/P8phu6_syn_428.clk (differentiator/clk)             net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/P8phu6_syn_428.q[0]                                 clk2q                   0.109 r     2.047
 differentiator/mult1_syn_1.b[2] (differentiator/XI0[2])     net  (fanout = 1)       0.438 r     2.485      ../../../rtl/differentiator01.v(15)
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       2.485
 Arrival time                                                                        2.485                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.965       1.965      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       1.965
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.065
 clock uncertainty                                                                   0.000       2.065
 clock recovergence pessimism                                                       -0.147       1.918
 Required time                                                                       1.918            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.567ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/filter_clk_r_reg_syn_10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.586 ns                                                        
 Start Point:             differentiator/filter_clk_r_reg_syn_10.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/filter_clk_r_reg_syn_10.d[0] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.647ns  (logic 0.325ns, net 0.322ns, 50% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 differentiator/filter_clk_r_reg_syn_10.q[0]                 clk2q                   0.109 r     2.047
 differentiator/filter_clk_r_reg_syn_10.d[0] (differentiator/filter/CLK) net  (fanout = 2)       0.322 r     2.369      ../../../rtl/filter.v(2)
 differentiator/filter_clk_r_reg_syn_10                      path2reg0 (LUT2)        0.216       2.585
 Arrival time                                                                        2.585                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.130       2.130      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.191
 clock uncertainty                                                                   0.000       2.191
 clock recovergence pessimism                                                       -0.192       1.999
 Required time                                                                       1.999            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.586ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: filter_clkl                                              
Clock = filter_clkl, period 2000ns, rising at 0ns, falling at 1000ns

1080 endpoints analyzed totally, and more than 2000000000 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 1947.49ns
---------------------------------------------------------------------------------------------------------

Paths for end point SNR_reader/reg3_syn_105 (312 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     52.514 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_105.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.508ns  (logic 6.447ns, net 6.061ns, 51% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.fx[0]                           cell (ADDER)            0.387 r     9.545
 SNR_reader/add1_syn_95.e[1] (differentiator/temp3[12])      net  (fanout = 2)       2.530 r    12.075      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_95.fco                                  cell (ADDER)            0.715 r    12.790
 SNR_reader/add1_syn_96.fci (SNR_reader/add1_syn_80)         net  (fanout = 1)       0.000 f    12.790      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.132 r    12.922
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.922      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.054
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.054      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fx[1]                                cell (ADDER)            0.453 r    13.507
 SNR_reader/reg3_syn_105.d[1] (SNR_reader/un_filtered_sum_b1[14]) net  (fanout = 1)       0.754 r    14.261      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_105                                     path2reg1 (LUT2)        0.314      14.575
 Arrival time                                                                       14.575                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_105.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.514ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     52.519 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_105.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.503ns  (logic 6.258ns, net 6.245ns, 50% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.f[0]                            cell (ADDER)            0.198 r     9.356
 SNR_reader/add1_syn_95.d[1] (differentiator/temp3[11])      net  (fanout = 2)       2.714 r    12.070      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_95.fco                                  cell (ADDER)            0.715 r    12.785
 SNR_reader/add1_syn_96.fci (SNR_reader/add1_syn_80)         net  (fanout = 1)       0.000 f    12.785      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.132 r    12.917
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.917      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.049
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.049      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fx[1]                                cell (ADDER)            0.453 r    13.502
 SNR_reader/reg3_syn_105.d[1] (SNR_reader/un_filtered_sum_b1[14]) net  (fanout = 1)       0.754 r    14.256      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_105                                     path2reg1 (LUT2)        0.314      14.570
 Arrival time                                                                       14.570                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_105.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.519ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     52.541 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_105.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.481ns  (logic 6.447ns, net 6.034ns, 51% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.fx[1]                           cell (ADDER)            0.453 r     9.611
 SNR_reader/add1_syn_96.e[0] (differentiator/temp3[14])      net  (fanout = 2)       2.503 r    12.114      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.781 r    12.895
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.895      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.027
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.027      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fx[1]                                cell (ADDER)            0.453 r    13.480
 SNR_reader/reg3_syn_105.d[1] (SNR_reader/un_filtered_sum_b1[14]) net  (fanout = 1)       0.754 r    14.234      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_105                                     path2reg1 (LUT2)        0.314      14.548
 Arrival time                                                                       14.548                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_105.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.541ns          

---------------------------------------------------------------------------------------------------------

Paths for end point SNR_reader/reg3_syn_108 (312 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     52.671 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_108.d[0] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.351ns  (logic 6.438ns, net 5.913ns, 52% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.fx[0]                           cell (ADDER)            0.387 r     9.545
 SNR_reader/add1_syn_95.e[1] (differentiator/temp3[12])      net  (fanout = 2)       2.530 r    12.075      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_95.fco                                  cell (ADDER)            0.715 r    12.790
 SNR_reader/add1_syn_96.fci (SNR_reader/add1_syn_80)         net  (fanout = 1)       0.000 f    12.790      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.132 r    12.922
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.922      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.054
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.054      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fx[0]                                cell (ADDER)            0.387 r    13.441
 SNR_reader/reg3_syn_108.d[0] (SNR_reader/un_filtered_sum_b1[12]) net  (fanout = 1)       0.606 r    14.047      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_108                                     path2reg0 (LUT2)        0.371      14.418
 Arrival time                                                                       14.418                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_108.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.671ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     52.676 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_108.d[0] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.346ns  (logic 6.249ns, net 6.097ns, 50% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.f[0]                            cell (ADDER)            0.198 r     9.356
 SNR_reader/add1_syn_95.d[1] (differentiator/temp3[11])      net  (fanout = 2)       2.714 r    12.070      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_95.fco                                  cell (ADDER)            0.715 r    12.785
 SNR_reader/add1_syn_96.fci (SNR_reader/add1_syn_80)         net  (fanout = 1)       0.000 f    12.785      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.132 r    12.917
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.917      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.049
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.049      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fx[0]                                cell (ADDER)            0.387 r    13.436
 SNR_reader/reg3_syn_108.d[0] (SNR_reader/un_filtered_sum_b1[12]) net  (fanout = 1)       0.606 r    14.042      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_108                                     path2reg0 (LUT2)        0.371      14.413
 Arrival time                                                                       14.413                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_108.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.676ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     52.698 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_108.d[0] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.324ns  (logic 6.438ns, net 5.886ns, 52% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.fx[1]                           cell (ADDER)            0.453 r     9.611
 SNR_reader/add1_syn_96.e[0] (differentiator/temp3[14])      net  (fanout = 2)       2.503 r    12.114      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.781 r    12.895
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.895      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.027
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.027      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fx[0]                                cell (ADDER)            0.387 r    13.414
 SNR_reader/reg3_syn_108.d[0] (SNR_reader/un_filtered_sum_b1[12]) net  (fanout = 1)       0.606 r    14.020      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_108                                     path2reg0 (LUT2)        0.371      14.391
 Arrival time                                                                       14.391                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_108.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.698ns          

---------------------------------------------------------------------------------------------------------

Paths for end point SNR_reader/reg3_syn_111 (312 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     52.685 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_111.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.337ns  (logic 6.570ns, net 5.767ns, 53% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.fx[0]                           cell (ADDER)            0.387 r     9.545
 SNR_reader/add1_syn_95.e[1] (differentiator/temp3[12])      net  (fanout = 2)       2.530 r    12.075      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_95.fco                                  cell (ADDER)            0.715 r    12.790
 SNR_reader/add1_syn_96.fci (SNR_reader/add1_syn_80)         net  (fanout = 1)       0.000 f    12.790      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.132 r    12.922
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.922      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.054
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.054      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fco                                  cell (ADDER)            0.132 r    13.186
 SNR_reader/add1_syn_99.fci (SNR_reader/add1_syn_92)         net  (fanout = 1)       0.000 f    13.186      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_99.fx[0]                                cell (ADDER)            0.387 r    13.573
 SNR_reader/reg3_syn_111.d[1] (SNR_reader/un_filtered_sum_b1[16]) net  (fanout = 1)       0.460 r    14.033      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_111                                     path2reg1 (LUT2)        0.371      14.404
 Arrival time                                                                       14.404                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_111.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.685ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     52.690 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_111.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.332ns  (logic 6.381ns, net 5.951ns, 51% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.f[0]                            cell (ADDER)            0.198 r     9.356
 SNR_reader/add1_syn_95.d[1] (differentiator/temp3[11])      net  (fanout = 2)       2.714 r    12.070      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_95.fco                                  cell (ADDER)            0.715 r    12.785
 SNR_reader/add1_syn_96.fci (SNR_reader/add1_syn_80)         net  (fanout = 1)       0.000 f    12.785      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.132 r    12.917
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.917      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.049
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.049      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fco                                  cell (ADDER)            0.132 r    13.181
 SNR_reader/add1_syn_99.fci (SNR_reader/add1_syn_92)         net  (fanout = 1)       0.000 f    13.181      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_99.fx[0]                                cell (ADDER)            0.387 r    13.568
 SNR_reader/reg3_syn_111.d[1] (SNR_reader/un_filtered_sum_b1[16]) net  (fanout = 1)       0.460 r    14.028      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_111                                     path2reg1 (LUT2)        0.371      14.399
 Arrival time                                                                       14.399                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_111.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.690ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     52.712 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_111.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         12.310ns  (logic 6.570ns, net 5.740ns, 53% logic)               
 Logic Levels:            6 ( ADDER=5 LUT2=1 )                                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.067       2.067      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.067
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[9]                             clk2q                   3.433 r     5.500
 differentiator/sub0_syn_106.a[1] (differentiator/temp2[9])  net  (fanout = 1)       2.777 r     8.277      ../../../rtl/differentiator01.v(16)
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.881 r     9.158
 differentiator/sub0_syn_107.fci (differentiator/sub0_syn_94) net  (fanout = 1)       0.000 f     9.158      ../../../rtl/differentiator01.v(48)
 differentiator/sub0_syn_107.fx[1]                           cell (ADDER)            0.453 r     9.611
 SNR_reader/add1_syn_96.e[0] (differentiator/temp3[14])      net  (fanout = 2)       2.503 r    12.114      ../../../rtl/differentiator01.v(16)
 SNR_reader/add1_syn_96.fco                                  cell (ADDER)            0.781 r    12.895
 SNR_reader/add1_syn_97.fci (SNR_reader/add1_syn_84)         net  (fanout = 1)       0.000 f    12.895      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.132 r    13.027
 SNR_reader/add1_syn_98.fci (SNR_reader/add1_syn_88)         net  (fanout = 1)       0.000 f    13.027      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_98.fco                                  cell (ADDER)            0.132 r    13.159
 SNR_reader/add1_syn_99.fci (SNR_reader/add1_syn_92)         net  (fanout = 1)       0.000 f    13.159      ../../../rtl/SNR/SNR_reader.v(28)
 SNR_reader/add1_syn_99.fx[0]                                cell (ADDER)            0.387 r    13.546
 SNR_reader/reg3_syn_111.d[1] (SNR_reader/un_filtered_sum_b1[16]) net  (fanout = 1)       0.460 r    14.006      ../../../rtl/SNR/SNR_reader.v(9)
 SNR_reader/reg3_syn_111                                     path2reg1 (LUT2)        0.371      14.377
 Arrival time                                                                       14.377                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.045       2.045      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.176                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.176      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.176                    
 SNR_reader/reg3_syn_111.clk (differentiator/filter/CLK_syn_10) net                     2.434       4.610      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.110
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      66.994
 clock uncertainty                                                                  -0.000      66.994
 clock recovergence pessimism                                                        0.095      67.089
 Required time                                                                      67.089            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              52.712ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ethernet/fifo1/fifo_inst_syn_2 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.205 ns                                                        
 Start Point:             ledwater/empty_flag1_syn_7.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo1/fifo_inst_syn_2.dia[6] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.450ns  (logic 0.109ns, net 0.341ns, 24% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.050                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.050      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.050                    
 ledwater/empty_flag1_syn_7.clk (differentiator/filter/CLK_syn_10) net                     2.235       4.285      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.285
---------------------------------------------------------------------------------------------------------
 ledwater/empty_flag1_syn_7.q[0]                             clk2q                   0.109 r     4.394
 ethernet/fifo1/fifo_inst_syn_2.dia[6] (ethernet/counter_fifo/addr[3]) net  (fanout = 2)       0.341 r     4.735      ../../../rtl/ethernet/counter_test.v(4)
 ethernet/fifo1/fifo_inst_syn_2                              path2reg (FIFO)         0.000       4.735
 Arrival time                                                                        4.735                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.130       2.130      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.253                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.253      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.253                    
 ethernet/fifo1/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.455       4.708      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.708
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.908
 clock uncertainty                                                                   0.000       4.908
 clock recovergence pessimism                                                       -0.378       4.530
 Required time                                                                       4.530            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.205ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.357 ns                                                        
 Start Point:             ledwater/full_flag1_syn_7.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo1/fifo_inst_syn_2.dia[5] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.602ns  (logic 0.109ns, net 0.493ns, 18% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.050                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.050      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.050                    
 ledwater/full_flag1_syn_7.clk (differentiator/filter/CLK_syn_10) net                     2.235       4.285      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.285
---------------------------------------------------------------------------------------------------------
 ledwater/full_flag1_syn_7.q[0]                              clk2q                   0.109 r     4.394
 ethernet/fifo1/fifo_inst_syn_2.dia[5] (ethernet/counter_fifo/addr[2]) net  (fanout = 3)       0.493 r     4.887      ../../../rtl/ethernet/counter_test.v(4)
 ethernet/fifo1/fifo_inst_syn_2                              path2reg (FIFO)         0.000       4.887
 Arrival time                                                                        4.887                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.130       2.130      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.253                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.253      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.253                    
 ethernet/fifo1/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.455       4.708      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.708
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.908
 clock uncertainty                                                                   0.000       4.908
 clock recovergence pessimism                                                       -0.378       4.530
 Required time                                                                       4.530            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.357ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.382 ns                                                        
 Start Point:             Printer/reg3_syn_130.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo1/fifo_inst_syn_2.dia[4] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.627ns  (logic 0.109ns, net 0.518ns, 17% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.050                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.050      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.050                    
 Printer/reg3_syn_130.clk (differentiator/filter/CLK_syn_10) net                     2.235       4.285      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.285
---------------------------------------------------------------------------------------------------------
 Printer/reg3_syn_130.q[0]                                   clk2q                   0.109 r     4.394
 ethernet/fifo1/fifo_inst_syn_2.dia[4] (ethernet/counter_fifo/addr[1]) net  (fanout = 4)       0.518 r     4.912      ../../../rtl/ethernet/counter_test.v(4)
 ethernet/fifo1/fifo_inst_syn_2                              path2reg (FIFO)         0.000       4.912
 Arrival time                                                                        4.912                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.130       2.130      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.253                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.253      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.253                    
 ethernet/fifo1/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.455       4.708      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.708
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.908
 clock uncertainty                                                                   0.000       4.908
 clock recovergence pessimism                                                       -0.378       4.530
 Required time                                                                       4.530            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.382ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/fifo2/fifo_inst_syn_2 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.255 ns                                                        
 Start Point:             differentiator/filter/reg0_syn_67.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo2/fifo_inst_syn_2.dia[3] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.500ns  (logic 0.109ns, net 0.391ns, 21% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.050                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.050      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.050                    
 differentiator/filter/reg0_syn_67.clk (differentiator/filter/CLK_syn_10) net                     2.235       4.285      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.285
---------------------------------------------------------------------------------------------------------
 differentiator/filter/reg0_syn_67.q[0]                      clk2q                   0.109 r     4.394
 ethernet/fifo2/fifo_inst_syn_2.dia[3] (differentiator/filtered[13]) net  (fanout = 3)       0.391 r     4.785      ../../../rtl/differentiator01.v(18)
 ethernet/fifo2/fifo_inst_syn_2                              path2reg (FIFO)         0.000       4.785
 Arrival time                                                                        4.785                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.130       2.130      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.253                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.253      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.253                    
 ethernet/fifo2/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.455       4.708      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.708
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.908
 clock uncertainty                                                                   0.000       4.908
 clock recovergence pessimism                                                       -0.378       4.530
 Required time                                                                       4.530            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.255ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.338 ns                                                        
 Start Point:             differentiator/filter/reg0_syn_70.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo2/fifo_inst_syn_2.dia[5] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.583ns  (logic 0.109ns, net 0.474ns, 18% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.050                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.050      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.050                    
 differentiator/filter/reg0_syn_70.clk (differentiator/filter/CLK_syn_10) net                     2.235       4.285      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.285
---------------------------------------------------------------------------------------------------------
 differentiator/filter/reg0_syn_70.q[1]                      clk2q                   0.109 r     4.394
 ethernet/fifo2/fifo_inst_syn_2.dia[5] (differentiator/filtered[15]) net  (fanout = 3)       0.474 r     4.868      ../../../rtl/differentiator01.v(18)
 ethernet/fifo2/fifo_inst_syn_2                              path2reg (FIFO)         0.000       4.868
 Arrival time                                                                        4.868                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.130       2.130      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.253                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.253      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.253                    
 ethernet/fifo2/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.455       4.708      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.708
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.908
 clock uncertainty                                                                   0.000       4.908
 clock recovergence pessimism                                                       -0.378       4.530
 Required time                                                                       4.530            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.338ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.338 ns                                                        
 Start Point:             differentiator/filter/reg0_syn_67.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo2/fifo_inst_syn_2.dia[0] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.583ns  (logic 0.109ns, net 0.474ns, 18% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.050                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.050      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.050                    
 differentiator/filter/reg0_syn_67.clk (differentiator/filter/CLK_syn_10) net                     2.235       4.285      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.285
---------------------------------------------------------------------------------------------------------
 differentiator/filter/reg0_syn_67.q[1]                      clk2q                   0.109 r     4.394
 ethernet/fifo2/fifo_inst_syn_2.dia[0] (differentiator/filtered[10]) net  (fanout = 3)       0.474 r     4.868      ../../../rtl/differentiator01.v(18)
 ethernet/fifo2/fifo_inst_syn_2                              path2reg (FIFO)         0.000       4.868
 Arrival time                                                                        4.868                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.130       2.130      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.253                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.253      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.253                    
 ethernet/fifo2/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.455       4.708      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.708
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       4.908
 clock uncertainty                                                                   0.000       4.908
 clock recovergence pessimism                                                       -0.378       4.530
 Required time                                                                       4.530            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.338ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/filter/reg8_syn_48 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             differentiator/filter/reg7_syn_48.clk (rising edge triggered by clock filter_clkl)
 End Point:               differentiator/filter/reg8_syn_48.mi[0] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     1.938       1.938      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.050                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.050      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.050                    
 differentiator/filter/reg7_syn_48.clk (differentiator/filter/CLK_syn_10) net                     2.235       4.285      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.285
---------------------------------------------------------------------------------------------------------
 differentiator/filter/reg7_syn_48.q[1]                      clk2q                   0.109 r     4.394
 differentiator/filter/reg8_syn_48.mi[0] (differentiator/filter/delay_pipeline16[2]) net  (fanout = 1)       0.216 r     4.610      ../../../rtl/filter.v(23)
 differentiator/filter/reg8_syn_48                           path2reg0               0.095       4.705
 Arrival time                                                                        4.705                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.130       2.130      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.253                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.253      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.253                    
 differentiator/filter/reg8_syn_48.clk (differentiator/filter/CLK_syn_10) net                     2.455       4.708      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.708
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       4.769
 clock uncertainty                                                                   0.000       4.769
 clock recovergence pessimism                                                       -0.378       4.391
 Required time                                                                       4.391            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 differentiator/filter/mult32_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult30_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult25_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult11_syn_3.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult15_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult21_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult29_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult2_syn_3.clk             min period     2000.000         3.414        1996.586   
 differentiator/filter/mult19_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult22_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult17_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult16_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult27_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult26_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult0_syn_1.clk             min period     2000.000         3.414        1996.586   
 differentiator/filter/mult18_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult20_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult14_syn_3.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult23_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult31_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult28_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult13_syn_3.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult4_syn_3.clk             min period     2000.000         3.414        1996.586   
 differentiator/filter/mult1_syn_3.clk             min period     2000.000         3.414        1996.586   
 ethernet/fifo2/fifo_inst_syn_2.clkw               min period     2000.000         3.300        1996.700   
 ethernet/fifo1/fifo_inst_syn_2.clkw               min period     2000.000         3.300        1996.700   

=========================================================================================================
Timing constraint:        clock: clk                                                      
Clock = clk, period 20ns, rising at 0ns, falling at 10ns

11730 endpoints analyzed totally, and more than 2000000000 paths analyzed
9 errors detected : 9 setup errors (TNS = -661.437), 0 hold errors (TNS = 0.000)
Minimum period is 58.327ns
---------------------------------------------------------------------------------------------------------

Paths for end point pwm_dac/reg2_syn_63 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -38.327 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/reg2_syn_63.a[1] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.147ns  (logic 33.112ns, net 25.035ns, 56% logic)             
 Logic Levels:            62 ( ADDER=42 LUT2=9 LUT3=8 LUT5=3 )                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n407_syn_44.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.643 r    20.448                    
 pwm_dac/idx_b4_n407_syn_44.f[1]                             cell (LUT5)             0.262 r    20.710
 pwm_dac/idx[2]_syn_183.a[1] (pwm_dac/idx_b4_n155)           net  (fanout = 3)       0.468 r    21.178                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.627 r    21.805
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.805      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.878
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.878      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.951
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.951      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.024
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.024      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.379
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.875                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.137
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.894                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.521
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.521      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.594
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.594      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.667
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.667      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.022
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.518                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.780
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.236                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.942
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.942      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    27.015
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    27.015      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.088
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.088      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.161
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.161      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.516
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.156                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.418
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.021                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.727
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.727                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.082
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.754                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.087
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.760                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.466
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.466                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.539
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.539                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.894
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.586                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.406                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.112
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.112                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.185
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.185                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.258
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.258                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.404
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.404                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.477
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.477                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.621
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.354                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.559
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.029                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.735                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.808                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.881
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.881                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.954
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.954                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.027
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.027                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.100
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.100                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.455
 pwm_dac/idx_b4_n414_syn_23.d[0] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.963                    
 pwm_dac/idx_b4_n414_syn_23.f[0]                             cell (LUT2)             0.262 r    39.225
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.a[0] (pwm_dac/idx_b4_n310) net  (fanout = 3)       0.672 r    39.897                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.fco          cell (ADDER)            0.706 r    40.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2983) net  (fanout = 1)       0.000 f    40.603                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.073 r    40.676
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.676                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.749
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.749                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.822
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.822                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.895
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.895                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.968
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.968                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.041
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.041                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.185
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.887                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.149
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.764                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.470
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.470                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.543
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.543                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.616
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.616                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.689
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.689                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.762                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.835
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.835                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.908
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.908                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.263
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.080                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.342
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.943                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.890
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.890                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.022
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.022                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.154
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.154                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.418
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.110                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.315
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.953                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.834
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.834                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.966
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.966                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.098
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.098                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.230
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.230                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.683
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.381                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.586
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.054                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.935
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.935                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.067
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.067                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.199
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.199                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.463
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.463                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.661
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.304                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.509
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.977                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.683
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.683      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.756
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.756      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.829
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.829      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.902
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.902      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.975
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.975      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.048
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.048      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.121
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.121      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.194
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.194      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.267
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.267      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.622
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.494                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.121
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.121      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.194
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.194      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.267
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.267      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.340
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.340      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.413
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.413      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.486
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.486      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.559
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.559      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.632
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.632      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.705
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.705      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.778
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.778      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.133
 pwm_dac/reg2_syn_63.a[1] (pwm_dac/idx_b2_n)                 net  (fanout = 11)      0.748 r    59.881      ../../../rtl/PWM.v(20)
 pwm_dac/reg2_syn_63                                         path2reg1 (LUT5)        0.542      60.423
 Arrival time                                                                       60.423                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_63.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.327ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.312 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/reg2_syn_63.a[1] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.132ns  (logic 33.039ns, net 25.093ns, 56% logic)             
 Logic Levels:            62 ( ADDER=42 LUT3=9 LUT2=8 LUT5=3 )                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n407_syn_44.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.643 r    20.448                    
 pwm_dac/idx_b4_n407_syn_44.f[1]                             cell (LUT5)             0.262 r    20.710
 pwm_dac/idx[2]_syn_183.a[1] (pwm_dac/idx_b4_n155)           net  (fanout = 3)       0.468 r    21.178                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.627 r    21.805
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.805      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.878
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.878      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.951
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.951      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.024
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.024      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.379
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.875                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.137
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.894                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.521
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.521      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.594
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.594      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.667
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.667      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.022
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.518                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.780
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.236                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.942
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.942      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    27.015
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    27.015      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.088
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.088      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.161
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.161      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.516
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.156                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.418
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.021                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.727
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.727                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.082
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.754                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.087
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.760                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.466
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.466                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.539
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.539                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.894
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.586                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.406                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.112
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.112                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.185
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.185                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.258
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.258                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.404
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.404                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.477
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.477                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.621
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.354                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.559
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.029                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.735                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.808                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.881
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.881                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.954
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.954                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.027
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.027                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.100
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.100                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.455
 pwm_dac/idx_b4_n413_syn_26.d[1] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.963                    
 pwm_dac/idx_b4_n413_syn_26.f[1]                             cell (LUT3)             0.262 r    39.225
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0] (pwm_dac/idx_b4_n308) net  (fanout = 3)       0.730 r    39.955                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.661
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.661                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.734
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.734                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.807
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.807                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.880
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.880                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.953
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.953                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.026
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.026                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.170
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.872                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.749                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.455
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.455                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.528                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.601
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.601                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.674
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.674                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.747
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.747                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.820
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.820                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.893
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.893                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.248
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.065                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.928                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.875
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.875                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.007
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.007                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.139
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.139                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.403
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.095                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.300
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.938                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.819
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.819                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.951
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.951                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.083
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.083                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.215
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.215                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.668
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.366                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.571
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.039                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.920                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.052                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.184                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.316
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.316                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.448
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.448                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.646
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.289                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.494
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.962                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.668
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.668      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.741
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.741      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.814
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.814      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.887
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.887      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.960
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.960      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.033
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.033      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.106
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.106      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.179
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.179      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.252
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.252      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.607
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.479                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.106
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.106      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.179
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.179      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.252
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.252      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.325
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.325      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.398
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.398      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.471
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.471      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.544
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.544      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.617
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.617      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.690
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.690      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.763
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.763      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.118
 pwm_dac/reg2_syn_63.a[1] (pwm_dac/idx_b2_n)                 net  (fanout = 11)      0.748 r    59.866      ../../../rtl/PWM.v(20)
 pwm_dac/reg2_syn_63                                         path2reg1 (LUT5)        0.542      60.408
 Arrival time                                                                       60.408                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_63.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.312ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.308 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/reg2_syn_63.a[1] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.128ns  (logic 33.191ns, net 24.937ns, 57% logic)             
 Logic Levels:            62 ( ADDER=42 LUT2=9 LUT3=8 LUT5=2 LUT4=1 )                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n408_syn_50.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.540 r    20.345                    
 pwm_dac/idx_b4_n408_syn_50.f[1]                             cell (LUT4)             0.262 r    20.607
 pwm_dac/idx[2]_syn_183.a[0] (pwm_dac/idx_b4_n156)           net  (fanout = 3)       0.473 r    21.080                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.706 r    21.786
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.786      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.859
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.859      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.932
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.005
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.360
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.856                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.118
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.875                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.502
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.502      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.575
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.575      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.648
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.648      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.003
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.499                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.761
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.217                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.923
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.923      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    26.996
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    26.996      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.069
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.069      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.142
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.142      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.497
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.137                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.399
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.002                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.708
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.708                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.063
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.735                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.068
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.741                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.447
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.447                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.520
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.520                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.875
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.567                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.772
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.387                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.093
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.093                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.166
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.166                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.239
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.239                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.312
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.312                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.385
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.385                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.458
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.458                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.602
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.335                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.540
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.010                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.716
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.716                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.789
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.789                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.862
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.862                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.935
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.935                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.008
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.008                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.081
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.081                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.436
 pwm_dac/idx_b4_n414_syn_23.d[0] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.944                    
 pwm_dac/idx_b4_n414_syn_23.f[0]                             cell (LUT2)             0.262 r    39.206
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.a[0] (pwm_dac/idx_b4_n310) net  (fanout = 3)       0.672 r    39.878                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.fco          cell (ADDER)            0.706 r    40.584
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2983) net  (fanout = 1)       0.000 f    40.584                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.073 r    40.657
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.657                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.730
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.730                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.803
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.803                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.876
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.876                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.949
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.949                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.022
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.022                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.166
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.868                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.130
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.745                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.451
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.451                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.524
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.524                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.597
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.597                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.670
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.670                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.743
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.743                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.816
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.816                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.889
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.889                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.244
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.061                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.323
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.924                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.871
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.871                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.003
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.003                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.135                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.399
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.091                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.296
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.934                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.815
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.815                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.947
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.947                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.079
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.079                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.211
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.211                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.664
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.362                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.035                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.916
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.916                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.048                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.180
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.180                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.312
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.312                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.444
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.444                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.642
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.285                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.490
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.958                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.664
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.664      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.737
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.737      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.810
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.810      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.883
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.883      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.956
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.956      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.029
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.029      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.102
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.102      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.175
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.175      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.248
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.248      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.603
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.475                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.102
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.102      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.175
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.175      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.248
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.248      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.321
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.321      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.394
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.394      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.467
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.467      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.540
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.540      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.613
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.613      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.686
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.686      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.759
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.759      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.114
 pwm_dac/reg2_syn_63.a[1] (pwm_dac/idx_b2_n)                 net  (fanout = 11)      0.748 r    59.862      ../../../rtl/PWM.v(20)
 pwm_dac/reg2_syn_63                                         path2reg1 (LUT5)        0.542      60.404
 Arrival time                                                                       60.404                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_63.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.308ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pwm_dac/idx_b4[1]_syn_5 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -38.327 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/idx_b4[1]_syn_5.a[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.147ns  (logic 33.112ns, net 25.035ns, 56% logic)             
 Logic Levels:            62 ( ADDER=42 LUT2=9 LUT3=8 LUT5=3 )                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n407_syn_44.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.643 r    20.448                    
 pwm_dac/idx_b4_n407_syn_44.f[1]                             cell (LUT5)             0.262 r    20.710
 pwm_dac/idx[2]_syn_183.a[1] (pwm_dac/idx_b4_n155)           net  (fanout = 3)       0.468 r    21.178                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.627 r    21.805
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.805      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.878
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.878      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.951
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.951      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.024
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.024      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.379
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.875                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.137
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.894                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.521
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.521      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.594
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.594      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.667
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.667      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.022
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.518                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.780
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.236                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.942
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.942      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    27.015
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    27.015      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.088
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.088      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.161
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.161      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.516
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.156                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.418
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.021                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.727
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.727                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.082
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.754                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.087
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.760                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.466
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.466                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.539
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.539                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.894
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.586                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.406                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.112
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.112                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.185
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.185                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.258
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.258                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.404
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.404                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.477
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.477                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.621
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.354                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.559
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.029                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.735                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.808                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.881
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.881                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.954
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.954                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.027
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.027                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.100
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.100                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.455
 pwm_dac/idx_b4_n414_syn_23.d[0] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.963                    
 pwm_dac/idx_b4_n414_syn_23.f[0]                             cell (LUT2)             0.262 r    39.225
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.a[0] (pwm_dac/idx_b4_n310) net  (fanout = 3)       0.672 r    39.897                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.fco          cell (ADDER)            0.706 r    40.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2983) net  (fanout = 1)       0.000 f    40.603                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.073 r    40.676
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.676                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.749
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.749                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.822
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.822                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.895
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.895                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.968
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.968                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.041
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.041                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.185
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.887                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.149
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.764                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.470
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.470                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.543
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.543                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.616
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.616                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.689
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.689                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.762                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.835
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.835                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.908
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.908                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.263
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.080                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.342
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.943                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.890
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.890                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.022
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.022                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.154
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.154                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.418
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.110                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.315
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.953                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.834
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.834                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.966
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.966                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.098
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.098                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.230
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.230                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.683
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.381                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.586
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.054                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.935
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.935                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.067
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.067                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.199
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.199                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.463
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.463                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.661
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.304                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.509
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.977                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.683
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.683      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.756
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.756      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.829
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.829      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.902
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.902      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.975
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.975      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.048
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.048      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.121
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.121      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.194
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.194      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.267
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.267      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.622
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.494                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.121
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.121      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.194
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.194      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.267
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.267      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.340
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.340      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.413
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.413      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.486
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.486      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.559
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.559      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.632
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.632      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.705
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.705      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.778
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.778      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.133
 pwm_dac/idx_b4[1]_syn_5.a[0] (pwm_dac/idx_b2_n)             net  (fanout = 11)      0.748 r    59.881      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4[1]_syn_5                                     path2reg0 (LUT5)        0.542      60.423
 Arrival time                                                                       60.423                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/idx_b4[1]_syn_5.clk (u_logic/SCLK)                  net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.327ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.312 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/idx_b4[1]_syn_5.a[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.132ns  (logic 33.039ns, net 25.093ns, 56% logic)             
 Logic Levels:            62 ( ADDER=42 LUT3=9 LUT2=8 LUT5=3 )                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n407_syn_44.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.643 r    20.448                    
 pwm_dac/idx_b4_n407_syn_44.f[1]                             cell (LUT5)             0.262 r    20.710
 pwm_dac/idx[2]_syn_183.a[1] (pwm_dac/idx_b4_n155)           net  (fanout = 3)       0.468 r    21.178                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.627 r    21.805
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.805      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.878
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.878      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.951
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.951      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.024
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.024      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.379
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.875                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.137
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.894                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.521
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.521      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.594
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.594      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.667
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.667      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.022
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.518                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.780
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.236                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.942
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.942      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    27.015
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    27.015      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.088
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.088      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.161
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.161      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.516
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.156                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.418
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.021                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.727
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.727                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.082
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.754                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.087
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.760                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.466
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.466                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.539
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.539                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.894
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.586                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.406                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.112
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.112                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.185
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.185                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.258
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.258                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.404
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.404                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.477
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.477                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.621
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.354                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.559
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.029                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.735                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.808                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.881
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.881                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.954
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.954                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.027
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.027                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.100
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.100                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.455
 pwm_dac/idx_b4_n413_syn_26.d[1] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.963                    
 pwm_dac/idx_b4_n413_syn_26.f[1]                             cell (LUT3)             0.262 r    39.225
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0] (pwm_dac/idx_b4_n308) net  (fanout = 3)       0.730 r    39.955                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.661
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.661                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.734
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.734                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.807
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.807                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.880
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.880                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.953
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.953                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.026
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.026                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.170
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.872                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.749                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.455
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.455                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.528                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.601
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.601                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.674
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.674                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.747
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.747                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.820
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.820                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.893
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.893                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.248
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.065                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.928                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.875
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.875                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.007
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.007                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.139
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.139                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.403
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.095                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.300
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.938                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.819
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.819                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.951
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.951                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.083
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.083                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.215
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.215                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.668
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.366                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.571
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.039                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.920                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.052                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.184                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.316
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.316                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.448
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.448                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.646
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.289                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.494
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.962                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.668
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.668      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.741
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.741      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.814
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.814      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.887
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.887      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.960
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.960      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.033
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.033      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.106
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.106      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.179
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.179      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.252
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.252      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.607
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.479                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.106
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.106      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.179
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.179      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.252
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.252      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.325
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.325      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.398
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.398      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.471
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.471      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.544
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.544      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.617
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.617      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.690
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.690      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.763
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.763      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.118
 pwm_dac/idx_b4[1]_syn_5.a[0] (pwm_dac/idx_b2_n)             net  (fanout = 11)      0.748 r    59.866      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4[1]_syn_5                                     path2reg0 (LUT5)        0.542      60.408
 Arrival time                                                                       60.408                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/idx_b4[1]_syn_5.clk (u_logic/SCLK)                  net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.312ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.308 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/idx_b4[1]_syn_5.a[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.128ns  (logic 33.191ns, net 24.937ns, 57% logic)             
 Logic Levels:            62 ( ADDER=42 LUT2=9 LUT3=8 LUT5=2 LUT4=1 )                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n408_syn_50.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.540 r    20.345                    
 pwm_dac/idx_b4_n408_syn_50.f[1]                             cell (LUT4)             0.262 r    20.607
 pwm_dac/idx[2]_syn_183.a[0] (pwm_dac/idx_b4_n156)           net  (fanout = 3)       0.473 r    21.080                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.706 r    21.786
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.786      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.859
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.859      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.932
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.005
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.360
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.856                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.118
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.875                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.502
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.502      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.575
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.575      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.648
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.648      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.003
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.499                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.761
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.217                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.923
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.923      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    26.996
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    26.996      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.069
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.069      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.142
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.142      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.497
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.137                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.399
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.002                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.708
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.708                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.063
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.735                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.068
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.741                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.447
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.447                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.520
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.520                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.875
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.567                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.772
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.387                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.093
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.093                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.166
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.166                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.239
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.239                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.312
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.312                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.385
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.385                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.458
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.458                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.602
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.335                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.540
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.010                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.716
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.716                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.789
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.789                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.862
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.862                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.935
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.935                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.008
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.008                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.081
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.081                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.436
 pwm_dac/idx_b4_n414_syn_23.d[0] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.944                    
 pwm_dac/idx_b4_n414_syn_23.f[0]                             cell (LUT2)             0.262 r    39.206
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.a[0] (pwm_dac/idx_b4_n310) net  (fanout = 3)       0.672 r    39.878                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.fco          cell (ADDER)            0.706 r    40.584
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2983) net  (fanout = 1)       0.000 f    40.584                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.073 r    40.657
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.657                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.730
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.730                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.803
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.803                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.876
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.876                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.949
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.949                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.022
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.022                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.166
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.868                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.130
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.745                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.451
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.451                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.524
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.524                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.597
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.597                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.670
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.670                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.743
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.743                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.816
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.816                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.889
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.889                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.244
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.061                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.323
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.924                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.871
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.871                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.003
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.003                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.135                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.399
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.091                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.296
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.934                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.815
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.815                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.947
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.947                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.079
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.079                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.211
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.211                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.664
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.362                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.035                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.916
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.916                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.048                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.180
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.180                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.312
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.312                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.444
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.444                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.642
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.285                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.490
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.958                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.664
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.664      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.737
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.737      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.810
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.810      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.883
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.883      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.956
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.956      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.029
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.029      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.102
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.102      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.175
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.175      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.248
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.248      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.603
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.475                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.102
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.102      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.175
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.175      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.248
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.248      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.321
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.321      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.394
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.394      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.467
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.467      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.540
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.540      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.613
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.613      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.686
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.686      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.759
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.759      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.114
 pwm_dac/idx_b4[1]_syn_5.a[0] (pwm_dac/idx_b2_n)             net  (fanout = 11)      0.748 r    59.862      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4[1]_syn_5                                     path2reg0 (LUT5)        0.542      60.404
 Arrival time                                                                       60.404                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/idx_b4[1]_syn_5.clk (u_logic/SCLK)                  net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.308ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pwm_dac/reg2_syn_60 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -38.327 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/reg2_syn_60.a[0] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.147ns  (logic 33.112ns, net 25.035ns, 56% logic)             
 Logic Levels:            62 ( ADDER=42 LUT2=9 LUT3=8 LUT5=3 )                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n407_syn_44.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.643 r    20.448                    
 pwm_dac/idx_b4_n407_syn_44.f[1]                             cell (LUT5)             0.262 r    20.710
 pwm_dac/idx[2]_syn_183.a[1] (pwm_dac/idx_b4_n155)           net  (fanout = 3)       0.468 r    21.178                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.627 r    21.805
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.805      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.878
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.878      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.951
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.951      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.024
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.024      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.379
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.875                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.137
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.894                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.521
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.521      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.594
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.594      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.667
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.667      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.022
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.518                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.780
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.236                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.942
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.942      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    27.015
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    27.015      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.088
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.088      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.161
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.161      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.516
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.156                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.418
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.021                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.727
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.727                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.082
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.754                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.087
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.760                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.466
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.466                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.539
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.539                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.894
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.586                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.406                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.112
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.112                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.185
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.185                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.258
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.258                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.404
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.404                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.477
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.477                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.621
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.354                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.559
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.029                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.735                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.808                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.881
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.881                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.954
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.954                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.027
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.027                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.100
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.100                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.455
 pwm_dac/idx_b4_n414_syn_23.d[0] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.963                    
 pwm_dac/idx_b4_n414_syn_23.f[0]                             cell (LUT2)             0.262 r    39.225
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.a[0] (pwm_dac/idx_b4_n310) net  (fanout = 3)       0.672 r    39.897                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.fco          cell (ADDER)            0.706 r    40.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2983) net  (fanout = 1)       0.000 f    40.603                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.073 r    40.676
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.676                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.749
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.749                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.822
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.822                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.895
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.895                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.968
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.968                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.041
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.041                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.185
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.887                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.149
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.764                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.470
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.470                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.543
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.543                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.616
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.616                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.689
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.689                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.762                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.835
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.835                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.908
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.908                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.263
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.080                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.342
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.943                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.890
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.890                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.022
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.022                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.154
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.154                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.418
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.110                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.315
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.953                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.834
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.834                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.966
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.966                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.098
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.098                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.230
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.230                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.683
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.381                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.586
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.054                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.935
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.935                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.067
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.067                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.199
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.199                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.463
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.463                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.661
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.304                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.509
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.977                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.683
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.683      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.756
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.756      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.829
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.829      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.902
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.902      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.975
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.975      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.048
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.048      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.121
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.121      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.194
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.194      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.267
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.267      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.622
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.494                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.121
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.121      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.194
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.194      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.267
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.267      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.340
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.340      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.413
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.413      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.486
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.486      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.559
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.559      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.632
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.632      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.705
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.705      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.778
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.778      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.133
 pwm_dac/reg2_syn_60.a[0] (pwm_dac/idx_b2_n)                 net  (fanout = 11)      0.748 r    59.881      ../../../rtl/PWM.v(20)
 pwm_dac/reg2_syn_60                                         path2reg0 (LUT5)        0.542      60.423
 Arrival time                                                                       60.423                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_60.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.327ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.312 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/reg2_syn_60.a[0] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.132ns  (logic 33.039ns, net 25.093ns, 56% logic)             
 Logic Levels:            62 ( ADDER=42 LUT3=9 LUT2=8 LUT5=3 )                            

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n407_syn_44.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.643 r    20.448                    
 pwm_dac/idx_b4_n407_syn_44.f[1]                             cell (LUT5)             0.262 r    20.710
 pwm_dac/idx[2]_syn_183.a[1] (pwm_dac/idx_b4_n155)           net  (fanout = 3)       0.468 r    21.178                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.627 r    21.805
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.805      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.878
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.878      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.951
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.951      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.024
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.024      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.379
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.875                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.137
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.894                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.521
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.521      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.594
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.594      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.667
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.667      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.022
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.518                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.780
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.236                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.942
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.942      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    27.015
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    27.015      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.088
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.088      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.161
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.161      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.516
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.156                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.418
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.021                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.727
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.727                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.082
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.754                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.087
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.760                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.466
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.466                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.539
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.539                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.894
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.586                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.406                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.112
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.112                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.185
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.185                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.258
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.258                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.331
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.331                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.404
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.404                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.477
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.477                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.621
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.354                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.559
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.029                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.735                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.808                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.881
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.881                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.954
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.954                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.027
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.027                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.100
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.100                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.455
 pwm_dac/idx_b4_n413_syn_26.d[1] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.963                    
 pwm_dac/idx_b4_n413_syn_26.f[1]                             cell (LUT3)             0.262 r    39.225
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0] (pwm_dac/idx_b4_n308) net  (fanout = 3)       0.730 r    39.955                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.661
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.661                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.734
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.734                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.807
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.807                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.880
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.880                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.953
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.953                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.026
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.026                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.170
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.872                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.749                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.455
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.455                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.528                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.601
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.601                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.674
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.674                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.747
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.747                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.820
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.820                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.893
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.893                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.248
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.065                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.928                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.875
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.875                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.007
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.007                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.139
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.139                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.403
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.095                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.300
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.938                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.819
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.819                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.951
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.951                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.083
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.083                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.215
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.215                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.668
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.366                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.571
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.039                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.920                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.052                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.184                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.316
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.316                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.448
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.448                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.646
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.289                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.494
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.962                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.668
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.668      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.741
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.741      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.814
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.814      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.887
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.887      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.960
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.960      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.033
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.033      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.106
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.106      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.179
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.179      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.252
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.252      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.607
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.479                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.106
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.106      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.179
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.179      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.252
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.252      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.325
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.325      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.398
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.398      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.471
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.471      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.544
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.544      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.617
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.617      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.690
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.690      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.763
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.763      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.118
 pwm_dac/reg2_syn_60.a[0] (pwm_dac/idx_b2_n)                 net  (fanout = 11)      0.748 r    59.866      ../../../rtl/PWM.v(20)
 pwm_dac/reg2_syn_60                                         path2reg0 (LUT5)        0.542      60.408
 Arrival time                                                                       60.408                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_60.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.312ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.308 ns                                                       
 Start Point:             pwm_dac/reg3_syn_37.clk (rising edge triggered by clock clk)    
 End Point:               pwm_dac/reg2_syn_60.a[0] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.128ns  (logic 33.191ns, net 24.937ns, 57% logic)             
 Logic Levels:            62 ( ADDER=42 LUT2=9 LUT3=8 LUT5=2 LUT4=1 )                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg3_syn_37.clk (u_logic/SCLK)                      net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 pwm_dac/reg3_syn_37.q[0]                                    clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[1] (pwm_dac/pwm_valr[2])           net  (fanout = 39)      0.971 r     3.393      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.539 r     3.932
 pwm_dac/idx[9]_syn_120.fci (pwm_dac/idx[9]_syn_79)          net  (fanout = 1)       0.000 f     3.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.005
 pwm_dac/idx[9]_syn_123.fci (pwm_dac/idx[9]_syn_81)          net  (fanout = 1)       0.000 f     4.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.078
 pwm_dac/idx[9]_syn_126.fci (pwm_dac/idx[9]_syn_83)          net  (fanout = 1)       0.000 f     4.078      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.151
 pwm_dac/idx[9]_syn_129.fci (pwm_dac/idx[9]_syn_85)          net  (fanout = 1)       0.000 f     4.151      ../../../rtl/PWM.v(20)
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.506
 ethernet/u1/reg3_syn_44.d[0] (pwm_dac/idx_b4[19])           net  (fanout = 2)       0.710 r     5.216                    
 ethernet/u1/reg3_syn_44.f[0]                                cell (LUT3)             0.205 r     5.421
 pwm_dac/idx[8]_syn_124.a[0] (pwm_dac/idx_b4_n24)            net  (fanout = 2)       0.309 r     5.730                    
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.436
 pwm_dac/idx[8]_syn_127.fci (pwm_dac/idx[8]_syn_86)          net  (fanout = 1)       0.000 f     6.436      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.509
 pwm_dac/idx[8]_syn_130.fci (pwm_dac/idx[8]_syn_88)          net  (fanout = 1)       0.000 f     6.509      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.582
 pwm_dac/idx[8]_syn_133.fci (pwm_dac/idx[8]_syn_90)          net  (fanout = 1)       0.000 f     6.582      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.655
 pwm_dac/idx[8]_syn_136.fci (pwm_dac/idx[8]_syn_92)          net  (fanout = 1)       0.000 f     6.655      ../../../rtl/PWM.v(20)
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     7.010
 pwm_dac/idx_b4_n403_syn_55.a[0] (pwm_dac/idx_b4[18])        net  (fanout = 3)       0.473 r     7.483                    
 pwm_dac/idx_b4_n403_syn_55.f[0]                             cell (LUT5)             0.424 r     7.907
 pwm_dac/idx[7]_syn_140.a[1] (pwm_dac/idx_b4_n45)            net  (fanout = 3)       0.468 r     8.375                    
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.002
 pwm_dac/idx[7]_syn_143.fci (pwm_dac/idx[7]_syn_88)          net  (fanout = 1)       0.000 f     9.002      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.075
 pwm_dac/idx[7]_syn_146.fci (pwm_dac/idx[7]_syn_90)          net  (fanout = 1)       0.000 f     9.075      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.148
 pwm_dac/idx[7]_syn_149.fci (pwm_dac/idx[7]_syn_92)          net  (fanout = 1)       0.000 f     9.148      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.221
 pwm_dac/idx[7]_syn_152.fci (pwm_dac/idx[7]_syn_94)          net  (fanout = 1)       0.000 f     9.221      ../../../rtl/PWM.v(20)
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.576
 pwm_dac/idx_b4_n403_syn_80.d[1] (pwm_dac/idx_b4[17])        net  (fanout = 4)       0.475 r    10.051                    
 pwm_dac/idx_b4_n403_syn_80.f[1]                             cell (LUT3)             0.262 r    10.313
 pwm_dac/idx[6]_syn_149.a[1] (pwm_dac/idx_b4_n67)            net  (fanout = 3)       0.615 r    10.928                    
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.555
 pwm_dac/idx[6]_syn_152.fci (pwm_dac/idx[6]_syn_93)          net  (fanout = 1)       0.000 f    11.555      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.628
 pwm_dac/idx[6]_syn_155.fci (pwm_dac/idx[6]_syn_95)          net  (fanout = 1)       0.000 f    11.628      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.701
 pwm_dac/idx[6]_syn_158.fci (pwm_dac/idx[6]_syn_97)          net  (fanout = 1)       0.000 f    11.701      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.774
 pwm_dac/idx[6]_syn_161.fci (pwm_dac/idx[6]_syn_99)          net  (fanout = 1)       0.000 f    11.774      ../../../rtl/PWM.v(20)
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.129
 pwm_dac/idx_b4_n405_syn_52.d[1] (pwm_dac/idx_b4[16])        net  (fanout = 5)       0.473 r    12.602                    
 pwm_dac/idx_b4_n405_syn_52.f[1]                             cell (LUT2)             0.205 r    12.807
 pwm_dac/idx[5]_syn_148.a[0] (pwm_dac/idx_b4_n90)            net  (fanout = 3)       0.468 r    13.275                    
 pwm_dac/idx[5]_syn_148.fco                                  cell (ADDER)            0.706 r    13.981
 pwm_dac/idx[5]_syn_151.fci (pwm_dac/idx[5]_syn_44)          net  (fanout = 1)       0.000 f    13.981      ../../../rtl/PWM.v(20)
 pwm_dac/idx[5]_syn_151.f[1]                                 cell (ADDER)            0.355 r    14.336
 pwm_dac/idx_b4_n402_syn_84.b[1] (pwm_dac/idx[5]_syn_2[4])   net  (fanout = 1)       0.603 r    14.939      ../../../rtl/PWM.v(20)
 pwm_dac/idx_b4_n402_syn_84.f[1]                             cell (LUT3)             0.333 r    15.272
 pwm_dac/idx[4]_syn_172.a[0] (pwm_dac/idx_b4_n108)           net  (fanout = 3)       0.615 r    15.887                    
 pwm_dac/idx[4]_syn_172.fco                                  cell (ADDER)            0.706 r    16.593
 pwm_dac/idx[4]_syn_175.fci (pwm_dac/idx[4]_syn_107)         net  (fanout = 1)       0.000 f    16.593      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_175.fco                                  cell (ADDER)            0.073 r    16.666
 pwm_dac/idx[4]_syn_178.fci (pwm_dac/idx[4]_syn_109)         net  (fanout = 1)       0.000 f    16.666      ../../../rtl/PWM.v(20)
 pwm_dac/idx[4]_syn_178.f[1]                                 cell (ADDER)            0.355 r    17.021
 pwm_dac/idx_b4_n406_syn_67.d[0] (pwm_dac/idx_b4[14])        net  (fanout = 7)       0.696 r    17.717                    
 pwm_dac/idx_b4_n406_syn_67.f[0]                             cell (LUT3)             0.205 r    17.922
 pwm_dac/idx[3]_syn_174.a[0] (pwm_dac/idx_b4_n134)           net  (fanout = 3)       0.603 r    18.525                    
 pwm_dac/idx[3]_syn_174.fco                                  cell (ADDER)            0.706 r    19.231
 pwm_dac/idx[3]_syn_177.fci (pwm_dac/idx[3]_syn_108)         net  (fanout = 1)       0.000 f    19.231      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_177.fco                                  cell (ADDER)            0.073 r    19.304
 pwm_dac/idx[3]_syn_180.fci (pwm_dac/idx[3]_syn_110)         net  (fanout = 1)       0.000 f    19.304      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_180.fco                                  cell (ADDER)            0.073 r    19.377
 pwm_dac/idx[3]_syn_183.fci (pwm_dac/idx[3]_syn_112)         net  (fanout = 1)       0.000 f    19.377      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_183.fco                                  cell (ADDER)            0.073 r    19.450
 pwm_dac/idx[3]_syn_186.fci (pwm_dac/idx[3]_syn_114)         net  (fanout = 1)       0.000 f    19.450      ../../../rtl/PWM.v(20)
 pwm_dac/idx[3]_syn_186.f[1]                                 cell (ADDER)            0.355 r    19.805
 pwm_dac/idx_b4_n408_syn_50.d[1] (pwm_dac/idx_b4[13])        net  (fanout = 8)       0.540 r    20.345                    
 pwm_dac/idx_b4_n408_syn_50.f[1]                             cell (LUT4)             0.262 r    20.607
 pwm_dac/idx[2]_syn_183.a[0] (pwm_dac/idx_b4_n156)           net  (fanout = 3)       0.473 r    21.080                    
 pwm_dac/idx[2]_syn_183.fco                                  cell (ADDER)            0.706 r    21.786
 pwm_dac/idx[2]_syn_186.fci (pwm_dac/idx[2]_syn_113)         net  (fanout = 1)       0.000 f    21.786      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_186.fco                                  cell (ADDER)            0.073 r    21.859
 pwm_dac/idx[2]_syn_189.fci (pwm_dac/idx[2]_syn_115)         net  (fanout = 1)       0.000 f    21.859      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_189.fco                                  cell (ADDER)            0.073 r    21.932
 pwm_dac/idx[2]_syn_192.fci (pwm_dac/idx[2]_syn_117)         net  (fanout = 1)       0.000 f    21.932      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.073 r    22.005
 pwm_dac/idx[2]_syn_195.fci (pwm_dac/idx[2]_syn_119)         net  (fanout = 1)       0.000 f    22.005      ../../../rtl/PWM.v(20)
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.360
 pwm_dac/idx_b4_n406_syn_65.d[1] (pwm_dac/idx_b4[12])        net  (fanout = 9)       0.496 r    22.856                    
 pwm_dac/idx_b4_n406_syn_65.f[1]                             cell (LUT3)             0.262 r    23.118
 pwm_dac/idx[1]_syn_194.a[1] (pwm_dac/idx_b4_n175)           net  (fanout = 3)       0.757 r    23.875                    
 pwm_dac/idx[1]_syn_194.fco                                  cell (ADDER)            0.627 r    24.502
 pwm_dac/idx[1]_syn_197.fci (pwm_dac/idx[1]_syn_120)         net  (fanout = 1)       0.000 f    24.502      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_197.fco                                  cell (ADDER)            0.073 r    24.575
 pwm_dac/idx[1]_syn_200.fci (pwm_dac/idx[1]_syn_122)         net  (fanout = 1)       0.000 f    24.575      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.073 r    24.648
 pwm_dac/idx[1]_syn_203.fci (pwm_dac/idx[1]_syn_124)         net  (fanout = 1)       0.000 f    24.648      ../../../rtl/PWM.v(20)
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    25.003
 pwm_dac/idx_b4_n402_syn_72.d[0] (pwm_dac/idx_b4[11])        net  (fanout = 10)      0.496 r    25.499                    
 pwm_dac/idx_b4_n402_syn_72.f[0]                             cell (LUT3)             0.262 r    25.761
 pwm_dac/lt12_syn_94.a[0] (pwm_dac/idx_b4_n200)              net  (fanout = 3)       0.456 r    26.217                    
 pwm_dac/lt12_syn_94.fco                                     cell (ADDER)            0.706 r    26.923
 pwm_dac/lt12_syn_97.fci (pwm_dac/lt12_syn_56)               net  (fanout = 1)       0.000 f    26.923      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_97.fco                                     cell (ADDER)            0.073 r    26.996
 pwm_dac/lt12_syn_100.fci (pwm_dac/lt12_syn_58)              net  (fanout = 1)       0.000 f    26.996      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_100.fco                                    cell (ADDER)            0.073 r    27.069
 pwm_dac/lt12_syn_103.fci (pwm_dac/lt12_syn_60)              net  (fanout = 1)       0.000 f    27.069      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_103.fco                                    cell (ADDER)            0.073 r    27.142
 pwm_dac/lt12_syn_106.fci (pwm_dac/lt12_syn_62)              net  (fanout = 1)       0.000 f    27.142      ../../../rtl/PWM.v(60)
 pwm_dac/lt12_syn_106.f[1]                                   cell (ADDER)            0.355 r    27.497
 pwm_dac/idx_b4_n409_syn_50.d[1] (pwm_dac/idx_b4[10])        net  (fanout = 11)      0.640 r    28.137                    
 pwm_dac/idx_b4_n409_syn_50.f[1]                             cell (LUT3)             0.262 r    28.399
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.a[0] (pwm_dac/idx_b4_n220) net  (fanout = 3)       0.603 r    29.002                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5563.fco          cell (ADDER)            0.706 r    29.708
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fci (differentiator/filter/FIR_OUT_b30[19]_syn_1873) net  (fanout = 1)       0.000 f    29.708                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.f[1]         cell (ADDER)            0.355 r    30.063
 pwm_dac/idx_b4_n405_syn_64.b[0] (pwm_dac/idx_b16[15])       net  (fanout = 1)       0.672 r    30.735                    
 pwm_dac/idx_b4_n405_syn_64.f[0]                             cell (LUT3)             0.333 r    31.068
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.a[0] (pwm_dac/idx_b4_n238) net  (fanout = 3)       0.673 r    31.741                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5721.fco          cell (ADDER)            0.706 r    32.447
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2740) net  (fanout = 1)       0.000 f    32.447                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.073 r    32.520
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2742) net  (fanout = 1)       0.000 f    32.520                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.875
 DIG[2]_syn_7.d[0] (pwm_dac/idx_b4_n233)                     net  (fanout = 13)      0.692 r    33.567                    
 DIG[2]_syn_7.f[0]                                           cell (LUT2)             0.205 r    33.772
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0] (pwm_dac/idx_b4_n266) net  (fanout = 3)       0.615 r    34.387                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.093
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2810) net  (fanout = 1)       0.000 f    35.093                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.166
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2812) net  (fanout = 1)       0.000 f    35.166                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.239
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2814) net  (fanout = 1)       0.000 f    35.239                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.312
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2816) net  (fanout = 1)       0.000 f    35.312                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.385
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2818) net  (fanout = 1)       0.000 f    35.385                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.458
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2820) net  (fanout = 1)       0.000 f    35.458                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.602
 DIG[1]_syn_7.d[0] (pwm_dac/idx_b4_n254)                     net  (fanout = 14)      0.733 r    36.335                    
 DIG[1]_syn_7.f[0]                                           cell (LUT2)             0.205 r    36.540
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0] (pwm_dac/idx_b4_n288) net  (fanout = 3)       0.470 r    37.010                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.716
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2893) net  (fanout = 1)       0.000 f    37.716                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.789
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2895) net  (fanout = 1)       0.000 f    37.789                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    37.862
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2897) net  (fanout = 1)       0.000 f    37.862                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    37.935
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2899) net  (fanout = 1)       0.000 f    37.935                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.008
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2901) net  (fanout = 1)       0.000 f    38.008                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.081
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2903) net  (fanout = 1)       0.000 f    38.081                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.436
 pwm_dac/idx_b4_n414_syn_23.d[0] (pwm_dac/idx_b4_n275)       net  (fanout = 15)      0.508 r    38.944                    
 pwm_dac/idx_b4_n414_syn_23.f[0]                             cell (LUT2)             0.262 r    39.206
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.a[0] (pwm_dac/idx_b4_n310) net  (fanout = 3)       0.672 r    39.878                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5780.fco          cell (ADDER)            0.706 r    40.584
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2983) net  (fanout = 1)       0.000 f    40.584                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.073 r    40.657
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2985) net  (fanout = 1)       0.000 f    40.657                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.730
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2987) net  (fanout = 1)       0.000 f    40.730                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.803
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2989) net  (fanout = 1)       0.000 f    40.803                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    40.876
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2991) net  (fanout = 1)       0.000 f    40.876                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    40.949
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2993) net  (fanout = 1)       0.000 f    40.949                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.022
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci (differentiator/filter/FIR_OUT_b30[19]_syn_2995) net  (fanout = 1)       0.000 f    41.022                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.166
 pwm_dac/idx_b4_n415_syn_20.d[0] (pwm_dac/idx_b4_n296)       net  (fanout = 16)      0.702 r    41.868                    
 pwm_dac/idx_b4_n415_syn_20.f[0]                             cell (LUT2)             0.262 r    42.130
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.a[0] (pwm_dac/idx_b4_n332) net  (fanout = 3)       0.615 r    42.745                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5806.fco          cell (ADDER)            0.706 r    43.451
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3080) net  (fanout = 1)       0.000 f    43.451                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.073 r    43.524
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3082) net  (fanout = 1)       0.000 f    43.524                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.597
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3084) net  (fanout = 1)       0.000 f    43.597                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.670
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3086) net  (fanout = 1)       0.000 f    43.670                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.743
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3088) net  (fanout = 1)       0.000 f    43.743                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.816
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3090) net  (fanout = 1)       0.000 f    43.816                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.889
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3092) net  (fanout = 1)       0.000 f    43.889                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.244
 pwm_dac/idx_b4_n415_syn_20.d[1] (pwm_dac/idx_b4_n317)       net  (fanout = 17)      0.817 r    45.061                    
 pwm_dac/idx_b4_n415_syn_20.f[1]                             cell (LUT2)             0.262 r    45.323
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.a[0] (pwm_dac/idx_b4_n352) net  (fanout = 3)       0.601 r    45.924                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.947 r    46.871
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3188) net  (fanout = 1)       0.000 f    46.871                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.003
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3192) net  (fanout = 1)       0.000 f    47.003                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3196) net  (fanout = 1)       0.000 f    47.135                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.399
 pwm_dac/idx_b4_n412_syn_31.d[0] (pwm_dac/idx_b4_n338)       net  (fanout = 18)      0.692 r    48.091                    
 pwm_dac/idx_b4_n412_syn_31.f[0]                             cell (LUT2)             0.205 r    48.296
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.a[1] (pwm_dac/idx_b4_n376) net  (fanout = 3)       0.638 r    48.934                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5013.fco          cell (ADDER)            0.881 r    49.815
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3295) net  (fanout = 1)       0.000 f    49.815                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5014.fco          cell (ADDER)            0.132 r    49.947
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3299) net  (fanout = 1)       0.000 f    49.947                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5015.fco          cell (ADDER)            0.132 r    50.079
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3303) net  (fanout = 1)       0.000 f    50.079                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.132 r    50.211
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3307) net  (fanout = 1)       0.000 f    50.211                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.664
 pwm_dac/idx_b4_n418_syn_11.d[0] (pwm_dac/idx_b4_n359)       net  (fanout = 19)      0.698 r    51.362                    
 pwm_dac/idx_b4_n418_syn_11.f[0]                             cell (LUT2)             0.205 r    51.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.a[1] (pwm_dac/idx_b4_n398) net  (fanout = 3)       0.468 r    52.035                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5002.fco          cell (ADDER)            0.881 r    52.916
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3413) net  (fanout = 1)       0.000 f    52.916                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.132 r    53.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3417) net  (fanout = 1)       0.000 f    53.048                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.180
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3421) net  (fanout = 1)       0.000 f    53.180                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.312
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3425) net  (fanout = 1)       0.000 f    53.312                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.444
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci (differentiator/filter/FIR_OUT_b30[19]_syn_3429) net  (fanout = 1)       0.000 f    53.444                    
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.642
 pwm_dac/idx_b4_n419_syn_9.d[0] (pwm_dac/idx_b4_n380)        net  (fanout = 20)      0.643 r    54.285                    
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.490
 pwm_dac/lt22_syn_93.a[0] (pwm_dac/idx_b4_n420)              net  (fanout = 1)       0.468 r    54.958                    
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.664
 pwm_dac/lt22_syn_96.fci (pwm_dac/lt22_syn_9)                net  (fanout = 1)       0.000 f    55.664      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    55.737
 pwm_dac/lt22_syn_99.fci (pwm_dac/lt22_syn_13)               net  (fanout = 1)       0.000 f    55.737      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    55.810
 pwm_dac/lt22_syn_102.fci (pwm_dac/lt22_syn_17)              net  (fanout = 1)       0.000 f    55.810      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    55.883
 pwm_dac/lt22_syn_105.fci (pwm_dac/lt22_syn_21)              net  (fanout = 1)       0.000 f    55.883      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    55.956
 pwm_dac/lt22_syn_108.fci (pwm_dac/lt22_syn_25)              net  (fanout = 1)       0.000 f    55.956      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.029
 pwm_dac/lt22_syn_111.fci (pwm_dac/lt22_syn_29)              net  (fanout = 1)       0.000 f    56.029      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.102
 pwm_dac/lt22_syn_114.fci (pwm_dac/lt22_syn_33)              net  (fanout = 1)       0.000 f    56.102      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.175
 pwm_dac/lt22_syn_117.fci (pwm_dac/lt22_syn_37)              net  (fanout = 1)       0.000 f    56.175      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.248
 pwm_dac/lt22_syn_120.fci (pwm_dac/lt22_syn_41)              net  (fanout = 1)       0.000 f    56.248      ../../../rtl/PWM.v(60)
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.603
 pwm_dac/lt1_syn_90.a[1] (pwm_dac/idx_b4[0])                 net  (fanout = 1)       0.872 r    57.475                    
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.102
 pwm_dac/lt1_syn_93.fci (pwm_dac/lt1_syn_5)                  net  (fanout = 1)       0.000 f    58.102      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.175
 pwm_dac/lt1_syn_96.fci (pwm_dac/lt1_syn_9)                  net  (fanout = 1)       0.000 f    58.175      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.248
 pwm_dac/lt1_syn_99.fci (pwm_dac/lt1_syn_13)                 net  (fanout = 1)       0.000 f    58.248      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.321
 pwm_dac/lt1_syn_102.fci (pwm_dac/lt1_syn_17)                net  (fanout = 1)       0.000 f    58.321      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.394
 pwm_dac/lt1_syn_105.fci (pwm_dac/lt1_syn_21)                net  (fanout = 1)       0.000 f    58.394      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.467
 pwm_dac/lt1_syn_108.fci (pwm_dac/lt1_syn_25)                net  (fanout = 1)       0.000 f    58.467      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.540
 pwm_dac/lt1_syn_111.fci (pwm_dac/lt1_syn_29)                net  (fanout = 1)       0.000 f    58.540      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.613
 pwm_dac/lt1_syn_114.fci (pwm_dac/lt1_syn_33)                net  (fanout = 1)       0.000 f    58.613      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    58.686
 pwm_dac/lt1_syn_117.fci (pwm_dac/lt1_syn_37)                net  (fanout = 1)       0.000 f    58.686      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    58.759
 pwm_dac/lt1_syn_120.fci (pwm_dac/lt1_syn_41)                net  (fanout = 1)       0.000 f    58.759      ../../../rtl/PWM.v(60)
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.114
 pwm_dac/reg2_syn_60.a[0] (pwm_dac/idx_b2_n)                 net  (fanout = 11)      0.748 r    59.862      ../../../rtl/PWM.v(20)
 pwm_dac/reg2_syn_60                                         path2reg0 (LUT5)        0.542      60.404
 Arrival time                                                                       60.404                  (62 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_60.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.308ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point i2c/DUT_FIFO_TX/ramread0_syn_15 (60 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.183 ns                                                        
 Start Point:             i2c/DUT_FIFO_TX/reg3_syn_51.clk (rising edge triggered by clock clk)
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_15.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.341ns  (logic 0.109ns, net 0.232ns, 31% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/reg3_syn_51.clk (u_logic/SCLK)              net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 i2c/DUT_FIFO_TX/reg3_syn_51.q[1]                            clk2q                   0.109 r     2.047
 i2c/DUT_FIFO_TX/ramread0_syn_15.d[0] (i2c/DUT_FIFO_TX/wr_ptr[3]) net  (fanout = 7)       0.232 r     2.279      ../../../rtl/I2C/fifo.v(96)
 i2c/DUT_FIFO_TX/ramread0_syn_15                             path2reg                0.000       2.279
 Arrival time                                                                        2.279                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_15.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.147       2.096
 Required time                                                                       2.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.183ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      4.324 ns                                                        
 Start Point:             u_logic/Iuohu6_syn_59.clk (rising edge triggered by clock clk)  
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_15.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         4.545ns  (logic 0.260ns, net 4.285ns, 5% logic)                 
 Logic Levels:            2 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Iuohu6_syn_59.clk (u_logic/SCLK)                    net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Iuohu6_syn_59.q[0]                                  clk2q                   0.109 r     2.047
 u_logic/Bfjpw6_reg_syn_3270.c[0] (u_logic/I8lax6)           net  (fanout = 11)      0.858 r     2.905      ../../../rtl/cortexm0ds_logic.v(1653)
 u_logic/Bfjpw6_reg_syn_3270.f[0]                            cell (LUT4)             0.151 r     3.056
 i2c/DUT_FIFO_TX/ramread0_syn_15.d[1] (u_logic/HWDATA[3])    net  (fanout = 36)      3.427 r     6.483      ../../../rtl/cortexm0ds_logic.v(45)
 i2c/DUT_FIFO_TX/ramread0_syn_15                             path2reg                0.000       6.483
 Arrival time                                                                        6.483                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_15.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.084       2.159
 Required time                                                                       2.159            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.324ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      4.340 ns                                                        
 Start Point:             u_logic/V3qhu6_syn_11.clk (rising edge triggered by clock clk)  
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_15.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         4.561ns  (logic 0.235ns, net 4.326ns, 5% logic)                 
 Logic Levels:            2 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/V3qhu6_syn_11.clk (u_logic/SCLK)                    net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/V3qhu6_syn_11.q[0]                                  clk2q                   0.109 r     2.047
 u_logic/Bfjpw6_reg_syn_3270.d[0] (u_logic/Wvgax6)           net  (fanout = 32)      0.899 r     2.946      ../../../rtl/cortexm0ds_logic.v(1645)
 u_logic/Bfjpw6_reg_syn_3270.f[0]                            cell (LUT4)             0.126 r     3.072
 i2c/DUT_FIFO_TX/ramread0_syn_15.d[1] (u_logic/HWDATA[3])    net  (fanout = 36)      3.427 r     6.499      ../../../rtl/cortexm0ds_logic.v(45)
 i2c/DUT_FIFO_TX/ramread0_syn_15                             path2reg                0.000       6.499
 Arrival time                                                                        6.499                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_15.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.084       2.159
 Required time                                                                       2.159            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.340ns          

---------------------------------------------------------------------------------------------------------

Paths for end point RAM_DATA/ramread0_syn_57 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.194 ns                                                        
 Start Point:             u_logic/Tivhu6_syn_317.clk (rising edge triggered by clock clk) 
 End Point:               RAM_DATA/ramread0_syn_57.addra[5] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.439ns  (logic 0.109ns, net 0.330ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Tivhu6_syn_317.clk (u_logic/SCLK)                   net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Tivhu6_syn_317.q[0]                                 clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_57.addra[5] (RAMDATA_Interface/addr_reg[2]) net  (fanout = 4)       0.330 r     2.377      ../../../rtl/AHBlite_Block_RAM.v(56)
 RAM_DATA/ramread0_syn_57                                    path2reg (EMB)          0.000       2.377
 Arrival time                                                                        2.377                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_57.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.194ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.195 ns                                                        
 Start Point:             u_logic/Tivhu6_syn_315.clk (rising edge triggered by clock clk) 
 End Point:               RAM_DATA/ramread0_syn_57.addra[9] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.440ns  (logic 0.109ns, net 0.331ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Tivhu6_syn_315.clk (u_logic/SCLK)                   net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Tivhu6_syn_315.q[0]                                 clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_57.addra[9] (RAMDATA_Interface/addr_reg[6]) net  (fanout = 4)       0.331 r     2.378      ../../../rtl/AHBlite_Block_RAM.v(56)
 RAM_DATA/ramread0_syn_57                                    path2reg (EMB)          0.000       2.378
 Arrival time                                                                        2.378                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_57.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.195ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.203 ns                                                        
 Start Point:             RAMDATA_Interface/reg0_syn_63.clk (rising edge triggered by clock clk)
 End Point:               RAM_DATA/ramread0_syn_57.addra[11] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.448ns  (logic 0.109ns, net 0.339ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAMDATA_Interface/reg0_syn_63.clk (u_logic/SCLK)            net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 RAMDATA_Interface/reg0_syn_63.q[0]                          clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_57.addra[11] (RAMDATA_Interface/addr_reg[8]) net  (fanout = 4)       0.339 r     2.386      ../../../rtl/AHBlite_Block_RAM.v(56)
 RAM_DATA/ramread0_syn_57                                    path2reg (EMB)          0.000       2.386
 Arrival time                                                                        2.386                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_57.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.203ns          

---------------------------------------------------------------------------------------------------------

Paths for end point i2c/DUT_FIFO_TX/ramread0_syn_15 (59 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.199 ns                                                        
 Start Point:             i2c/DUT_FIFO_TX/reg3_syn_51.clk (rising edge triggered by clock clk)
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_15.b[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.357ns  (logic 0.109ns, net 0.248ns, 30% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/reg3_syn_51.clk (u_logic/SCLK)              net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 i2c/DUT_FIFO_TX/reg3_syn_51.q[0]                            clk2q                   0.109 r     2.047
 i2c/DUT_FIFO_TX/ramread0_syn_15.b[0] (i2c/DUT_FIFO_TX/wr_ptr[1]) net  (fanout = 8)       0.248 r     2.295      ../../../rtl/I2C/fifo.v(96)
 i2c/DUT_FIFO_TX/ramread0_syn_15                             path2reg                0.000       2.295
 Arrival time                                                                        2.295                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_15.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.147       2.096
 Required time                                                                       2.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.199ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      7.979 ns                                                        
 Start Point:             u_logic/Htmpw6_reg_syn_63.clk (rising edge triggered by clock clk)
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_15.b[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         8.200ns  (logic 0.525ns, net 7.675ns, 6% logic)                 
 Logic Levels:            3 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Htmpw6_reg_syn_63.clk (u_logic/SCLK)                net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Htmpw6_reg_syn_63.q[1]                              clk2q                   0.109 r     2.047
 u_logic/Glphu6_syn_4274.d[1] (u_logic/Htmpw6)               net  (fanout = 6)       0.417 r     2.464      ../../../rtl/cortexm0ds_logic.v(1593)
 u_logic/Glphu6_syn_4274.f[1]                                cell (LUT3)             0.179 r     2.643
 u_logic/Bfjpw6_reg_syn_3093.c[0] (u_logic/Glphu6_syn_473)   net  (fanout = 6)       0.320 r     2.963      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Bfjpw6_reg_syn_3093.f[0]                            cell (LUT5)             0.237 r     3.200
 i2c/DUT_FIFO_TX/ramread0_syn_15.b[1] (RealTankSoCBusMtx/HWDATAS0[1]) net  (fanout = 40)      6.938 r    10.138      ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v(257)
 i2c/DUT_FIFO_TX/ramread0_syn_15                             path2reg                0.000      10.138
 Arrival time                                                                       10.138                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_15.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.084       2.159
 Required time                                                                       2.159            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.979ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      8.264 ns                                                        
 Start Point:             u_logic/Mifpw6[1]_syn_5.clk (rising edge triggered by clock clk)
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_15.b[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         8.485ns  (logic 0.583ns, net 7.902ns, 6% logic)                 
 Logic Levels:            3 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Mifpw6[1]_syn_5.clk (u_logic/SCLK)                  net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Mifpw6[1]_syn_5.q[0]                                clk2q                   0.109 r     2.047
 u_logic/Glphu6_syn_4274.c[1] (u_logic/F3pax6)               net  (fanout = 2)       0.644 r     2.691      ../../../rtl/cortexm0ds_logic.v(1660)
 u_logic/Glphu6_syn_4274.f[1]                                cell (LUT3)             0.237 r     2.928
 u_logic/Bfjpw6_reg_syn_3093.c[0] (u_logic/Glphu6_syn_473)   net  (fanout = 6)       0.320 r     3.248      ../../../rtl/cortexm0ds_logic.v(164)
 u_logic/Bfjpw6_reg_syn_3093.f[0]                            cell (LUT5)             0.237 r     3.485
 i2c/DUT_FIFO_TX/ramread0_syn_15.b[1] (RealTankSoCBusMtx/HWDATAS0[1]) net  (fanout = 40)      6.938 r    10.423      ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v(257)
 i2c/DUT_FIFO_TX/ramread0_syn_15                             path2reg                0.000      10.423
 Arrival time                                                                       10.423                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_15.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.084       2.159
 Required time                                                                       2.159            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.264ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point Buzzer/TunePWM_BGM/reg0_syn_113 (114 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  10.244 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_113.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.392ns  (logic 3.428ns, net 5.964ns, 36% logic)                
 Logic Levels:            8 ( LUT4=4 LUT5=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_159.b[0] (Buzzer/BeatDecoder_BGM/beat[2]) net  (fanout = 17)      1.271 r     3.693      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_159.f[0]                        cell (LUT3)             0.431 r     4.124
 Buzzer/BeatCnt_BGM/reg0_syn_152.b[0] (Buzzer/BeatCnt_BGM/BeatCntParameter[12]) net  (fanout = 2)       0.603 r     4.727      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.431 r     5.158
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.465      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.889
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.504      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.912
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.219      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.627
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     8.083      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.491
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.281      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.705
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.161      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.366
 Buzzer/TunePWM_BGM/reg0_syn_113.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.159 r    11.525      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_113                             path2reg                0.143      11.668
 Arrival time                                                                       11.668                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_113.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.244ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  10.316 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_113.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.320ns  (logic 3.845ns, net 5.475ns, 41% logic)                
 Logic Levels:            9 ( LUT5=5 LUT4=4 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/rst_n_syn_158.b[1] (Buzzer/BeatDecoder_BGM/beat[2]) net  (fanout = 17)      0.771 r     3.193      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_158.f[1]                       cell (LUT5)             0.431 r     3.624
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[1] (Buzzer/BeatCnt_BGM/BeatCntParameter[25]) net  (fanout = 2)       0.456 r     4.080      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[1]                        cell (LUT5)             0.424 r     4.504
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_59) net  (fanout = 1)       0.158 r     4.662      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.424 r     5.086
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.393      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.817
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.432      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.840
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.147      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.555
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     8.011      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.419
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.209      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.633
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.089      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.294
 Buzzer/TunePWM_BGM/reg0_syn_113.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.159 r    11.453      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_113                             path2reg                0.143      11.596
 Arrival time                                                                       11.596                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_113.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.316ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  10.399 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_113.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.237ns  (logic 3.762ns, net 5.475ns, 40% logic)                
 Logic Levels:            9 ( LUT5=5 LUT4=4 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[1]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/rst_n_syn_158.c[1] (Buzzer/BeatDecoder_BGM/beat[3]) net  (fanout = 17)      0.771 r     3.193      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_158.f[1]                       cell (LUT5)             0.348 r     3.541
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[1] (Buzzer/BeatCnt_BGM/BeatCntParameter[25]) net  (fanout = 2)       0.456 r     3.997      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[1]                        cell (LUT5)             0.424 r     4.421
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_59) net  (fanout = 1)       0.158 r     4.579      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.424 r     5.003
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.310      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.734
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.349      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.757
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.064      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.472
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     7.928      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.336
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.126      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.550
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.006      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.211
 Buzzer/TunePWM_BGM/reg0_syn_113.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.159 r    11.370      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_113                             path2reg                0.143      11.513
 Arrival time                                                                       11.513                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_113.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.399ns          

---------------------------------------------------------------------------------------------------------

Paths for end point Buzzer/TunePWM_BGM/reg0_syn_104 (114 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  10.244 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_104.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.392ns  (logic 3.428ns, net 5.964ns, 36% logic)                
 Logic Levels:            8 ( LUT4=4 LUT5=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_159.b[0] (Buzzer/BeatDecoder_BGM/beat[2]) net  (fanout = 17)      1.271 r     3.693      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_159.f[0]                        cell (LUT3)             0.431 r     4.124
 Buzzer/BeatCnt_BGM/reg0_syn_152.b[0] (Buzzer/BeatCnt_BGM/BeatCntParameter[12]) net  (fanout = 2)       0.603 r     4.727      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.431 r     5.158
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.465      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.889
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.504      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.912
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.219      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.627
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     8.083      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.491
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.281      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.705
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.161      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.366
 Buzzer/TunePWM_BGM/reg0_syn_104.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.159 r    11.525      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_104                             path2reg                0.143      11.668
 Arrival time                                                                       11.668                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_104.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.244ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  10.316 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_104.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.320ns  (logic 3.845ns, net 5.475ns, 41% logic)                
 Logic Levels:            9 ( LUT5=5 LUT4=4 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/rst_n_syn_158.b[1] (Buzzer/BeatDecoder_BGM/beat[2]) net  (fanout = 17)      0.771 r     3.193      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_158.f[1]                       cell (LUT5)             0.431 r     3.624
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[1] (Buzzer/BeatCnt_BGM/BeatCntParameter[25]) net  (fanout = 2)       0.456 r     4.080      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[1]                        cell (LUT5)             0.424 r     4.504
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_59) net  (fanout = 1)       0.158 r     4.662      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.424 r     5.086
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.393      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.817
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.432      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.840
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.147      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.555
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     8.011      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.419
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.209      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.633
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.089      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.294
 Buzzer/TunePWM_BGM/reg0_syn_104.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.159 r    11.453      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_104                             path2reg                0.143      11.596
 Arrival time                                                                       11.596                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_104.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.316ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  10.399 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_104.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.237ns  (logic 3.762ns, net 5.475ns, 40% logic)                
 Logic Levels:            9 ( LUT5=5 LUT4=4 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[1]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/rst_n_syn_158.c[1] (Buzzer/BeatDecoder_BGM/beat[3]) net  (fanout = 17)      0.771 r     3.193      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_158.f[1]                       cell (LUT5)             0.348 r     3.541
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[1] (Buzzer/BeatCnt_BGM/BeatCntParameter[25]) net  (fanout = 2)       0.456 r     3.997      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[1]                        cell (LUT5)             0.424 r     4.421
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_59) net  (fanout = 1)       0.158 r     4.579      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.424 r     5.003
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.310      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.734
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.349      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.757
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.064      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.472
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     7.928      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.336
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.126      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.550
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.006      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.211
 Buzzer/TunePWM_BGM/reg0_syn_104.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.159 r    11.370      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_104                             path2reg                0.143      11.513
 Arrival time                                                                       11.513                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_104.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.399ns          

---------------------------------------------------------------------------------------------------------

Paths for end point Buzzer/TunePWM_BGM/reg0_syn_116 (114 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  10.351 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_116.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.285ns  (logic 3.428ns, net 5.857ns, 36% logic)                
 Logic Levels:            8 ( LUT4=4 LUT5=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_159.b[0] (Buzzer/BeatDecoder_BGM/beat[2]) net  (fanout = 17)      1.271 r     3.693      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_159.f[0]                        cell (LUT3)             0.431 r     4.124
 Buzzer/BeatCnt_BGM/reg0_syn_152.b[0] (Buzzer/BeatCnt_BGM/BeatCntParameter[12]) net  (fanout = 2)       0.603 r     4.727      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.431 r     5.158
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.465      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.889
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.504      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.912
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.219      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.627
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     8.083      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.491
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.281      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.705
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.161      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.366
 Buzzer/TunePWM_BGM/reg0_syn_116.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.052 r    11.418      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_116                             path2reg                0.143      11.561
 Arrival time                                                                       11.561                  (8 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_116.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.351ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  10.423 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_116.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.213ns  (logic 3.845ns, net 5.368ns, 41% logic)                
 Logic Levels:            9 ( LUT5=5 LUT4=4 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/rst_n_syn_158.b[1] (Buzzer/BeatDecoder_BGM/beat[2]) net  (fanout = 17)      0.771 r     3.193      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_158.f[1]                       cell (LUT5)             0.431 r     3.624
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[1] (Buzzer/BeatCnt_BGM/BeatCntParameter[25]) net  (fanout = 2)       0.456 r     4.080      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[1]                        cell (LUT5)             0.424 r     4.504
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_59) net  (fanout = 1)       0.158 r     4.662      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.424 r     5.086
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.393      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.817
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.432      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.840
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.147      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.555
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     8.011      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.419
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.209      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.633
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.089      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.294
 Buzzer/TunePWM_BGM/reg0_syn_116.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.052 r    11.346      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_116                             path2reg                0.143      11.489
 Arrival time                                                                       11.489                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_116.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.423ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  10.506 ns                                                       
 Start Point:             Buzzer/reg0_syn_48.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_116.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         9.130ns  (logic 3.762ns, net 5.368ns, 41% logic)                
 Logic Levels:            9 ( LUT5=5 LUT4=4 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_48.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_48.q[1]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/rst_n_syn_158.c[1] (Buzzer/BeatDecoder_BGM/beat[3]) net  (fanout = 17)      0.771 r     3.193      ../../../rtl/Buzzer/BeatDecoder.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_158.f[1]                       cell (LUT5)             0.348 r     3.541
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[1] (Buzzer/BeatCnt_BGM/BeatCntParameter[25]) net  (fanout = 2)       0.456 r     3.997      ../../../rtl/Buzzer/BeatCnt.v(2)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[1]                        cell (LUT5)             0.424 r     4.421
 Buzzer/BeatCnt_BGM/reg0_syn_152.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_59) net  (fanout = 1)       0.158 r     4.579      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_152.f[0]                        cell (LUT5)             0.424 r     5.003
 Buzzer/BeatCnt_BGM/rst_n_syn_162.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_62) net  (fanout = 1)       0.307 r     5.310      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_162.f[0]                       cell (LUT5)             0.424 r     5.734
 Buzzer/BeatCnt_BGM/reg0_syn_172.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_68) net  (fanout = 1)       0.615 r     6.349      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_172.f[1]                        cell (LUT4)             0.408 r     6.757
 Buzzer/BeatCnt_BGM/reg0_syn_166.a[1] (Buzzer/BeatCnt_BGM/rst_n_syn_73) net  (fanout = 1)       0.307 r     7.064      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/reg0_syn_166.f[1]                        cell (LUT4)             0.408 r     7.472
 Buzzer/BeatCnt_BGM/rst_n_syn_176.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_78) net  (fanout = 1)       0.456 r     7.928      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/BeatCnt_BGM/rst_n_syn_176.f[0]                       cell (LUT4)             0.408 r     8.336
 differentiator/filter/reg22_syn_47.a[0] (Buzzer/BeatCnt_BGM/rst_n_syn_108) net  (fanout = 3)       0.790 r     9.126      ../../../rtl/Buzzer/BeatCnt.v(1)
 differentiator/filter/reg22_syn_47.f[0]                     cell (LUT5)             0.424 r     9.550
 Buzzer/BeatCnt_BGM/rst_n_syn_170.d[1] (Buzzer/BuzzerCtr_BGM/mux2_syn_13) net  (fanout = 3)       0.456 r    10.006      ../../../rtl/Buzzer/BuzzerCtr.v(30)
 Buzzer/BeatCnt_BGM/rst_n_syn_170.f[1]                       cell (LUT4)             0.205 r    10.211
 Buzzer/TunePWM_BGM/reg0_syn_116.sr (Buzzer/BeatCnt_BGM/rst_n) net  (fanout = 29)      1.052 r    11.263      ../../../rtl/Buzzer/BeatCnt.v(1)
 Buzzer/TunePWM_BGM/reg0_syn_116                             path2reg                0.143      11.406
 Arrival time                                                                       11.406                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_116.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              10.506ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_spi_master/u_txfifo/reg0_syn_1689 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.091 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_429.clk (rising edge triggered by clock clk)
 End Point:               u_spi_master/u_txfifo/reg0_syn_1689.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.452ns  (logic 0.196ns, net 0.256ns, 43% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Qijpw6_reg_syn_429.clk (u_logic/SCLK)               net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_429.q[0]                             clk2q                   0.109 r     2.047
 u_spi_master/u_txfifo/reg0_syn_1689.sr (LCD_RST_dup_69)     net  (fanout = 30)      0.256 r     2.303      ../../../rtl/SDR_Pad.v(13)
 u_spi_master/u_txfifo/reg0_syn_1689                         path2reg                0.087       2.390
 Arrival time                                                                        2.390                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_spi_master/u_txfifo/reg0_syn_1689.clk (u_logic/SCLK)      net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.084       2.299
 Required time                                                                       2.299            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.091ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_spi_master/u_axiregs/reg1_syn_182 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.091 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_429.clk (rising edge triggered by clock clk)
 End Point:               u_spi_master/u_axiregs/reg1_syn_182.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.452ns  (logic 0.196ns, net 0.256ns, 43% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Qijpw6_reg_syn_429.clk (u_logic/SCLK)               net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_429.q[0]                             clk2q                   0.109 r     2.047
 u_spi_master/u_axiregs/reg1_syn_182.sr (LCD_RST_dup_69)     net  (fanout = 30)      0.256 r     2.303      ../../../rtl/SDR_Pad.v(13)
 u_spi_master/u_axiregs/reg1_syn_182                         path2reg                0.087       2.390
 Arrival time                                                                        2.390                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_spi_master/u_axiregs/reg1_syn_182.clk (u_logic/SCLK)      net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.084       2.299
 Required time                                                                       2.299            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.091ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Glphu6_syn_3964 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.091 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_429.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Glphu6_syn_3964.sr (rising edge triggered by clock clk) 
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.452ns  (logic 0.196ns, net 0.256ns, 43% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Qijpw6_reg_syn_429.clk (u_logic/SCLK)               net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_429.q[0]                             clk2q                   0.109 r     2.047
 u_logic/Glphu6_syn_3964.sr (LCD_RST_dup_69)                 net  (fanout = 30)      0.256 r     2.303      ../../../rtl/SDR_Pad.v(13)
 u_logic/Glphu6_syn_3964                                     path2reg                0.087       2.390
 Arrival time                                                                        2.390                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Glphu6_syn_3964.clk (u_logic/SCLK)                  net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.084       2.299
 Required time                                                                       2.299            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.091ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: rgmii_rxcl                                               
Clock = rgmii_rxcl, period 8ns, rising at 0ns, falling at 4ns

316 endpoints analyzed totally, and 8780 paths analyzed
8 errors detected : 8 setup errors (TNS = -34.127), 0 hold errors (TNS = 0.000)
Minimum period is 17.742ns
---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg0_syn_54 (3 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.871 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_54.a[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         7.317ns  (logic 5.544ns, net 1.773ns, 75% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.674       2.334      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.205       2.539                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.539      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.539                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       6.082      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       6.082
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[0]                       clk2q                   3.960 r    10.042
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_37.a[1] (ethernet/Ethernet_TX_Inst/rddata_fifo2[0]) net  (fanout = 2)       0.456 r    10.498      ../../../rtl/ethernet/Ethernet_TX.v(7)
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_37.fx[0]           cell (LUT5)             0.618 r    11.116
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.a[1] (ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_3) net  (fanout = 1)       0.714 r    11.830      ../../../rtl/ethernet/Ethernet_TX.v(16)
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.f[1]            cell (LUT5)             0.424 r    12.254
 ethernet/Ethernet_TX_Inst/reg0_syn_54.a[0] (ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_9) net  (fanout = 1)       0.603 r    12.857      ../../../rtl/ethernet/Ethernet_TX.v(16)
 ethernet/Ethernet_TX_Inst/reg0_syn_54                       path2reg0 (LUT4)        0.542      13.399
 Arrival time                                                                       13.399                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_54.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.871ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -4.871 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_54.a[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         7.317ns  (logic 5.544ns, net 1.773ns, 75% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.674       2.334      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.205       2.539                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.539      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.539                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       6.082      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       6.082
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[0]                       clk2q                   3.960 r    10.042
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_37.a[0] (ethernet/Ethernet_TX_Inst/rddata_fifo2[0]) net  (fanout = 2)       0.456 r    10.498      ../../../rtl/ethernet/Ethernet_TX.v(7)
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_37.fx[0]           cell (LUT5)             0.618 r    11.116
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.a[1] (ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_3) net  (fanout = 1)       0.714 r    11.830      ../../../rtl/ethernet/Ethernet_TX.v(16)
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.f[1]            cell (LUT5)             0.424 r    12.254
 ethernet/Ethernet_TX_Inst/reg0_syn_54.a[0] (ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_9) net  (fanout = 1)       0.603 r    12.857      ../../../rtl/ethernet/Ethernet_TX.v(16)
 ethernet/Ethernet_TX_Inst/reg0_syn_54                       path2reg0 (LUT4)        0.542      13.399
 Arrival time                                                                       13.399                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_54.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.871ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.616 ns                                                        
 Start Point:             ethernet/fifo1/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_54.a[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.062ns  (logic 4.933ns, net 1.129ns, 81% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.674       2.334      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.205       2.539                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.539      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.539                    
 ethernet/fifo1/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       6.082      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       6.082
---------------------------------------------------------------------------------------------------------
 ethernet/fifo1/fifo_inst_syn_2.doa[0]                       clk2q                   3.960 r    10.042
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.b[1] (ethernet/Ethernet_TX_Inst/rddata_fifo1[0]) net  (fanout = 1)       0.526 r    10.568      ../../../rtl/ethernet/Ethernet_TX.v(6)
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.f[1]            cell (LUT5)             0.431 r    10.999
 ethernet/Ethernet_TX_Inst/reg0_syn_54.a[0] (ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_9) net  (fanout = 1)       0.603 r    11.602      ../../../rtl/ethernet/Ethernet_TX.v(16)
 ethernet/Ethernet_TX_Inst/reg0_syn_54                       path2reg0 (LUT4)        0.542      12.144
 Arrival time                                                                       12.144                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_54.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.616ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg0_syn_48 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.465 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_48.a[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.911ns  (logic 5.334ns, net 1.577ns, 77% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.674       2.334      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.205       2.539                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.539      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.539                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       6.082      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       6.082
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[1]                       clk2q                   3.960 r    10.042
 ethernet/Ethernet_TX_Inst/mux50_syn_915.a[0] (ethernet/Ethernet_TX_Inst/rddata_fifo2[1]) net  (fanout = 1)       0.468 r    10.510      ../../../rtl/ethernet/Ethernet_TX.v(7)
 ethernet/Ethernet_TX_Inst/mux50_syn_915.f[0]                cell (LUT5)             0.424 r    10.934
 ethernet/Ethernet_TX_Inst/reg0_syn_45.a[0] (ethernet/Ethernet_TX_Inst/mux50_syn_765) net  (fanout = 1)       0.594 r    11.528      ../../../rtl/ethernet/Ethernet_TX.v(236)
 ethernet/Ethernet_TX_Inst/reg0_syn_45.f[0]                  cell (LUT5)             0.424 r    11.952
 ethernet/Ethernet_TX_Inst/reg0_syn_48.a[0] (ethernet/Ethernet_TX_Inst/mux50_syn_769) net  (fanout = 1)       0.515 r    12.467      ../../../rtl/ethernet/Ethernet_TX.v(236)
 ethernet/Ethernet_TX_Inst/reg0_syn_48                       path2reg0 (LUT4)        0.526      12.993
 Arrival time                                                                       12.993                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_48.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.465ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.359 ns                                                        
 Start Point:             ethernet/fifo1/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_48.a[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         5.805ns  (logic 4.834ns, net 0.971ns, 83% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.674       2.334      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.205       2.539                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.539      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.539                    
 ethernet/fifo1/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       6.082      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       6.082
---------------------------------------------------------------------------------------------------------
 ethernet/fifo1/fifo_inst_syn_2.doa[1]                       clk2q                   3.960 r    10.042
 ethernet/Ethernet_TX_Inst/reg0_syn_45.c[0] (ethernet/Ethernet_TX_Inst/rddata_fifo1[1]) net  (fanout = 1)       0.456 r    10.498      ../../../rtl/ethernet/Ethernet_TX.v(6)
 ethernet/Ethernet_TX_Inst/reg0_syn_45.f[0]                  cell (LUT5)             0.348 r    10.846
 ethernet/Ethernet_TX_Inst/reg0_syn_48.a[0] (ethernet/Ethernet_TX_Inst/mux50_syn_769) net  (fanout = 1)       0.515 r    11.361      ../../../rtl/ethernet/Ethernet_TX.v(236)
 ethernet/Ethernet_TX_Inst/reg0_syn_48                       path2reg0 (LUT4)        0.526      11.887
 Arrival time                                                                       11.887                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_48.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.359ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg0_syn_43 (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.415 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_43.a[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.861ns  (logic 5.362ns, net 1.499ns, 78% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.674       2.334      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.205       2.539                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.539      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.539                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       6.082      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       6.082
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[7]                       clk2q                   3.960 r    10.042
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_82.a[1] (ethernet/Ethernet_TX_Inst/rddata_fifo2[7]) net  (fanout = 1)       0.456 r    10.498      ../../../rtl/ethernet/Ethernet_TX.v(7)
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_82.f[1]          cell (LUT3)             0.408 r    10.906
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_160.d[0] (ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_10) net  (fanout = 1)       0.515 r    11.421                    
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_160.f[0]           cell (LUT3)             0.262 r    11.683
 ethernet/Ethernet_TX_Inst/reg0_syn_43.a[1] (ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_17) net  (fanout = 2)       0.528 r    12.211      ../../../rtl/ethernet/Ethernet_TX.v(10)
 ethernet/Ethernet_TX_Inst/reg0_syn_43                       path2reg0 (LUT5)        0.732      12.943
 Arrival time                                                                       12.943                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_43.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.415ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -4.415 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_43.a[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.861ns  (logic 5.362ns, net 1.499ns, 78% logic)                
 Logic Levels:            3 ( LUT3=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.674       2.334      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.205       2.539                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.539      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.539                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       6.082      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       6.082
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[7]                       clk2q                   3.960 r    10.042
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_82.a[1] (ethernet/Ethernet_TX_Inst/rddata_fifo2[7]) net  (fanout = 1)       0.456 r    10.498      ../../../rtl/ethernet/Ethernet_TX.v(7)
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_82.f[1]          cell (LUT3)             0.408 r    10.906
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_160.d[0] (ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_10) net  (fanout = 1)       0.515 r    11.421                    
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_160.f[0]           cell (LUT3)             0.262 r    11.683
 ethernet/Ethernet_TX_Inst/reg0_syn_43.a[0] (ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_17) net  (fanout = 2)       0.528 r    12.211      ../../../rtl/ethernet/Ethernet_TX.v(10)
 ethernet/Ethernet_TX_Inst/reg0_syn_43                       path2reg0 (LUT5)        0.732      12.943
 Arrival time                                                                       12.943                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_43.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.415ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.300 ns                                                        
 Start Point:             ethernet/fifo1/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_43.b[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         5.746ns  (logic 4.822ns, net 0.924ns, 83% logic)                
 Logic Levels:            2 ( LUT5=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.674       2.334      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.205       2.539                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.539      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.539                    
 ethernet/fifo1/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       6.082      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       6.082
---------------------------------------------------------------------------------------------------------
 ethernet/fifo1/fifo_inst_syn_2.doa[7]                       clk2q                   3.960 r    10.042
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_82.d[0] (ethernet/Ethernet_TX_Inst/rddata_fifo1[7]) net  (fanout = 1)       0.468 r    10.510      ../../../rtl/ethernet/Ethernet_TX.v(6)
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_82.f[0]          cell (LUT3)             0.205 r    10.715
 ethernet/Ethernet_TX_Inst/reg0_syn_43.b[1] (ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_19) net  (fanout = 2)       0.456 r    11.171      ../../../rtl/ethernet/Ethernet_TX.v(10)
 ethernet/Ethernet_TX_Inst/reg0_syn_43                       path2reg0 (LUT5)        0.657      11.828
 Arrival time                                                                       11.828                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_43.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.300ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ethernet/Ethernet_TX_Inst/reg3_syn_177 (9 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.375 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/reg3_syn_177.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_177.d[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.325ns, net 0.111ns, 74% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/reg3_syn_177.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/reg3_syn_177.q[0]                 clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/reg3_syn_177.d[1] (ethernet/Ethernet_TX_Inst/crc[18]) net  (fanout = 2)       0.111 r     8.157      ../../../rtl/ethernet/Ethernet_TX.v(28)
 ethernet/Ethernet_TX_Inst/reg3_syn_177                      path2reg1 (LUT4)        0.216       8.373
 Arrival time                                                                        8.373                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_177.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.389       7.998
 Required time                                                                       7.998            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.375ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.244 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/reg3_syn_173.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_177.b[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         1.353ns  (logic 0.579ns, net 0.774ns, 42% logic)                
 Logic Levels:            2 ( LUT4=2 )                                                    

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/reg3_syn_173.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/reg3_syn_173.q[0]                 clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/mux50_syn_940.c[1] (ethernet/Ethernet_TX_Inst/crc[24]) net  (fanout = 1)       0.438 r     8.484      ../../../rtl/ethernet/Ethernet_TX.v(28)
 ethernet/Ethernet_TX_Inst/mux50_syn_940.f[1]                cell (LUT4)             0.151 r     8.635
 ethernet/Ethernet_TX_Inst/reg3_syn_177.b[1] (ethernet/Ethernet_TX_Inst/mux50_syn_750) net  (fanout = 6)       0.336 r     8.971      ../../../rtl/ethernet/Ethernet_TX.v(236)
 ethernet/Ethernet_TX_Inst/reg3_syn_177                      path2reg1 (LUT4)        0.319       9.290
 Arrival time                                                                        9.290                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_177.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.341       8.046
 Required time                                                                       8.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.244ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.274 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/reg0_syn_51.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_177.a[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         1.383ns  (logic 0.791ns, net 0.592ns, 57% logic)                
 Logic Levels:            2 ( LUT4=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/reg0_syn_51.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/reg0_syn_51.q[1]                  clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/mux50_syn_918.a[1] (ethernet/Ethernet_TX_Inst/E_TXD[3]) net  (fanout = 5)       0.232 r     8.278      ../../../rtl/ethernet/Ethernet_TX.v(10)
 ethernet/Ethernet_TX_Inst/mux50_syn_918.f[1]                cell (LUT3)             0.316 r     8.594
 ethernet/Ethernet_TX_Inst/reg3_syn_177.a[1] (ethernet/Ethernet_TX_Inst/mux50_syn_756) net  (fanout = 4)       0.360 r     8.954      ../../../rtl/ethernet/Ethernet_TX.v(236)
 ethernet/Ethernet_TX_Inst/reg3_syn_177                      path2reg1 (LUT4)        0.366       9.320
 Arrival time                                                                        9.320                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_177.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.341       8.046
 Required time                                                                       8.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.274ns          

---------------------------------------------------------------------------------------------------------

Paths for end point SNR_reader/SNR_reg_b1_n299_syn_25 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.427 ns                                                        
 Start Point:             pwm_dac/idx_b4_n412_syn_29.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               SNR_reader/SNR_reg_b1_n299_syn_25.mi[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.536ns  (logic 0.204ns, net 0.332ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 pwm_dac/idx_b4_n412_syn_29.clk (rgmii_rxc_syn_4)            net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 pwm_dac/idx_b4_n412_syn_29.q[0]                             clk2q                   0.109 r     8.046
 SNR_reader/SNR_reg_b1_n299_syn_25.mi[0] (ethernet/u1/gmii_txd_r[7]) net  (fanout = 1)       0.332 r     8.378      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(37)
 SNR_reader/SNR_reg_b1_n299_syn_25                           path2reg0               0.095       8.473
 Arrival time                                                                        8.473                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 SNR_reader/SNR_reg_b1_n299_syn_25.clk (rgmii_rxc_syn_4)     net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.341       8.046
 Required time                                                                       8.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.427ns          

---------------------------------------------------------------------------------------------------------

Paths for end point SNR_reader/SNR_reg_b1_n292_syn_49 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.465 ns                                                        
 Start Point:             pwm_dac/idx_b4_n404_syn_52.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               SNR_reader/SNR_reg_b1_n292_syn_49.mi[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.574ns  (logic 0.204ns, net 0.370ns, 35% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 pwm_dac/idx_b4_n404_syn_52.clk (rgmii_rxc_syn_4)            net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 pwm_dac/idx_b4_n404_syn_52.q[0]                             clk2q                   0.109 r     8.046
 SNR_reader/SNR_reg_b1_n292_syn_49.mi[0] (ethernet/u1/gmii_tx_en_r) net  (fanout = 2)       0.370 r     8.416      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(38)
 SNR_reader/SNR_reg_b1_n292_syn_49                           path2reg0               0.095       8.511
 Arrival time                                                                        8.511                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 SNR_reader/SNR_reg_b1_n292_syn_49.clk (rgmii_rxc_syn_4)     net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.341       8.046
 Required time                                                                       8.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.465ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point rgmii_td[2]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.940 ns                                                        
 Start Point:             pwm_dac/idx_b4_n411_syn_31.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               rgmii_td[2]_syn_2.rst (rising edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.550ns  (logic 0.146ns, net 1.404ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.831       1.831                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.831      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.831                    
 pwm_dac/idx_b4_n411_syn_31.clk (rgmii_rxc_syn_4)            net                     3.322       5.153      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       9.153
---------------------------------------------------------------------------------------------------------
 pwm_dac/idx_b4_n411_syn_31.q[0]                             clk2q                   0.146 r     9.299
 rgmii_td[2]_syn_2.rst (ethernet/u1/tx_reset_sync)           net  (fanout = 19)      1.404 r    10.703      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(35)
 rgmii_td[2]_syn_2                                           path2reg                0.000      10.703
 Arrival time                                                                       10.703                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.493       1.493                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.605       2.098      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.184       2.282                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.282      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.282                    
 rgmii_td[2]_syn_2.osclk (ethernet/u1/gmii_rx_clk_in_syn_3)  net                     2.993       5.275      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 capture clock edge                                                                  8.000      13.275
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      13.305
 clock uncertainty                                                                  -0.000      13.305
 clock recovergence pessimism                                                        0.338      13.643
 Required time                                                                      13.643            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.940ns          

---------------------------------------------------------------------------------------------------------

Paths for end point rgmii_txc_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.940 ns                                                        
 Start Point:             pwm_dac/idx_b4_n411_syn_31.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               rgmii_txc_syn_2.rst (rising edge triggered by clock rgmii_rxcl) 
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.550ns  (logic 0.146ns, net 1.404ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.831       1.831                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.831      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.831                    
 pwm_dac/idx_b4_n411_syn_31.clk (rgmii_rxc_syn_4)            net                     3.322       5.153      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       9.153
---------------------------------------------------------------------------------------------------------
 pwm_dac/idx_b4_n411_syn_31.q[0]                             clk2q                   0.146 r     9.299
 rgmii_txc_syn_2.rst (ethernet/u1/tx_reset_sync)             net  (fanout = 19)      1.404 r    10.703      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(35)
 rgmii_txc_syn_2                                             path2reg                0.000      10.703
 Arrival time                                                                       10.703                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.493       1.493                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.605       2.098      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.184       2.282                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.282      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.282                    
 rgmii_txc_syn_2.osclk (ethernet/u1/gmii_rx_clk_in_syn_3)    net                     2.993       5.275      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 capture clock edge                                                                  8.000      13.275
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      13.305
 clock uncertainty                                                                  -0.000      13.305
 clock recovergence pessimism                                                        0.338      13.643
 Required time                                                                      13.643            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.940ns          

---------------------------------------------------------------------------------------------------------

Paths for end point rgmii_td[0]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  3.137 ns                                                        
 Start Point:             pwm_dac/idx_b4_n411_syn_31.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               rgmii_td[0]_syn_2.rst (rising edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.353ns  (logic 0.146ns, net 1.207ns, 10% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.831       1.831                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.831      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.831                    
 pwm_dac/idx_b4_n411_syn_31.clk (rgmii_rxc_syn_4)            net                     3.322       5.153      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       9.153
---------------------------------------------------------------------------------------------------------
 pwm_dac/idx_b4_n411_syn_31.q[0]                             clk2q                   0.146 r     9.299
 rgmii_td[0]_syn_2.rst (ethernet/u1/tx_reset_sync)           net  (fanout = 19)      1.207 r    10.506      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(35)
 rgmii_td[0]_syn_2                                           path2reg                0.000      10.506
 Arrival time                                                                       10.506                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.493       1.493                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[0] (rgmii_rxc_dup_1)     net                     0.605       2.098      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[0]                       cell (LUT1)             0.184       2.282                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.282      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.282                    
 rgmii_td[0]_syn_2.osclk (ethernet/u1/gmii_rx_clk_in_syn_3)  net                     2.993       5.275      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 capture clock edge                                                                  8.000      13.275
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      13.305
 clock uncertainty                                                                  -0.000      13.305
 clock recovergence pessimism                                                        0.338      13.643
 Required time                                                                      13.643            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.137ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ethernet/Ethernet_TX_Inst/reg3_syn_188 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.369 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_188.sr (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.670ns  (logic 0.196ns, net 0.474ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.q[0]             clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/reg3_syn_188.sr (ethernet/Ethernet_TX_Inst/crc_rst) net  (fanout = 22)      0.474 r     8.520      ../../../rtl/ethernet/Ethernet_TX.v(24)
 ethernet/Ethernet_TX_Inst/reg3_syn_188                      path2reg                0.087       8.607
 Arrival time                                                                        8.607                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_188.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       8.579
 clock uncertainty                                                                   0.000       8.579
 clock recovergence pessimism                                                       -0.341       8.238
 Required time                                                                       8.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.369ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg3_syn_168 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.369 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_168.sr (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.670ns  (logic 0.196ns, net 0.474ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.q[0]             clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/reg3_syn_168.sr (ethernet/Ethernet_TX_Inst/crc_rst) net  (fanout = 22)      0.474 r     8.520      ../../../rtl/ethernet/Ethernet_TX.v(24)
 ethernet/Ethernet_TX_Inst/reg3_syn_168                      path2reg                0.087       8.607
 Arrival time                                                                        8.607                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_168.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       8.579
 clock uncertainty                                                                   0.000       8.579
 clock recovergence pessimism                                                       -0.341       8.238
 Required time                                                                       8.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.369ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg3_syn_182 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.369 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_182.sr (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.670ns  (logic 0.196ns, net 0.474ns, 29% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.q[0]             clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/reg3_syn_182.sr (ethernet/Ethernet_TX_Inst/crc_rst) net  (fanout = 22)      0.474 r     8.520      ../../../rtl/ethernet/Ethernet_TX.v(24)
 ethernet/Ethernet_TX_Inst/reg3_syn_182                      path2reg                0.087       8.607
 Arrival time                                                                        8.607                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_182.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       8.579
 clock uncertainty                                                                   0.000       8.579
 clock recovergence pessimism                                                       -0.341       8.238
 Required time                                                                       8.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.369ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 96.31%)
Timing violations: 17 setup errors, and 0 hold errors.
Minimal setup slack: -38.327, minimal hold slack: 0.091

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk (50.0MHz)                                 58.327ns      17.145MHz        0.326ns      2342     -661.437ns
	  filter_clkl (500.0KHz)                         1.947us     513.483KHz        0.326ns       318        0.000ns
	  rgmii_rxcl (125.0MHz)                         17.742ns      56.363MHz        1.500ns        73      -34.127ns
	  adc_clkl (16.0MHz)                             2.230ns     448.430MHz        0.326ns        19        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	ledwater/light_clk_syn_6
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2

	Exceptions:
		Check Type:	MAX
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		              0     set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ]         
		             19     set_false_path -from [ get_clocks {clk} ] -to [ get_clocks {adc_clkl} ]         
		              2     set_false_path -from [ get_clocks {clk} ] -to [ get_clocks {filter_clkl} ]      
		             11     set_false_path -from [ get_clocks {filter_clkl} ] -to [ get_clocks {clk} ]      
		             72     set_false_path -from [ get_clocks {filter_clkl} ] -to [ get_clocks {rgmii_rxcl} ]

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		              0     set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ]         
		             19     set_false_path -from [ get_clocks {clk} ] -to [ get_clocks {adc_clkl} ]         
		              2     set_false_path -from [ get_clocks {clk} ] -to [ get_clocks {filter_clkl} ]      
		             11     set_false_path -from [ get_clocks {filter_clkl} ] -to [ get_clocks {clk} ]      
		             72     set_false_path -from [ get_clocks {filter_clkl} ] -to [ get_clocks {rgmii_rxcl} ]

---------------------------------------------------------------------------------------------------------
