{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709813105211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709813105215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 12:05:05 2024 " "Processing started: Thu Mar 07 12:05:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709813105215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813105215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813105215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709813105754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709813105754 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813112897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:15 Progress: Loading group_proj/unsaved.qsys " "2024.03.07.12:05:15 Progress: Loading group_proj/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813115789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:16 Progress: Reading input file " "2024.03.07.12:05:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813116417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:16 Progress: Adding clk \[clock_source 18.1\] " "2024.03.07.12:05:16 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813116490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:16 Progress: Parameterizing module clk " "2024.03.07.12:05:16 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813116982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:16 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.03.07.12:05:16 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813116983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module cpu " "2024.03.07.12:05:17 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding i2c_0 \[altera_avalon_i2c 18.1\] " "2024.03.07.12:05:17 Progress: Adding i2c_0 \[altera_avalon_i2c 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module i2c_0 " "2024.03.07.12:05:17 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding in_H \[altera_avalon_pio 18.1\] " "2024.03.07.12:05:17 Progress: Adding in_H \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module in_H " "2024.03.07.12:05:17 Progress: Parameterizing module in_H" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding in_L \[altera_avalon_pio 18.1\] " "2024.03.07.12:05:17 Progress: Adding in_L \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module in_L " "2024.03.07.12:05:17 Progress: Parameterizing module in_L" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.03.07.12:05:17 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module jtag_uart " "2024.03.07.12:05:17 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding led \[altera_avalon_pio 18.1\] " "2024.03.07.12:05:17 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module led " "2024.03.07.12:05:17 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding nios_custom_instr_floating_point_2_0 \[altera_nios_custom_instr_floating_point_2 18.1\] " "2024.03.07.12:05:17 Progress: Adding nios_custom_instr_floating_point_2_0 \[altera_nios_custom_instr_floating_point_2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module nios_custom_instr_floating_point_2_0 " "2024.03.07.12:05:17 Progress: Parameterizing module nios_custom_instr_floating_point_2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2024.03.07.12:05:17 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module onchip_memory " "2024.03.07.12:05:17 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding out0 \[altera_avalon_pio 18.1\] " "2024.03.07.12:05:17 Progress: Adding out0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module out0 " "2024.03.07.12:05:17 Progress: Parameterizing module out0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding out1 \[altera_avalon_pio 18.1\] " "2024.03.07.12:05:17 Progress: Adding out1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module out1 " "2024.03.07.12:05:17 Progress: Parameterizing module out1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding sample_clk \[altera_avalon_pio 18.1\] " "2024.03.07.12:05:17 Progress: Adding sample_clk \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module sample_clk " "2024.03.07.12:05:17 Progress: Parameterizing module sample_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2024.03.07.12:05:17 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module timer " "2024.03.07.12:05:17 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.03.07.12:05:17 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module timer_0 " "2024.03.07.12:05:17 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Adding vic_0 \[altera_vic 18.1\] " "2024.03.07.12:05:17 Progress: Adding vic_0 \[altera_vic 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing module vic_0 " "2024.03.07.12:05:17 Progress: Parameterizing module vic_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Building connections " "2024.03.07.12:05:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Parameterizing connections " "2024.03.07.12:05:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:17 Progress: Validating " "2024.03.07.12:05:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813117817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.03.07.12:05:19 Progress: Done reading input file " "2024.03.07.12:05:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813119677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.in_H: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813121683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.in_L: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813121683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Unsaved.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813121684 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.nios_custom_instr_floating_point_2_0: Root function requires ram initialization " "Unsaved.nios_custom_instr_floating_point_2_0: Root function requires ram initialization" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813121684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813122208 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Unsaved: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813129657 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Unsaved: \"No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813129657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"unsaved\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"unsaved\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_0: \"unsaved\" instantiated altera_avalon_i2c \"i2c_0\" " "I2c_0: \"unsaved\" instantiated altera_avalon_i2c \"i2c_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: Starting RTL generation for module 'unsaved_in_H' " "In_H: Starting RTL generation for module 'unsaved_in_H'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_in_H --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0003_in_H_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0003_in_H_gen//unsaved_in_H_component_configuration.pl  --do_build_sim=0  \] " "In_H:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_in_H --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0003_in_H_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0003_in_H_gen//unsaved_in_H_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: Done RTL generation for module 'unsaved_in_H' " "In_H: Done RTL generation for module 'unsaved_in_H'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_H: \"unsaved\" instantiated altera_avalon_pio \"in_H\" " "In_H: \"unsaved\" instantiated altera_avalon_pio \"in_H\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'unsaved_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0004_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0004_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0004_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0004_jtag_uart_gen//unsaved_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'unsaved_jtag_uart' " "Jtag_uart: Done RTL generation for module 'unsaved_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'unsaved_led' " "Led: Starting RTL generation for module 'unsaved_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0005_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0005_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_led --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0005_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0005_led_gen//unsaved_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'unsaved_led' " "Led: Done RTL generation for module 'unsaved_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"unsaved\" instantiated altera_avalon_pio \"led\" " "Led: \"unsaved\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813131947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_custom_instr_floating_point_2_0: \"unsaved\" instantiated altera_nios_custom_instr_floating_point_2 \"nios_custom_instr_floating_point_2_0\" " "Nios_custom_instr_floating_point_2_0: \"unsaved\" instantiated altera_nios_custom_instr_floating_point_2 \"nios_custom_instr_floating_point_2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813132887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'unsaved_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813132893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0006_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0006_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=unsaved_onchip_memory --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0006_onchip_memory_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0006_onchip_memory_gen//unsaved_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813132894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'unsaved_onchip_memory' " "Onchip_memory: Done RTL generation for module 'unsaved_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"unsaved\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: Starting RTL generation for module 'unsaved_out0' " "Out0: Starting RTL generation for module 'unsaved_out0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_out0 --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0007_out0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0007_out0_gen//unsaved_out0_component_configuration.pl  --do_build_sim=0  \] " "Out0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_out0 --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0007_out0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0007_out0_gen//unsaved_out0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: Done RTL generation for module 'unsaved_out0' " "Out0: Done RTL generation for module 'unsaved_out0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out0: \"unsaved\" instantiated altera_avalon_pio \"out0\" " "Out0: \"unsaved\" instantiated altera_avalon_pio \"out0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sample_clk: Starting RTL generation for module 'unsaved_sample_clk' " "Sample_clk: Starting RTL generation for module 'unsaved_sample_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sample_clk:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_sample_clk --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0008_sample_clk_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0008_sample_clk_gen//unsaved_sample_clk_component_configuration.pl  --do_build_sim=0  \] " "Sample_clk:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_sample_clk --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0008_sample_clk_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0008_sample_clk_gen//unsaved_sample_clk_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sample_clk: Done RTL generation for module 'unsaved_sample_clk' " "Sample_clk: Done RTL generation for module 'unsaved_sample_clk'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sample_clk: \"unsaved\" instantiated altera_avalon_pio \"sample_clk\" " "Sample_clk: \"unsaved\" instantiated altera_avalon_pio \"sample_clk\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'unsaved_timer' " "Timer: Starting RTL generation for module 'unsaved_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0009_timer_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0009_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0009_timer_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0009_timer_gen//unsaved_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'unsaved_timer' " "Timer: Done RTL generation for module 'unsaved_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"unsaved\" instantiated altera_avalon_timer \"timer\" " "Timer: \"unsaved\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'unsaved_timer_0' " "Timer_0: Starting RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0010_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0010_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0010_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0010_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'unsaved_timer_0' " "Timer_0: Done RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813133929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_0: \"unsaved\" instantiated altera_vic \"vic_0\" " "Vic_0: \"unsaved\" instantiated altera_vic \"vic_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813134896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_translator: \"unsaved\" instantiated altera_customins_master_translator \"cpu_custom_instruction_master_translator\" " "Cpu_custom_instruction_master_translator: \"unsaved\" instantiated altera_customins_master_translator \"cpu_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813134897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_comb_xconnect: \"unsaved\" instantiated altera_customins_xconnect \"cpu_custom_instruction_master_comb_xconnect\" " "Cpu_custom_instruction_master_comb_xconnect: \"unsaved\" instantiated altera_customins_xconnect \"cpu_custom_instruction_master_comb_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813134904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_comb_slave_translator0: \"unsaved\" instantiated altera_customins_slave_translator \"cpu_custom_instruction_master_comb_slave_translator0\" " "Cpu_custom_instruction_master_comb_slave_translator0: \"unsaved\" instantiated altera_customins_slave_translator \"cpu_custom_instruction_master_comb_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813134906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_custom_instruction_master_multi_xconnect: \"unsaved\" instantiated altera_customins_xconnect \"cpu_custom_instruction_master_multi_xconnect\" " "Cpu_custom_instruction_master_multi_xconnect: \"unsaved\" instantiated altera_customins_xconnect \"cpu_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813134910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813147529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813147977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813148456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813148910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813149369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813149841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813150295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813150742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813151193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813151648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813152095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813152547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813152986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813159258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813159261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813159265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_cpu_cpu' " "Cpu: Starting RTL generation for module 'unsaved_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813159275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0017_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0017_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=unsaved_cpu_cpu --dir=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0017_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/rahul/AppData/Local/Temp/alt9789_104780455321847915.dir/0017_cpu_gen//unsaved_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813159275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:05:59 (*) Starting Nios II generation " "Cpu: # 2024.03.07 12:05:59 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:05:59 (*)   Checking for plaintext license. " "Cpu: # 2024.03.07 12:05:59 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.03.07 12:06:00 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.03.07 12:06:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.03.07 12:06:00 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Plaintext license not found. " "Cpu: # 2024.03.07 12:06:00 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.03.07 12:06:00 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.03.07 12:06:00 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.03.07 12:06:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.03.07 12:06:00 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.03.07 12:06:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.03.07 12:06:00 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)   Creating all objects for CPU " "Cpu: # 2024.03.07 12:06:00 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)     Testbench " "Cpu: # 2024.03.07 12:06:00 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)     Instruction decoding " "Cpu: # 2024.03.07 12:06:00 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)       Instruction fields " "Cpu: # 2024.03.07 12:06:00 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:00 (*)       Instruction decodes " "Cpu: # 2024.03.07 12:06:00 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:01 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.03.07 12:06:01 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:01 (*)       Instruction controls " "Cpu: # 2024.03.07 12:06:01 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:01 (*)     Pipeline frontend " "Cpu: # 2024.03.07 12:06:01 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:01 (*)     Pipeline backend " "Cpu: # 2024.03.07 12:06:01 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:03 (*)   Generating RTL from CPU objects " "Cpu: # 2024.03.07 12:06:03 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:04 (*)   Creating encrypted RTL " "Cpu: # 2024.03.07 12:06:04 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.03.07 12:06:05 (*) Done Nios II generation " "Cpu: # 2024.03.07 12:06:05 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_cpu_cpu' " "Cpu: Done RTL generation for module 'unsaved_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpci_combi: \"nios_custom_instr_floating_point_2_0\" instantiated altera_nios_custom_instr_floating_point_2_combi \"fpci_combi\" " "Fpci_combi: \"nios_custom_instr_floating_point_2_0\" instantiated altera_nios_custom_instr_floating_point_2_combi \"fpci_combi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpci_multi: \"nios_custom_instr_floating_point_2_0\" instantiated altera_nios_custom_instr_floating_point_2_multi \"fpci_multi\" " "Fpci_multi: \"nios_custom_instr_floating_point_2_0\" instantiated altera_nios_custom_instr_floating_point_2_multi \"fpci_multi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_csr: \"vic_0\" instantiated altera_vic_csr \"vic_csr\" " "Vic_csr: \"vic_0\" instantiated altera_vic_csr \"vic_csr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_priority: \"vic_0\" instantiated altera_vic_priority \"vic_priority\" " "Vic_priority: \"vic_0\" instantiated altera_vic_priority \"vic_priority\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_vector: \"vic_0\" instantiated altera_vic_vector \"vic_vector\" " "Vic_vector: \"vic_0\" instantiated altera_vic_vector \"vic_vector\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813165234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813166157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813166162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 46 modules, 94 files " "Unsaved: Done \"unsaved\" with 46 modules, 94 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813166162 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813167156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/year-2/infoproc/group_proj/group_proj/fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file /uni/year-2/infoproc/group_proj/group_proj/fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/uni/year-2/infoproc/group_proj/group_proj/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /uni/year-2/infoproc/group_proj/group_proj/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../../mult.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mult/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mult) " "Found design unit 1: dspba_library_package (mult)" {  } { { "MULT/dspba_library_package.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mult/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "MULT/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "MULT/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167677 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "MULT/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167677 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "MULT/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167677 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "MULT/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167677 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "MULT/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult/mult_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult/mult_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_0002-normal " "Found design unit 1: MULT_0002-normal" {  } { { "MULT/MULT_0002.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/MULT_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167680 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_0002 " "Found entity 1: MULT_0002" {  } { { "MULT/MULT_0002.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/MULT/MULT_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file div/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (div) " "Found design unit 1: dspba_library_package (div)" {  } { { "DIV/dspba_library_package.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file div/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "DIV/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "DIV/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "DIV/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167685 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "DIV/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167685 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "DIV/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167685 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "DIV/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div/div_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div/div_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_0002-normal " "Found design unit 1: DIV_0002-normal" {  } { { "DIV/DIV_0002.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/DIV_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167690 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_0002 " "Found entity 1: DIV_0002" {  } { { "DIV/DIV_0002.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DIV/DIV_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file add/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add) " "Found design unit 1: dspba_library_package (add)" {  } { { "ADD/dspba_library_package.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file add/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "ADD/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "ADD/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167695 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "ADD/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167695 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "ADD/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167695 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "ADD/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167695 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "ADD/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add/add_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add/add_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_0002-normal " "Found design unit 1: ADD_0002-normal" {  } { { "ADD/ADD_0002.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/ADD_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167700 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_0002 " "Found entity 1: ADD_0002" {  } { { "ADD/ADD_0002.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/ADD/ADD_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sub/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (sub) " "Found design unit 1: dspba_library_package (sub)" {  } { { "SUB/dspba_library_package.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file sub/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "SUB/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167706 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "SUB/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167706 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "SUB/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167706 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "SUB/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167706 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "SUB/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167706 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "SUB/dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub/sub_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub/sub_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_0002-normal " "Found design unit 1: SUB_0002-normal" {  } { { "SUB/SUB_0002.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/SUB_0002.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167709 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_0002 " "Found entity 1: SUB_0002" {  } { { "SUB/SUB_0002.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/SUB/SUB_0002.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAddSub-normal " "Found design unit 1: FPAddSub-normal" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167721 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAddSub " "Found entity 1: FPAddSub" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPCompareFused-normal " "Found design unit 1: FPCompareFused-normal" {  } { { "db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167729 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPCompareFused " "Found entity 1: FPCompareFused" {  } { { "db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpdiv/fpdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpdiv/fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPDiv-beh " "Found design unit 1: FPDiv-beh" {  } { { "db/ip/unsaved/submodules/fpdiv/fpdiv.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpdiv/fpdiv.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167738 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPDiv " "Found entity 1: FPDiv" {  } { { "db/ip/unsaved/submodules/fpdiv/fpdiv.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpdiv/fpdiv.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMinMaxFused-normal " "Found design unit 1: FPMinMaxFused-normal" {  } { { "db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167746 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMinMaxFused " "Found entity 1: FPMinMaxFused" {  } { { "db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-normal " "Found design unit 1: FPMult-normal" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167754 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpneg_abs/fpabs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpneg_abs/fpabs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAbs-normal " "Found design unit 1: FPAbs-normal" {  } { { "db/ip/unsaved/submodules/fpneg_abs/fpabs.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpneg_abs/fpabs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167757 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAbs " "Found entity 1: FPAbs" {  } { { "db/ip/unsaved/submodules/fpneg_abs/fpabs.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpneg_abs/fpabs.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpneg_abs/fpneg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpneg_abs/fpneg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPNeg-normal " "Found design unit 1: FPNeg-normal" {  } { { "db/ip/unsaved/submodules/fpneg_abs/fpneg.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpneg_abs/fpneg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167758 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPNeg " "Found entity 1: FPNeg" {  } { { "db/ip/unsaved/submodules/fpneg_abs/fpneg.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpneg_abs/fpneg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt-normal " "Found design unit 1: FPSqrt-normal" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167766 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPSqrt " "Found entity 1: FPSqrt" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpsqrt/fpsqrt_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/unsaved/submodules/fpsqrt/fpsqrt_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt_safe_path (unsaved) " "Found design unit 1: FPSqrt_safe_path (unsaved)" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt_safe_path.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt_safe_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPSqrt_safe_path-body " "Found design unit 2: FPSqrt_safe_path-body" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt_safe_path.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt_safe_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/floattoint/floattoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/floattoint/floattoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatToInt-normal " "Found design unit 1: FloatToInt-normal" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167775 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatToInt " "Found entity 1: FloatToInt" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntToFloat-normal " "Found design unit 1: IntToFloat-normal" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167783 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntToFloat " "Found entity 1: IntToFloat" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1709813167789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813167789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167789 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1709813167791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1709813167791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1709813167791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813167791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813167791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813167791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1709813167800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167806 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1709813167807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/unsaved/submodules/altera_customins_master_translator.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167818 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167830 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_vic_compare2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_vic_compare2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare2 " "Found entity 1: altera_vic_compare2" {  } { { "db/ip/unsaved/submodules/altera_vic_compare2.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_compare2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_vic_compare4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_vic_compare4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare4 " "Found entity 1: altera_vic_compare4" {  } { { "db/ip/unsaved/submodules/altera_vic_compare4.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_compare4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_vic_csr.sv 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/unsaved/submodules/altera_vic_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_csr " "Found entity 1: altera_vic_csr" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167852 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_vic_output_reg " "Found entity 2: altera_vic_output_reg" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167852 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_vic_config_reg " "Found entity 3: altera_vic_config_reg" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167852 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_vic_reg " "Found entity 4: altera_vic_reg" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167852 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_vic_reg_ro " "Found entity 5: altera_vic_reg_ro" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167852 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_vic_reg_set_clear " "Found entity 6: altera_vic_reg_set_clear" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_vic_priority.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_vic_priority.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_priority " "Found entity 1: altera_vic_priority" {  } { { "db/ip/unsaved/submodules/altera_vic_priority.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_priority.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_vic_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_vic_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_vector " "Found entity 1: altera_vic_vector" {  } { { "db/ip/unsaved/submodules/altera_vic_vector.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_vector.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpoint2_combi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpoint2_combi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_combi-fpcombi " "Found design unit 1: fpoint2_combi-fpcombi" {  } { { "db/ip/unsaved/submodules/fpoint2_combi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_combi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167860 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_combi " "Found entity 1: fpoint2_combi" {  } { { "db/ip/unsaved/submodules/fpoint2_combi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_combi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpoint2_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpoint2_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi-fpmulti " "Found design unit 1: fpoint2_multi-fpmulti" {  } { { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167861 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi " "Found entity 1: fpoint2_multi" {  } { { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_datapath-fp_data_path " "Found design unit 1: fpoint2_multi_datapath-fp_data_path" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167863 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_datapath " "Found entity 1: fpoint2_multi_datapath" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_delay-delay " "Found design unit 1: fpoint2_multi_dspba_delay-delay" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167865 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_dspba_delay " "Found entity 1: fpoint2_multi_dspba_delay" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/fpoint2_multi_dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/unsaved/submodules/fpoint2_multi_dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_library_package (unsaved) " "Found design unit 1: fpoint2_multi_dspba_library_package (unsaved)" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_dspba_library_package.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_dspba_library_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu " "Found entity 1: unsaved_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813167868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813167868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_ic_data_module " "Found entity 1: unsaved_cpu_cpu_ic_data_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_cpu_cpu_ic_tag_module " "Found entity 2: unsaved_cpu_cpu_ic_tag_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_cpu_cpu_bht_module " "Found entity 3: unsaved_cpu_cpu_bht_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_cpu_cpu_register_bank_a_module " "Found entity 4: unsaved_cpu_cpu_register_bank_a_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_cpu_cpu_register_bank_b_module " "Found entity 5: unsaved_cpu_cpu_register_bank_b_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_cpu_cpu_dc_tag_module " "Found entity 6: unsaved_cpu_cpu_dc_tag_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_cpu_cpu_dc_data_module " "Found entity 7: unsaved_cpu_cpu_dc_data_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_cpu_cpu_dc_victim_module " "Found entity 8: unsaved_cpu_cpu_dc_victim_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_cpu_cpu_nios2_oci_debug " "Found entity 9: unsaved_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_cpu_cpu_nios2_oci_break " "Found entity 10: unsaved_cpu_cpu_nios2_oci_break" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_cpu_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_cpu_cpu_nios2_oci_dbrk " "Found entity 12: unsaved_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_cpu_cpu_nios2_oci_itrace " "Found entity 13: unsaved_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_cpu_cpu_nios2_oci_td_mode " "Found entity 14: unsaved_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_cpu_cpu_nios2_oci_dtrace " "Found entity 15: unsaved_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_cpu_cpu_nios2_oci_fifo " "Found entity 19: unsaved_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_cpu_cpu_nios2_oci_pib " "Found entity 20: unsaved_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_cpu_cpu_nios2_oci_im " "Found entity 21: unsaved_cpu_cpu_nios2_oci_im" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_cpu_cpu_nios2_performance_monitors " "Found entity 22: unsaved_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_cpu_cpu_nios2_avalon_reg " "Found entity 23: unsaved_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_cpu_cpu_ociram_sp_ram_module " "Found entity 24: unsaved_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_cpu_cpu_nios2_ocimem " "Found entity 25: unsaved_cpu_cpu_nios2_ocimem" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_cpu_cpu_nios2_oci " "Found entity 26: unsaved_cpu_cpu_nios2_oci" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_cpu_cpu " "Found entity 27: unsaved_cpu_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_sysclk " "Found entity 1: unsaved_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_tck " "Found entity 1: unsaved_cpu_cpu_debug_slave_tck" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_debug_slave_wrapper " "Found entity 1: unsaved_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_mult_cell " "Found entity 1: unsaved_cpu_cpu_mult_cell" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_mult_cell.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_cpu_test_bench " "Found entity 1: unsaved_cpu_cpu_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: unsaved_cpu_custom_instruction_master_comb_xconnect" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: unsaved_cpu_custom_instruction_master_multi_xconnect" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_in_h.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_in_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_in_H " "Found entity 1: unsaved_in_H" {  } { { "db/ip/unsaved/submodules/unsaved_in_h.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_in_h.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "db/ip/unsaved/submodules/unsaved_irq_mapper.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_sim_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168551 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_scfifo_w " "Found entity 2: unsaved_jtag_uart_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168551 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_sim_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168551 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_scfifo_r " "Found entity 4: unsaved_jtag_uart_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168551 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart " "Found entity 5: unsaved_jtag_uart" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_led " "Found entity 1: unsaved_led" {  } { { "db/ip/unsaved/submodules/unsaved_led.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_003 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813168578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813168578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168580 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813168581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813168581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168583 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813168584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813168584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168586 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813168587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709813168587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_005_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168590 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_005 " "Found entity 2: unsaved_mm_interconnect_0_router_005" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux_003 " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios_custom_instr_floating_point_2_0 " "Found entity 1: unsaved_nios_custom_instr_floating_point_2_0" {  } { { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory " "Found entity 1: unsaved_onchip_memory" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_out0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_out0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_out0 " "Found entity 1: unsaved_out0" {  } { { "db/ip/unsaved/submodules/unsaved_out0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_out0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sample_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_sample_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sample_clk " "Found entity 1: unsaved_sample_clk" {  } { { "db/ip/unsaved/submodules/unsaved_sample_clk.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_sample_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer " "Found entity 1: unsaved_timer" {  } { { "db/ip/unsaved/submodules/unsaved_timer.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer_0 " "Found entity 1: unsaved_timer_0" {  } { { "db/ip/unsaved/submodules/unsaved_timer_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_vic_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_vic_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_vic_0 " "Found entity 1: unsaved_vic_0" {  } { { "db/ip/unsaved/submodules/unsaved_vic_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_vic_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813168620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_golden_top.v 1 1 " "Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813168959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709813168959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709813168962 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de10_lite_golden_top.v(14) " "Output port \"DRAM_ADDR\" at de10_lite_golden_top.v(14) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de10_lite_golden_top.v(15) " "Output port \"DRAM_BA\" at de10_lite_golden_top.v(15) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de10_lite_golden_top.v(27) " "Output port \"HEX0\" at de10_lite_golden_top.v(27) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de10_lite_golden_top.v(28) " "Output port \"HEX1\" at de10_lite_golden_top.v(28) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de10_lite_golden_top.v(29) " "Output port \"HEX2\" at de10_lite_golden_top.v(29) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de10_lite_golden_top.v(30) " "Output port \"HEX3\" at de10_lite_golden_top.v(30) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de10_lite_golden_top.v(31) " "Output port \"HEX4\" at de10_lite_golden_top.v(31) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de10_lite_golden_top.v(32) " "Output port \"HEX5\" at de10_lite_golden_top.v(32) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de10_lite_golden_top.v(44) " "Output port \"VGA_B\" at de10_lite_golden_top.v(44) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de10_lite_golden_top.v(45) " "Output port \"VGA_G\" at de10_lite_golden_top.v(45) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168964 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de10_lite_golden_top.v(47) " "Output port \"VGA_R\" at de10_lite_golden_top.v(47) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de10_lite_golden_top.v(16) " "Output port \"DRAM_CAS_N\" at de10_lite_golden_top.v(16) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de10_lite_golden_top.v(17) " "Output port \"DRAM_CKE\" at de10_lite_golden_top.v(17) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de10_lite_golden_top.v(18) " "Output port \"DRAM_CLK\" at de10_lite_golden_top.v(18) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de10_lite_golden_top.v(19) " "Output port \"DRAM_CS_N\" at de10_lite_golden_top.v(19) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de10_lite_golden_top.v(21) " "Output port \"DRAM_LDQM\" at de10_lite_golden_top.v(21) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de10_lite_golden_top.v(22) " "Output port \"DRAM_RAS_N\" at de10_lite_golden_top.v(22) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de10_lite_golden_top.v(23) " "Output port \"DRAM_UDQM\" at de10_lite_golden_top.v(23) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de10_lite_golden_top.v(24) " "Output port \"DRAM_WE_N\" at de10_lite_golden_top.v(24) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de10_lite_golden_top.v(46) " "Output port \"VGA_HS\" at de10_lite_golden_top.v(46) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de10_lite_golden_top.v(48) " "Output port \"VGA_VS\" at de10_lite_golden_top.v(48) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N de10_lite_golden_top.v(51) " "Output port \"GSENSOR_CS_N\" at de10_lite_golden_top.v(51) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK de10_lite_golden_top.v(53) " "Output port \"GSENSOR_SCLK\" at de10_lite_golden_top.v(53) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709813168965 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:u0 " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:u0\"" {  } { { "de10_lite_golden_top.v" "u0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813168973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu unsaved:u0\|unsaved_cpu:cpu " "Elaborating entity \"unsaved_cpu\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\"" {  } { { "db/ip/unsaved/unsaved.v" "cpu" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu " "Elaborating entity \"unsaved_cpu_cpu\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "cpu" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_test_bench unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_test_bench:the_unsaved_cpu_cpu_test_bench " "Elaborating entity \"unsaved_cpu_cpu_test_bench\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_test_bench:the_unsaved_cpu_cpu_test_bench\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_test_bench" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 6235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_ic_data_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_data_module:unsaved_cpu_cpu_ic_data " "Elaborating entity \"unsaved_cpu_cpu_ic_data_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_data_module:unsaved_cpu_cpu_ic_data\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_ic_data" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 7249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_data_module:unsaved_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_data_module:unsaved_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813169698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813169698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_data_module:unsaved_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_data_module:unsaved_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_ic_tag_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_tag_module:unsaved_cpu_cpu_ic_tag " "Elaborating entity \"unsaved_cpu_cpu_ic_tag_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_tag_module:unsaved_cpu_cpu_ic_tag\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_ic_tag" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 7315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_tag_module:unsaved_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_tag_module:unsaved_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkc1 " "Found entity 1: altsyncram_vkc1" {  } { { "db/altsyncram_vkc1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813169840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813169840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkc1 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_tag_module:unsaved_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated " "Elaborating entity \"altsyncram_vkc1\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_ic_tag_module:unsaved_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_bht_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_bht_module:unsaved_cpu_cpu_bht " "Elaborating entity \"unsaved_cpu_cpu_bht_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_bht_module:unsaved_cpu_cpu_bht\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_bht" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 7513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_bht_module:unsaved_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_bht_module:unsaved_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813169951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813169951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_bht_module:unsaved_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_bht_module:unsaved_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_register_bank_a_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a " "Elaborating entity \"unsaved_cpu_cpu_register_bank_a_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_register_bank_a" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 8489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813169985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f0c1 " "Found entity 1: altsyncram_f0c1" {  } { { "db/altsyncram_f0c1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_f0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813170063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813170063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f0c1 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_f0c1:auto_generated " "Elaborating entity \"altsyncram_f0c1\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_a_module:unsaved_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_f0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_register_bank_b_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_b_module:unsaved_cpu_cpu_register_bank_b " "Elaborating entity \"unsaved_cpu_cpu_register_bank_b_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_register_bank_b_module:unsaved_cpu_cpu_register_bank_b\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_register_bank_b" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 8507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_mult_cell unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell " "Elaborating entity \"unsaved_cpu_cpu_mult_cell\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_mult_cell" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 9217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813170256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813170256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813170991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813171018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813171047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_dc_tag_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_tag_module:unsaved_cpu_cpu_dc_tag " "Elaborating entity \"unsaved_cpu_cpu_dc_tag_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_tag_module:unsaved_cpu_cpu_dc_tag\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_dc_tag" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 9639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_tag_module:unsaved_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_tag_module:unsaved_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqb1 " "Found entity 1: altsyncram_pqb1" {  } { { "db/altsyncram_pqb1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_pqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813172260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813172260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqb1 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_tag_module:unsaved_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pqb1:auto_generated " "Elaborating entity \"altsyncram_pqb1\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_tag_module:unsaved_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_dc_data_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_data_module:unsaved_cpu_cpu_dc_data " "Elaborating entity \"unsaved_cpu_cpu_dc_data_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_data_module:unsaved_cpu_cpu_dc_data\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_dc_data" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 9705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_data_module:unsaved_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_data_module:unsaved_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813172377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813172377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_data_module:unsaved_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_data_module:unsaved_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_dc_victim_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_victim_module:unsaved_cpu_cpu_dc_victim " "Elaborating entity \"unsaved_cpu_cpu_dc_victim_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_victim_module:unsaved_cpu_cpu_dc_victim\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_dc_victim" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 9817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_victim_module:unsaved_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_victim_module:unsaved_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813172499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813172499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_victim_module:unsaved_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_dc_victim_module:unsaved_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 10978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_debug unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_debug\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_debug" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_debug:the_unsaved_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_break unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_break:the_unsaved_cpu_cpu_nios2_oci_break " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_break\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_break:the_unsaved_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_break" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_xbrk unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_xbrk:the_unsaved_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_xbrk:the_unsaved_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_xbrk" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_dbrk unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dbrk:the_unsaved_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dbrk:the_unsaved_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_dbrk" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_itrace unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_itrace:the_unsaved_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_itrace:the_unsaved_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_itrace" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_dtrace unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dtrace:the_unsaved_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dtrace:the_unsaved_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_dtrace" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_td_mode unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dtrace:the_unsaved_cpu_cpu_nios2_oci_dtrace\|unsaved_cpu_cpu_nios2_oci_td_mode:unsaved_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_dtrace:the_unsaved_cpu_cpu_nios2_oci_dtrace\|unsaved_cpu_cpu_nios2_oci_td_mode:unsaved_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_fifo unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_fifo" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_fifo:the_unsaved_cpu_cpu_nios2_oci_fifo\|unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_pib unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_pib:the_unsaved_cpu_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_pib\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_pib:the_unsaved_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_pib" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813172978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_oci_im unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_im:the_unsaved_cpu_cpu_nios2_oci_im " "Elaborating entity \"unsaved_cpu_cpu_nios2_oci_im\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_oci_im:the_unsaved_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_im" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_avalon_reg unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_avalon_reg:the_unsaved_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_cpu_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_avalon_reg:the_unsaved_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_avalon_reg" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_nios2_ocimem unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem " "Elaborating entity \"unsaved_cpu_cpu_nios2_ocimem\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_ocimem" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_ociram_sp_ram_module unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "unsaved_cpu_cpu_ociram_sp_ram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813173201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813173201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_nios2_ocimem:the_unsaved_cpu_cpu_nios2_ocimem\|unsaved_cpu_cpu_ociram_sp_ram_module:unsaved_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_debug_slave_wrapper unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_cpu_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_debug_slave_wrapper" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_debug_slave_tck unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|unsaved_cpu_cpu_debug_slave_tck:the_unsaved_cpu_cpu_debug_slave_tck " "Elaborating entity \"unsaved_cpu_cpu_debug_slave_tck\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|unsaved_cpu_cpu_debug_slave_tck:the_unsaved_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "the_unsaved_cpu_cpu_debug_slave_tck" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_cpu_debug_slave_sysclk unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|unsaved_cpu_cpu_debug_slave_sysclk:the_unsaved_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_cpu_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|unsaved_cpu_cpu_debug_slave_sysclk:the_unsaved_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "the_unsaved_cpu_cpu_debug_slave_sysclk" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" "unsaved_cpu_cpu_debug_slave_phy" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci\|unsaved_cpu_cpu_debug_slave_wrapper:the_unsaved_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c unsaved:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "db/ip/unsaved/unsaved.v" "i2c_0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813173575 "|DE10_LITE_Golden_Top|unsaved:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813173575 "|DE10_LITE_Golden_Top|unsaved:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813173575 "|DE10_LITE_Golden_Top|unsaved:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813173575 "|DE10_LITE_Golden_Top|unsaved:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813173575 "|DE10_LITE_Golden_Top|unsaved:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813173575 "|DE10_LITE_Golden_Top|unsaved:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173676 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1709813173677 "|DE10_LITE_Golden_Top|unsaved:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173706 ""}  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813173706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813173755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813173755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173772 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1709813173772 "|DE10_LITE_Golden_Top|unsaved:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813173800 ""}  } { { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813173800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813173853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813173853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"unsaved:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_in_H unsaved:u0\|unsaved_in_H:in_h " "Elaborating entity \"unsaved_in_H\" for hierarchy \"unsaved:u0\|unsaved_in_H:in_h\"" {  } { { "db/ip/unsaved/unsaved.v" "in_h" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart unsaved:u0\|unsaved_jtag_uart:jtag_uart " "Elaborating entity \"unsaved_jtag_uart\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\"" {  } { { "db/ip/unsaved/unsaved.v" "jtag_uart" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_scfifo_w unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w " "Elaborating entity \"unsaved_jtag_uart_scfifo_w\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "the_unsaved_jtag_uart_scfifo_w" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813173893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "wfifo" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174136 ""}  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813174136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813174190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813174190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813174216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813174216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813174243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813174243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813174304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813174304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813174361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813174361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813174417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813174417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_w:the_unsaved_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_jtag_uart_scfifo_r unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_r:the_unsaved_jtag_uart_scfifo_r " "Elaborating entity \"unsaved_jtag_uart_scfifo_r\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|unsaved_jtag_uart_scfifo_r:the_unsaved_jtag_uart_scfifo_r\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "the_unsaved_jtag_uart_scfifo_r" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "unsaved_jtag_uart_alt_jtag_atlantic" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174706 ""}  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813174706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:u0\|unsaved_jtag_uart:jtag_uart\|alt_jtag_atlantic:unsaved_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_led unsaved:u0\|unsaved_led:led " "Elaborating entity \"unsaved_led\" for hierarchy \"unsaved:u0\|unsaved_led:led\"" {  } { { "db/ip/unsaved/unsaved.v" "led" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_nios_custom_instr_floating_point_2_0 unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0 " "Elaborating entity \"unsaved_nios_custom_instr_floating_point_2_0\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\"" {  } { { "db/ip/unsaved/unsaved.v" "nios_custom_instr_floating_point_2_0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_combi unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi " "Elaborating entity \"fpoint2_combi\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "fpci_combi" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPNeg unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPNeg:\\ARITH_GEN:neg_map " "Elaborating entity \"FPNeg\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPNeg:\\ARITH_GEN:neg_map\"" {  } { { "db/ip/unsaved/submodules/fpoint2_combi.vhd" "\\ARITH_GEN:neg_map" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_combi.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAbs unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPAbs:\\ARITH_GEN:abs_map " "Elaborating entity \"FPAbs\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPAbs:\\ARITH_GEN:abs_map\"" {  } { { "db/ip/unsaved/submodules/fpoint2_combi.vhd" "\\ARITH_GEN:abs_map" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_combi.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMinMaxFused unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPMinMaxFused:\\COMP_GEN:FPMinMax " "Elaborating entity \"FPMinMaxFused\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPMinMaxFused:\\COMP_GEN:FPMinMax\"" {  } { { "db/ip/unsaved/submodules/fpoint2_combi.vhd" "\\COMP_GEN:FPMinMax" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_combi.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fpminmaxfused.vhd(63) " "Verilog HDL or VHDL warning at fpminmaxfused.vhd(63): object \"VCC_q\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709813174798 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:COMP_GEN:FPMinMax"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "join_uid68_fpMinMaxFusedTest_q fpminmaxfused.vhd(364) " "VHDL warning at fpminmaxfused.vhd(364): sensitivity list already contains join_uid68_fpMinMaxFusedTest_q" {  } { { "db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpminmaxfused/fpminmaxfused.vhd" 364 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813174802 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:COMP_GEN:FPMinMax"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPCompareFused unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPCompareFused:\\COMP_GEN:compare " "Elaborating entity \"FPCompareFused\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPCompareFused:\\COMP_GEN:compare\"" {  } { { "db/ip/unsaved/submodules/fpoint2_combi.vhd" "\\COMP_GEN:compare" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_combi.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q fpcomparefused.vhd(62) " "Verilog HDL or VHDL warning at fpcomparefused.vhd(62): object \"VCC_q\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709813174815 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:COMP_GEN:compare"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GND_q fpcomparefused.vhd(536) " "VHDL Process Statement warning at fpcomparefused.vhd(536): signal \"GND_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpcomparefused/fpcomparefused.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813174819 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:COMP_GEN:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi " "Elaborating entity \"fpoint2_multi\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\"" {  } { { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "fpci_multi" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_datapath unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath " "Elaborating entity \"fpoint2_multi_datapath\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\"" {  } { { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "datapath" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPDiv unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div " "Elaborating entity \"FPDiv\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div\"" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:div" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMult unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply " "Elaborating entity \"FPMult\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\"" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:multiply" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174871 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid16_fpMulTest_q fpmult.vhd(840) " "VHDL Process Statement warning at fpmult.vhd(840): signal \"cstAllZWE_uid16_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813174882 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q fpmult.vhd(842) " "VHDL Process Statement warning at fpmult.vhd(842): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813174882 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q fpmult.vhd(843) " "VHDL Process Statement warning at fpmult.vhd(843): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813174882 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q fpmult.vhd(861) " "VHDL Process Statement warning at fpmult.vhd(861): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813174882 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q fpmult.vhd(863) " "VHDL Process Statement warning at fpmult.vhd(863): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813174882 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid81_fpMulTest_q fpmult.vhd(864) " "VHDL Process Statement warning at fpmult.vhd(864): signal \"oneFracRPostExc2_uid81_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813174882 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "sm1_uid102_prod_uid49_fpMulTest_component" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813174960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813174960 ""}  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813174960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vst " "Found entity 1: mult_vst" {  } { { "db/mult_vst.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_vst.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813175007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813175007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vst unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_vst:auto_generated " "Elaborating entity \"mult_vst\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_vst:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "sm0_uid99_prod_uid49_fpMulTest_component" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175035 ""}  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813175035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0tt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0tt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0tt " "Found entity 1: mult_0tt" {  } { { "db/mult_0tt.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_0tt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813175082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813175082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0tt unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_0tt:auto_generated " "Elaborating entity \"mult_0tt\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_0tt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "topProd_uid96_prod_uid49_fpMulTest_component" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 533 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175107 ""}  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 533 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813175107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_50u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_50u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_50u " "Found entity 1: mult_50u" {  } { { "db/mult_50u.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_50u.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813175152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813175152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_50u unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_50u:auto_generated " "Elaborating entity \"mult_50u\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_50u:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a\"" {  } { { "db/ip/unsaved/submodules/fpmult/fpmult.vhd" "ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpmult/fpmult.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAddSub unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub " "Elaborating entity \"FPAddSub\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\"" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:addsub" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175200 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(657) " "VHDL Process Statement warning at fpaddsub.vhd(657): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175208 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q fpaddsub.vhd(676) " "VHDL Process Statement warning at fpaddsub.vhd(676): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175209 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1281) " "VHDL Process Statement warning at fpaddsub.vhd(1281): signal \"shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175217 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1372) " "VHDL Process Statement warning at fpaddsub.vhd(1372): signal \"countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175219 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1373) " "VHDL Process Statement warning at fpaddsub.vhd(1373): signal \"countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175219 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1374) " "VHDL Process Statement warning at fpaddsub.vhd(1374): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175219 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1375) " "VHDL Process Statement warning at fpaddsub.vhd(1375): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175219 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1548) " "VHDL Process Statement warning at fpaddsub.vhd(1548): signal \"leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175222 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b fpaddsub.vhd(1590) " "VHDL warning at fpaddsub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1590 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813175223 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q fpaddsub.vhd(1645) " "VHDL Process Statement warning at fpaddsub.vhd(1645): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175224 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1891) " "VHDL Process Statement warning at fpaddsub.vhd(1891): signal \"cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175230 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1893) " "VHDL Process Statement warning at fpaddsub.vhd(1893): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175230 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1894) " "VHDL Process Statement warning at fpaddsub.vhd(1894): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1894 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175230 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1917) " "VHDL Process Statement warning at fpaddsub.vhd(1917): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1917 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175231 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1919) " "VHDL Process Statement warning at fpaddsub.vhd(1919): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175231 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q fpaddsub.vhd(1920) " "VHDL Process Statement warning at fpaddsub.vhd(1920): signal \"oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175231 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c\"" {  } { { "db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" "ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpaddsub/fpaddsub.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToFloat unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float " "Elaborating entity \"IntToFloat\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\"" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:int2float" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175416 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q inttofloat.vhd(264) " "VHDL Process Statement warning at inttofloat.vhd(264): signal \"zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175420 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxCount_uid11_fxpToFPTest_q inttofloat.vhd(443) " "VHDL Process Statement warning at inttofloat.vhd(443): signal \"maxCount_uid11_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175423 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expZ_uid30_fxpToFPTest_q inttofloat.vhd(551) " "VHDL Process Statement warning at inttofloat.vhd(551): signal \"expZ_uid30_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175425 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q inttofloat.vhd(552) " "VHDL Process Statement warning at inttofloat.vhd(552): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175425 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q inttofloat.vhd(553) " "VHDL Process Statement warning at inttofloat.vhd(553): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175425 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fracZ_uid24_fxpToFPTest_q inttofloat.vhd(577) " "VHDL Process Statement warning at inttofloat.vhd(577): signal \"fracZ_uid24_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175425 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b\"" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c\"" {  } { { "db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" "ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/inttofloat/inttofloat.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatToInt unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int " "Elaborating entity \"FloatToInt\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int\"" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:Float2Int" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0_uid29_fpToFxPTest_q floattoint.vhd(165) " "VHDL Process Statement warning at floattoint.vhd(165): signal \"d0_uid29_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175473 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1_uid28_fpToFxPTest_q floattoint.vhd(166) " "VHDL Process Statement warning at floattoint.vhd(166): signal \"d1_uid28_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175473 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q floattoint.vhd(167) " "VHDL Process Statement warning at floattoint.vhd(167): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175473 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q floattoint.vhd(168) " "VHDL Process Statement warning at floattoint.vhd(168): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175473 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxPosValueS_uid36_fpToFxPTest_q floattoint.vhd(327) " "VHDL Process Statement warning at floattoint.vhd(327): signal \"maxPosValueS_uid36_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175476 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueS_uid37_fpToFxPTest_q floattoint.vhd(328) " "VHDL Process Statement warning at floattoint.vhd(328): signal \"maxNegValueS_uid37_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175476 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueU_uid41_fpToFxPTest_q floattoint.vhd(329) " "VHDL Process Statement warning at floattoint.vhd(329): signal \"maxNegValueU_uid41_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/unsaved/submodules/floattoint/floattoint.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/floattoint/floattoint.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709813175476 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSqrt unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt " "Elaborating entity \"FPSqrt\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\"" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "\\FPSQRT_GEN:sqrt" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175489 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "fpsqrt.vhd(758) " "VHDL warning at fpsqrt.vhd(758): ignored assignment of value to null range" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 758 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1709813175503 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "negZero_uid59_fpSqrtTest_delay" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "redist0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175575 ""}  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813175575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kt3 " "Found entity 1: altsyncram_1kt3" {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813175630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813175630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1kt3 unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_1kt3:auto_generated " "Elaborating entity \"altsyncram_1kt3\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_1kt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "redist2" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175698 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1709813175698 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "redist4" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175737 ""}  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813175737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vjt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vjt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vjt3 " "Found entity 1: altsyncram_vjt3" {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813175786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813175786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vjt3 unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_vjt3:auto_generated " "Elaborating entity \"altsyncram_vjt3\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_vjt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175866 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1709813175866 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 29 " "Parameter \"width_b\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813175905 ""}  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813175905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkt3 " "Found entity 1: altsyncram_mkt3" {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813175958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813175958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkt3 unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_mkt3:auto_generated " "Elaborating entity \"altsyncram_mkt3\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_mkt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813175959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "redist6_mem_dmem" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family  " "Parameter \"intended_device_family\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176079 ""}  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813176079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bto3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bto3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bto3 " "Found entity 1: altsyncram_bto3" {  } { { "db/altsyncram_bto3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_bto3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813176128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813176128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bto3 unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_bto3:auto_generated " "Elaborating entity \"altsyncram_bto3\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_bto3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "redist1" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_onchip_memory unsaved:u0\|unsaved_onchip_memory:onchip_memory " "Elaborating entity \"unsaved_onchip_memory\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\"" {  } { { "db/ip/unsaved/unsaved.v" "onchip_memory" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "the_altsyncram" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813176184 ""}  } { { "db/ip/unsaved/submodules/unsaved_onchip_memory.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813176184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_uoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813176237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813176237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813176308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813176308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_uoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813176370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813176370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"unsaved:u0\|unsaved_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_out0 unsaved:u0\|unsaved_out0:out0 " "Elaborating entity \"unsaved_out0\" for hierarchy \"unsaved:u0\|unsaved_out0:out0\"" {  } { { "db/ip/unsaved/unsaved.v" "out0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_sample_clk unsaved:u0\|unsaved_sample_clk:sample_clk " "Elaborating entity \"unsaved_sample_clk\" for hierarchy \"unsaved:u0\|unsaved_sample_clk:sample_clk\"" {  } { { "db/ip/unsaved/unsaved.v" "sample_clk" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_timer unsaved:u0\|unsaved_timer:timer " "Elaborating entity \"unsaved_timer\" for hierarchy \"unsaved:u0\|unsaved_timer:timer\"" {  } { { "db/ip/unsaved/unsaved.v" "timer" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_timer_0 unsaved:u0\|unsaved_timer_0:timer_0 " "Elaborating entity \"unsaved_timer_0\" for hierarchy \"unsaved:u0\|unsaved_timer_0:timer_0\"" {  } { { "db/ip/unsaved/unsaved.v" "timer_0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_vic_0 unsaved:u0\|unsaved_vic_0:vic_0 " "Elaborating entity \"unsaved_vic_0\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\"" {  } { { "db/ip/unsaved/unsaved.v" "vic_0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_csr unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr " "Elaborating entity \"altera_vic_csr\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\"" {  } { { "db/ip/unsaved/submodules/unsaved_vic_0.v" "vic_csr" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_vic_0.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInValid altera_vic_csr.sv(152) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(152): object \"DcInValid\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709813176472 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInData altera_vic_csr.sv(153) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(153): object \"DcInData\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709813176472 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRrsValue altera_vic_csr.sv(158) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(158): object \"DcRrsValue\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709813176472 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcNmiValue altera_vic_csr.sv(159) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(159): object \"DcNmiValue\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709813176472 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRilAdjust altera_vic_csr.sv(161) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(161): object \"DcRilAdjust\" assigned a value but never read" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709813176473 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_output_reg unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U " "Elaborating entity \"altera_vic_output_reg\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U\"" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "INT_OUT\[0\].U" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_config_reg unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U " "Elaborating entity \"altera_vic_config_reg\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U\"" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "REG_CONFIG\[0\].U" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_set_clear unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE " "Elaborating entity \"altera_vic_reg_set_clear\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE\"" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "INT_ENABLE" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING " "Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING\"" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "INT_PENDING" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG " "Elaborating entity \"altera_vic_reg\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG\"" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "VIC_CONFIG" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:VIC_STATUS " "Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:VIC_STATUS\"" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "VIC_STATUS" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE " "Elaborating entity \"altera_vic_reg\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE\"" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "VEC_TABLE_BASE" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_priority unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_priority:vic_priority " "Elaborating entity \"altera_vic_priority\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_priority:vic_priority\"" {  } { { "db/ip/unsaved/submodules/unsaved_vic_0.v" "vic_priority" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_vic_0.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare4 unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port5_8.A0 " "Elaborating entity \"altera_vic_compare4\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port5_8.A0\"" {  } { { "db/ip/unsaved/submodules/altera_vic_priority.sv" "port5_8.A0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_priority.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare2 unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port5_8.B0 " "Elaborating entity \"altera_vic_compare2\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port5_8.B0\"" {  } { { "db/ip/unsaved/submodules/altera_vic_priority.sv" "port5_8.B0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_priority.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_vector unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_vector:vic_vector " "Elaborating entity \"altera_vic_vector\" for hierarchy \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_vector:vic_vector\"" {  } { { "db/ip/unsaved/submodules/unsaved_vic_0.v" "vic_vector" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_vic_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator unsaved:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"unsaved:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "db/ip/unsaved/unsaved.v" "cpu_custom_instruction_master_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_custom_instruction_master_comb_xconnect unsaved:u0\|unsaved_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"unsaved_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"unsaved:u0\|unsaved_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "db/ip/unsaved/unsaved.v" "cpu_custom_instruction_master_comb_xconnect" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator unsaved:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"unsaved:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "db/ip/unsaved/unsaved.v" "cpu_custom_instruction_master_comb_slave_translator0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/unsaved/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813176686 "|DE10_LITE_Golden_Top|unsaved:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/unsaved/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813176686 "|DE10_LITE_Golden_Top|unsaved:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/unsaved/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813176687 "|DE10_LITE_Golden_Top|unsaved:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_cpu_custom_instruction_master_multi_xconnect unsaved:u0\|unsaved_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"unsaved_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"unsaved:u0\|unsaved_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "db/ip/unsaved/unsaved.v" "cpu_custom_instruction_master_multi_xconnect" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator unsaved:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"unsaved:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "db/ip/unsaved/unsaved.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/unsaved/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813176707 "|DE10_LITE_Golden_Top|unsaved:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/unsaved/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813176707 "|DE10_LITE_Golden_Top|unsaved:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/unsaved/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709813176707 "|DE10_LITE_Golden_Top|unsaved:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_mm_interconnect_0\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/unsaved/unsaved.v" "mm_interconnect_0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813176717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vic_0_csr_access_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vic_0_csr_access_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "vic_0_csr_access_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "led_s1_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_mm_interconnect_0_router\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router:router\|unsaved_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_mm_interconnect_0_router_001\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_001" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_001_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_001:router_001\|unsaved_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_mm_interconnect_0_router_002\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_002" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_002_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_002:router_002\|unsaved_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_005 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"unsaved_mm_interconnect_0_router_005\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "router_005" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_router_005_default_decode unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_005:router_005\|unsaved_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"unsaved_mm_interconnect_0_router_005_default_decode\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_router_005:router_005\|unsaved_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 3967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_demux" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_demux_001 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_mux" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_cmd_mux_003 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"unsaved_mm_interconnect_0_cmd_mux_003\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_demux" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_demux_003 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_demux_003\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_mux" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_rsp_mux_001 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 4736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:u0\|unsaved_mm_interconnect_0:mm_interconnect_0\|unsaved_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813177971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_irq_mapper unsaved:u0\|unsaved_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_irq_mapper\" for hierarchy \"unsaved:u0\|unsaved_irq_mapper:irq_mapper\"" {  } { { "db/ip/unsaved/unsaved.v" "irq_mapper" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813178043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/unsaved/unsaved.v" "rst_controller" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813178049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813178058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813178065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:filter " "Elaborating entity \"fir\" for hierarchy \"fir:filter\"" {  } { { "de10_lite_golden_top.v" "filter" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813178073 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_unsaved_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_unsaved_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci_itrace" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 3226 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1709813179712 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_cpu:cpu|unsaved_cpu_cpu:cpu|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci|unsaved_cpu_cpu_nios2_oci_itrace:the_unsaved_cpu_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A_eic_rha the_unsaved_cpu_cpu_nios2_oci 18 32 " "Port \"A_eic_rha\" on the entity instantiation of \"the_unsaved_cpu_cpu_nios2_oci\" is connected to a signal of width 18. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "the_unsaved_cpu_cpu_nios2_oci" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 10978 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1709813179714 "|DE10_LITE_Golden_Top|unsaved:u0|unsaved_cpu:cpu|unsaved_cpu_cpu:cpu|unsaved_cpu_cpu_nios2_oci:the_unsaved_cpu_cpu_nios2_oci"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709813180453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.07.12:06:23 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl " "2024.03.07.12:06:23 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813183471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813185726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813185857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813188920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813188981 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813189046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813189134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813189148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813189148 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709813189838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0979fd2/alt_sld_fab.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/sldf0979fd2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813190004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813190004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813190072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813190072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813190077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813190077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813190117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813190117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813190181 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813190181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813190181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813190228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813190228 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|Ram0 " "RAM logic \"unsaved:u0\|unsaved_vic_0:vic_0\|altera_vic_csr:vic_csr\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "db/ip/unsaved/submodules/altera_vic_csr.sv" "Ram0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_vic_csr.sv" 299 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1709813195392 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1709813195392 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "40 " "Inferred 40 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|Mult1\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "Mult1" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 504 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|Mult0\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "Mult0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 399 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult34\"" {  } { { "../../fir.sv" "Mult34" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 214 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult32\"" {  } { { "../../fir.sv" "Mult32" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult33\"" {  } { { "../../fir.sv" "Mult33" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 211 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult31\"" {  } { { "../../fir.sv" "Mult31" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 208 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult30\"" {  } { { "../../fir.sv" "Mult30" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult29\"" {  } { { "../../fir.sv" "Mult29" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 203 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult28\"" {  } { { "../../fir.sv" "Mult28" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult27\"" {  } { { "../../fir.sv" "Mult27" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult25\"" {  } { { "../../fir.sv" "Mult25" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult26\"" {  } { { "../../fir.sv" "Mult26" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult24\"" {  } { { "../../fir.sv" "Mult24" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 197 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult18\"" {  } { { "../../fir.sv" "Mult18" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult19\"" {  } { { "../../fir.sv" "Mult19" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult22\"" {  } { { "../../fir.sv" "Mult22" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult23\"" {  } { { "../../fir.sv" "Mult23" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 196 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult16\"" {  } { { "../../fir.sv" "Mult16" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult20\"" {  } { { "../../fir.sv" "Mult20" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult21\"" {  } { { "../../fir.sv" "Mult21" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult15\"" {  } { { "../../fir.sv" "Mult15" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult17\"" {  } { { "../../fir.sv" "Mult17" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult9\"" {  } { { "../../fir.sv" "Mult9" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult14\"" {  } { { "../../fir.sv" "Mult14" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult7\"" {  } { { "../../fir.sv" "Mult7" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult12\"" {  } { { "../../fir.sv" "Mult12" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 185 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult13\"" {  } { { "../../fir.sv" "Mult13" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult6\"" {  } { { "../../fir.sv" "Mult6" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult10\"" {  } { { "../../fir.sv" "Mult10" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult11\"" {  } { { "../../fir.sv" "Mult11" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 184 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult5\"" {  } { { "../../fir.sv" "Mult5" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult8\"" {  } { { "../../fir.sv" "Mult8" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult1\"" {  } { { "../../fir.sv" "Mult1" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult4\"" {  } { { "../../fir.sv" "Mult4" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult0\"" {  } { { "../../fir.sv" "Mult0" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 166 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult2\"" {  } { { "../../fir.sv" "Mult2" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir:filter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir:filter\|Mult3\"" {  } { { "../../fir.sv" "Mult3" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709813201013 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709813201013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201048 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|lpm_mult:Mult1\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 504 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|lpm_mult:Mult1 " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201129 ""}  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 504 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ngs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ngs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ngs " "Found entity 1: mult_ngs" {  } { { "db/mult_ngs.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_ngs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:u0\|unsaved_cpu:cpu\|unsaved_cpu_cpu:cpu\|unsaved_cpu_cpu_mult_cell:the_unsaved_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201210 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|lpm_mult:Mult0\"" {  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 399 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:u0\|unsaved_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201312 ""}  } { { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 399 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lgs " "Found entity 1: mult_lgs" {  } { { "db/mult_lgs.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_lgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult34\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 214 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult34 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201389 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 214 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0js " "Found entity 1: mult_0js" {  } { { "db/mult_0js.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_0js.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult32\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult32 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201481 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_uis.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_uis.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_uis " "Found entity 1: mult_uis" {  } { { "db/mult_uis.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_uis.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult33\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult33 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201569 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult31\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult31 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201604 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2js " "Found entity 1: mult_2js" {  } { { "db/mult_2js.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_2js.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult30\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult30 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201693 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult29\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult29 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201719 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult28 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult28\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult28 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201749 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ris.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ris.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ris " "Found entity 1: mult_ris" {  } { { "db/mult_ris.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_ris.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult27 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult27\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 200 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult27 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201826 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 200 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult25\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult25 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201855 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult26 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult26\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult26 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201877 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult24 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult24\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 197 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult24 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201914 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 197 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tis.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tis.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tis " "Found entity 1: mult_tis" {  } { { "db/mult_tis.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_tis.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813201967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813201967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult18 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult18\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813201994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult18 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 44 " "Parameter \"LPM_WIDTHR\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813201994 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813201994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aks " "Found entity 1: mult_aks" {  } { { "db/mult_aks.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_aks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813202043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813202043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult19 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult19\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813202072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult19 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202072 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813202072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ks " "Found entity 1: mult_6ks" {  } { { "db/mult_6ks.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_6ks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813202128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813202128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult22 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult22\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813202150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult22 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202150 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813202150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult23 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult23\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813202171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult23 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202172 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813202172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult20 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult20\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813202208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult20 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202208 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813202208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult21 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult21\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 194 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813202230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult21 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202231 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 194 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813202231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:filter\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"fir:filter\|lpm_mult:Mult17\"" {  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813202275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:filter\|lpm_mult:Mult17 " "Instantiated megafunction \"fir:filter\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709813202275 ""}  } { { "../../fir.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/fir.sv" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709813202275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cks " "Found entity 1: mult_cks" {  } { { "db/mult_cks.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/mult_cks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709813202324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813202324 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1709813204228 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1709813204228 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1709813204326 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1709813204326 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1709813204326 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1709813204327 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1709813204327 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709813204347 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2154 " "Ignored 2154 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2154 " "Ignored 2154 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1709813204556 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1709813204556 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1709813204614 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1709813204614 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 87 -1 0 } } { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 7919 -1 0 } } { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 10596 -1 0 } } { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 2622 -1 0 } } { "db/ip/unsaved/submodules/unsaved_jtag_uart.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_jtag_uart.v" 398 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 4159 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 6141 -1 0 } } { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 7928 -1 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 653 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "db/ip/unsaved/submodules/unsaved_cpu_cpu.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_cpu_cpu.v" 6052 -1 0 } } { "db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } } { "db/ip/unsaved/submodules/unsaved_timer.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer.v" 167 -1 0 } } { "db/ip/unsaved/submodules/unsaved_timer_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_timer_0.v" 167 -1 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 864 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1709813204718 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1709813204718 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709813209726 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709813209726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813210299 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 " "120 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1709813217540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813217992 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1709813218267 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1709813218267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813218421 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADD 16 " "Ignored 16 assignments for entity \"ADD\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity ADD -sip ADD.sip -library lib_ADD " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity ADD -sip ADD.sip -library lib_ADD was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ADD -sip ADD.sip -library lib_ADD " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity ADD -sip ADD.sip -library lib_ADD was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity ADD -sip ADD.sip -library lib_ADD " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ADD -sip ADD.sip -library lib_ADD was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1709813218780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ADD_0002 65 " "Ignored 65 assignments for entity \"ADD_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1709813218780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DIV 16 " "Ignored 16 assignments for entity \"DIV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity DIV -sip DIV.sip -library lib_DIV " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity DIV -sip DIV.sip -library lib_DIV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity DIV -sip DIV.sip -library lib_DIV " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity DIV -sip DIV.sip -library lib_DIV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity DIV -sip DIV.sip -library lib_DIV " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity DIV -sip DIV.sip -library lib_DIV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1709813218780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DIV_0002 65 " "Ignored 65 assignments for entity \"DIV_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1709813218780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MULT_0002 65 " "Ignored 65 assignments for entity \"MULT_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1709813218780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SUB 16 " "Ignored 16 assignments for entity \"SUB\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity SUB -sip SUB.sip -library lib_SUB " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity SUB -sip SUB.sip -library lib_SUB was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity SUB -sip SUB.sip -library lib_SUB " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity SUB -sip SUB.sip -library lib_SUB was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity SUB -sip SUB.sip -library lib_SUB " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity SUB -sip SUB.sip -library lib_SUB was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218780 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1709813218780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SUB_0002 65 " "Ignored 65 assignments for entity \"SUB_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1709813218780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mult 16 " "Ignored 16 assignments for entity \"mult\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mult -sip MULT.sip -library lib_MULT " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mult -sip MULT.sip -library lib_MULT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mult -sip MULT.sip -library lib_MULT " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mult -sip MULT.sip -library lib_MULT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218781 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mult -sip MULT.sip -library lib_MULT " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mult -sip MULT.sip -library lib_MULT was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1709813218781 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1709813218781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg " "Generated suppressed messages file D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/DE10_LITE_Golden_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813219262 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709813221397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709813221397 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221891 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221891 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221892 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221892 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221892 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221893 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221893 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221893 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221893 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221893 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221893 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221895 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221895 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221895 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221895 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221895 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221896 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221896 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221896 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221896 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221896 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221896 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221897 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221897 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221897 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221897 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221897 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_mkt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_mkt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 549 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221898 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221906 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221906 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221907 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221907 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221907 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221907 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221907 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221907 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221907 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221908 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221909 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_vjt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_vjt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 444 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221909 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221922 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221923 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221923 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221923 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221923 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221923 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221923 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221923 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221923 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221924 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221924 ""}
{ "Error" "ECUT_CUT_ZIPPLEBACK_RAM_INIT_ILLEGAL_CONFIG_MODE" "" "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." {  } { { "db/altsyncram_1kt3.tdf" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/altsyncram_1kt3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpsqrt/fpsqrt.vhd" 347 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } } { "db/ip/unsaved/submodules/fpoint2_multi.vhd" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/fpoint2_multi.vhd" 116 0 0 } } { "db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/submodules/unsaved_nios_custom_instr_floating_point_2_0.v" 100 0 0 } } { "db/ip/unsaved/unsaved.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/db/ip/unsaved/unsaved.v" 355 0 0 } } { "de10_lite_golden_top.v" "" { Text "D:/Uni/Year-2/InfoProc/Group_Proj/group_proj/src/Golden_Top/de10_lite_golden_top.v" 98 0 0 } }  } 0 16031 "Current Internal Configuration mode does not support memory initialization or ROM. Select Internal Configuration mode with ERAM." 0 0 "Analysis & Synthesis" 0 -1 1709813221924 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 60 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 60 errors, 274 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709813222101 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 07 12:07:02 2024 " "Processing ended: Thu Mar 07 12:07:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709813222101 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709813222101 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709813222101 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813222101 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 62 s 274 s " "Quartus Prime Full Compilation was unsuccessful. 62 errors, 274 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709813222845 ""}
