Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L blk_mem_gen_v8_2 -L xbip_utils_v3_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L axi_utils_v2_0 -L cordic_v6_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot disp_sim_behav --prj /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.sim/sim_1/behav/disp_sim.prj xil_defaultlib.disp_sim xil_defaultlib.glbl 
Multi-threading is on. Using 22 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd" into library blk_mem_gen_v8_2
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_utils_v3_0/hdl/xbip_utils_v3_0_pkg.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_utils_v3_0/hdl/xcc_utils_v3_0.vhd" into library xbip_utils_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_comp.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv_comp.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_hdl_pkg.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_rtl.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_viv_comp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/op_resize.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/delay_line.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/cc_compare.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/luts.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult18.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/dsp_pkg.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/dsp.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/hybrid.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/ccm_dist_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/ccm_sp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/ccm_dp_block_mem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/ccm_syncmem.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/ccm_scaled_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/ccm_operation.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/ccm.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/three_input_adder.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/multMxN_lut6.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_comp.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv_comp.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0.vhd" into library c_reg_fd_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0_pkg.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48a1_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e2_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48_wrapper_v3_0.vhd" into library xbip_dsp48_wrapper_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv_comp.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_comp.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_pkg.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_rtl.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0.vhd" into library xbip_dsp48_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_comp.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv_comp.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0_viv.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/xbip_addsub_v3_0/hdl/xbip_addsub_v3_0.vhd" into library xbip_addsub_v3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_comp.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv_comp.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_pkg.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_pkg_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_base_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0/hdl/c_addsub_v12_0.vhd" into library c_addsub_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/global_util_pkg.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/axi_utils_v2_0_pkg.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/axi_utils_comps.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/axi_slave_2to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/axi_slave_3to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/axi_utils_v2_0/hdl/axi_slave_4to1.vhd" into library axi_utils_v2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_viv_comp.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_comp.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_pack.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_hdl_comps.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/compare.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/addsub.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/delay.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/delay_bit.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_inp_config.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_eng.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_eng_slice_par.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_dat_acc_slice_par.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_cntr.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_ctrl_slice_par.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_pha_acc_slice_wser.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_pha_acc_slice_par.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_ctrl_slice_wser.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_dat_acc_slice_wser.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_shift.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_eng_slice_wser.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_atan_rom.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_scale.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_out_config.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_round.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_sqrt_mod.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_sqrt.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_synth.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0_viv.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/cordic_v6_0/hdl/cordic_v6_0.vhd" into library cordic_v6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/cordic_0/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sim_1/new/disp_sim.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-4102] Signal memory_i on file /data1/cdaffron/git/ece551hw/final/chris/disp_draw/disp_draw.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.vhd at line 3198 size 32768 is bigger than 8000 that is initialized by default value.
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0.mult_gen_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_viv_comp
Compiling package xbip_pipe_v3_0.xbip_pipe_v3_0_viv_comp
Compiling package xbip_addsub_v3_0.xbip_addsub_v3_0_viv_comp
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg
Compiling package c_addsub_v12_0.c_addsub_v12_0_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0.xbip_dsp48_addsub_v3_0_viv_comp
Compiling package xbip_dsp48_addsub_v3_0.xbip_dsp48_addsub_v3_0_pkg
Compiling package xbip_dsp48_wrapper_v3_0.xbip_dsp48_wrapper_v3_0_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package cordic_v6_0.cordic_v6_0_viv_comp
Compiling package axi_utils_v2_0.axi_utils_v2_0_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0.global_util_pkg
Compiling package axi_utils_v2_0.axi_utils_comps
Compiling package cordic_v6_0.cordic_pack
Compiling package cordic_v6_0.cordic_hdl_comps
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.averager [averager_default]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,43...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(16,16,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("artix7",16,0,16,0,0,0,1,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0_viv [\mult_gen_v12_0_viv(0,0,1,"artix...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0 [\mult_gen_v12_0(0,0,1,"artix7",0...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(0,0,0...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(0,0,"ar...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0.xbip_dsp48_addsub_v3_0_viv [\xbip_dsp48_addsub_v3_0_viv(0,0,...]
Compiling architecture synth of entity xbip_addsub_v3_0.xbip_addsub_v3_0_viv [\xbip_addsub_v3_0_viv("artix7",1...]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(1,1,0,0,0,1,...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",1...]
Compiling architecture xilinx of entity c_addsub_v12_0.c_addsub_v12_0 [\c_addsub_v12_0(0,"artix7",1,32,...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0.xbip_pipe_v3_0_viv [\xbip_pipe_v3_0_viv(9,1,0,0,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,9,0,9,0)...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(13,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,11,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,8,0,8,0)...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(3,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,3,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,10,0,10,...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(14,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,12,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,9,0,9,0)...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(4,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,4,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,8,0,8,0)...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(12,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,10,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,7,0,7,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,3,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,11,0,11,...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(15,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,13,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,10,0,10,...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,4,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,7,0,7,0)...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(11,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,9,0...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,6,0,6,0)...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(2,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,2,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,12,0,12,...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(16,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,14,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,11,0,11,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(5,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,5,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,6,0,6,0)...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(10,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,8,0...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,5,0,5,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,2,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,13,0,13,...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(17,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,15,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,12,0,12,...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,5,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,5,0,5,0)...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(9,0,...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,7,0...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,4,0,4,0)...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,1,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,14,0,14,...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(18,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,16,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,13,0,13,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(6,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,6,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,4,0,4,0)...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(8,0,...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,6,0...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,3,0,3,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,1,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,15,0,15,...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(19,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,17,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,14,0,14,...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,6,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,3,0,3,0)...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(7,0,...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,5,0...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,2,0,2,0)...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,0,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,16,0,16,...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(20,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,18,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,15,0,15,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(7,"artix7",0,0,1,1,0,1,0)...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",0,7,0,...]
Compiling architecture rtl of entity c_addsub_v12_0.c_addsub_v12_0_lut6_legacy [\c_addsub_v12_0_lut6_legacy(21,0...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_fabric_legacy [\c_addsub_v12_0_fabric_legacy("a...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_legacy [\c_addsub_v12_0_legacy("artix7",...]
Compiling architecture synth of entity c_addsub_v12_0.c_addsub_v12_0_viv [\c_addsub_v12_0_viv(0,"artix7",0...]
Compiling architecture synth of entity cordic_v6_0.addsub [\addsub("artix7",0,0,0,0,0,0,19,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(1,"artix7",0,0,1,16,0,16,...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt_mod [\cordic_sqrt_mod("artix7",1,7,0,...]
Compiling architecture struct_all of entity cordic_v6_0.delay [\delay(0,"artix7",0,0,1,32,0,32,...]
Compiling architecture struct_all of entity cordic_v6_0.delay_bit [\delay_bit(0,"artix7",0,0,1)(1,6...]
Compiling architecture struct_all of entity cordic_v6_0.delay_bit [\delay_bit(8,"artix7",0,0,3)(1,6...]
Compiling architecture synth of entity cordic_v6_0.cordic_sqrt [\cordic_sqrt("artix7",2,0,0,0,0,...]
Compiling architecture synth of entity cordic_v6_0.cordic_v6_0_synth [\cordic_v6_0_synth(2,6,0,2,"arti...]
Compiling architecture synth of entity cordic_v6_0.cordic_v6_0_viv [\cordic_v6_0_viv(2,6,0,2,"artix7...]
Compiling architecture xilinx of entity cordic_v6_0.cordic_v6_0 [\cordic_v6_0(2,6,0,2,"artix7",0,...]
Compiling architecture cordic_0_arch of entity xil_defaultlib.cordic_0 [cordic_0_default]
Compiling architecture behavioral of entity xil_defaultlib.magnitude [magnitude_default]
Compiling architecture behavioral of entity xil_defaultlib.disp_draw [disp_draw_default]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_reg_stage [\BLK_MEM_GEN_v8_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module [\BLK_MEM_GEN_v8_2_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v8_2.blk_mem_gen_v8_2 [\blk_mem_gen_v8_2("blk_mem_gen_v...]
Compiling architecture blk_mem_gen_0_arch of entity xil_defaultlib.blk_mem_gen_0 [blk_mem_gen_0_default]
Compiling architecture behavioral of entity xil_defaultlib.disp_sim
Built simulation snapshot disp_sim_behav
