INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/sipo_shift_register/sipo_shift_register.srcs/sources_1/new/sipo_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Codes/verilog-vivado/sipo_shift_register/sipo_shift_register.srcs/sim_1/new/tb_sipo_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sipo_shift_register
