{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 13:55:43 2019 " "Info: Processing started: Thu Oct 31 13:55:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dds_top3 -c dds_top3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dds_top3 -c dds_top3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dds_top3.bdf" "" { Schematic "D:/quartas_workspace/dds_top3/dds_top3.bdf" { { 160 -48 120 176 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register addrreg:inst\|fadder_out\[3\] addrreg:inst\|fadder_out\[22\] 275.03 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 275.03 MHz between source register \"addrreg:inst\|fadder_out\[3\]\" and destination register \"addrreg:inst\|fadder_out\[22\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.835 ns + Longest register register " "Info: + Longest register to register delay is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addrreg:inst\|fadder_out\[3\] 1 REG LC_X16_Y18_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y18_N6; Fanout = 3; REG Node = 'addrreg:inst\|fadder_out\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrreg:inst|fadder_out[3] } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.575 ns) 1.098 ns addrreg:inst\|fadder_out\[3\]~41COUT1_77 2 COMB LC_X16_Y18_N6 2 " "Info: 2: + IC(0.523 ns) + CELL(0.575 ns) = 1.098 ns; Loc. = LC_X16_Y18_N6; Fanout = 2; COMB Node = 'addrreg:inst\|fadder_out\[3\]~41COUT1_77'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { addrreg:inst|fadder_out[3] addrreg:inst|fadder_out[3]~41COUT1_77 } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.178 ns addrreg:inst\|fadder_out\[4\]~39COUT1_79 3 COMB LC_X16_Y18_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.178 ns; Loc. = LC_X16_Y18_N7; Fanout = 2; COMB Node = 'addrreg:inst\|fadder_out\[4\]~39COUT1_79'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addrreg:inst|fadder_out[3]~41COUT1_77 addrreg:inst|fadder_out[4]~39COUT1_79 } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.258 ns addrreg:inst\|fadder_out\[5\]~37COUT1_81 4 COMB LC_X16_Y18_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.258 ns; Loc. = LC_X16_Y18_N8; Fanout = 2; COMB Node = 'addrreg:inst\|fadder_out\[5\]~37COUT1_81'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addrreg:inst|fadder_out[4]~39COUT1_79 addrreg:inst|fadder_out[5]~37COUT1_81 } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 1.516 ns addrreg:inst\|fadder_out\[6\]~35 5 COMB LC_X16_Y18_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.258 ns) = 1.516 ns; Loc. = LC_X16_Y18_N9; Fanout = 6; COMB Node = 'addrreg:inst\|fadder_out\[6\]~35'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { addrreg:inst|fadder_out[5]~37COUT1_81 addrreg:inst|fadder_out[6]~35 } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.652 ns addrreg:inst\|fadder_out\[11\]~25 6 COMB LC_X16_Y17_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 1.652 ns; Loc. = LC_X16_Y17_N4; Fanout = 6; COMB Node = 'addrreg:inst\|fadder_out\[11\]~25'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { addrreg:inst|fadder_out[6]~35 addrreg:inst|fadder_out[11]~25 } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 1.860 ns addrreg:inst\|fadder_out\[16\]~5 7 COMB LC_X16_Y17_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 1.860 ns; Loc. = LC_X16_Y17_N9; Fanout = 6; COMB Node = 'addrreg:inst\|fadder_out\[16\]~5'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { addrreg:inst|fadder_out[11]~25 addrreg:inst|fadder_out[16]~5 } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.996 ns addrreg:inst\|fadder_out\[21\]~15 8 COMB LC_X16_Y16_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 1.996 ns; Loc. = LC_X16_Y16_N4; Fanout = 2; COMB Node = 'addrreg:inst\|fadder_out\[21\]~15'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { addrreg:inst|fadder_out[16]~5 addrreg:inst|fadder_out[21]~15 } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.835 ns addrreg:inst\|fadder_out\[22\] 9 REG LC_X16_Y16_N5 5 " "Info: 9: + IC(0.000 ns) + CELL(0.839 ns) = 2.835 ns; Loc. = LC_X16_Y16_N5; Fanout = 5; REG Node = 'addrreg:inst\|fadder_out\[22\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { addrreg:inst|fadder_out[21]~15 addrreg:inst|fadder_out[22] } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.312 ns ( 81.55 % ) " "Info: Total cell delay = 2.312 ns ( 81.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 18.45 % ) " "Info: Total interconnect delay = 0.523 ns ( 18.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { addrreg:inst|fadder_out[3] addrreg:inst|fadder_out[3]~41COUT1_77 addrreg:inst|fadder_out[4]~39COUT1_79 addrreg:inst|fadder_out[5]~37COUT1_81 addrreg:inst|fadder_out[6]~35 addrreg:inst|fadder_out[11]~25 addrreg:inst|fadder_out[16]~5 addrreg:inst|fadder_out[21]~15 addrreg:inst|fadder_out[22] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { addrreg:inst|fadder_out[3] {} addrreg:inst|fadder_out[3]~41COUT1_77 {} addrreg:inst|fadder_out[4]~39COUT1_79 {} addrreg:inst|fadder_out[5]~37COUT1_81 {} addrreg:inst|fadder_out[6]~35 {} addrreg:inst|fadder_out[11]~25 {} addrreg:inst|fadder_out[16]~5 {} addrreg:inst|fadder_out[21]~15 {} addrreg:inst|fadder_out[22] {} } { 0.000ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.954 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 44; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dds_top3.bdf" "" { Schematic "D:/quartas_workspace/dds_top3/dds_top3.bdf" { { 160 -48 120 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns addrreg:inst\|fadder_out\[22\] 2 REG LC_X16_Y16_N5 5 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X16_Y16_N5; Fanout = 5; REG Node = 'addrreg:inst\|fadder_out\[22\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk addrreg:inst|fadder_out[22] } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk addrreg:inst|fadder_out[22] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} addrreg:inst|fadder_out[22] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.954 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 44; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dds_top3.bdf" "" { Schematic "D:/quartas_workspace/dds_top3/dds_top3.bdf" { { 160 -48 120 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.711 ns) 2.954 ns addrreg:inst\|fadder_out\[3\] 2 REG LC_X16_Y18_N6 3 " "Info: 2: + IC(0.774 ns) + CELL(0.711 ns) = 2.954 ns; Loc. = LC_X16_Y18_N6; Fanout = 3; REG Node = 'addrreg:inst\|fadder_out\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { clk addrreg:inst|fadder_out[3] } "NODE_NAME" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.80 % ) " "Info: Total cell delay = 2.180 ns ( 73.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 26.20 % ) " "Info: Total interconnect delay = 0.774 ns ( 26.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk addrreg:inst|fadder_out[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} addrreg:inst|fadder_out[3] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk addrreg:inst|fadder_out[22] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} addrreg:inst|fadder_out[22] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk addrreg:inst|fadder_out[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} addrreg:inst|fadder_out[3] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { addrreg:inst|fadder_out[3] addrreg:inst|fadder_out[3]~41COUT1_77 addrreg:inst|fadder_out[4]~39COUT1_79 addrreg:inst|fadder_out[5]~37COUT1_81 addrreg:inst|fadder_out[6]~35 addrreg:inst|fadder_out[11]~25 addrreg:inst|fadder_out[16]~5 addrreg:inst|fadder_out[21]~15 addrreg:inst|fadder_out[22] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { addrreg:inst|fadder_out[3] {} addrreg:inst|fadder_out[3]~41COUT1_77 {} addrreg:inst|fadder_out[4]~39COUT1_79 {} addrreg:inst|fadder_out[5]~37COUT1_81 {} addrreg:inst|fadder_out[6]~35 {} addrreg:inst|fadder_out[11]~25 {} addrreg:inst|fadder_out[16]~5 {} addrreg:inst|fadder_out[21]~15 {} addrreg:inst|fadder_out[22] {} } { 0.000ns 0.523ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk addrreg:inst|fadder_out[22] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} addrreg:inst|fadder_out[22] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.954 ns" { clk addrreg:inst|fadder_out[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.954 ns" { clk {} clk~out0 {} addrreg:inst|fadder_out[3] {} } { 0.000ns 0.000ns 0.774ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { addrreg:inst|fadder_out[22] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { addrreg:inst|fadder_out[22] {} } {  } {  } "" } } { "addrreg.vhd" "" { Text "D:/quartas_workspace/dds_top3/addrreg.vhd" 21 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[5\] wave_rom3:inst5\|altsyncram:altsyncram_component\|altsyncram_nv31:auto_generated\|ram_block1a7~porta_address_reg0 12.340 ns memory " "Info: tco from clock \"clk\" to destination pin \"q\[5\]\" through memory \"wave_rom3:inst5\|altsyncram:altsyncram_component\|altsyncram_nv31:auto_generated\|ram_block1a7~porta_address_reg0\" is 12.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.973 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 44 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 44; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dds_top3.bdf" "" { Schematic "D:/quartas_workspace/dds_top3/dds_top3.bdf" { { 160 -48 120 176 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.722 ns) 2.973 ns wave_rom3:inst5\|altsyncram:altsyncram_component\|altsyncram_nv31:auto_generated\|ram_block1a7~porta_address_reg0 2 MEM M4K_X17_Y16 4 " "Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 2.973 ns; Loc. = M4K_X17_Y16; Fanout = 4; MEM Node = 'wave_rom3:inst5\|altsyncram:altsyncram_component\|altsyncram_nv31:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_nv31.tdf" "" { Text "D:/quartas_workspace/dds_top3/db/altsyncram_nv31.tdf" 167 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 73.70 % ) " "Info: Total cell delay = 2.191 ns ( 73.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.30 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_nv31.tdf" "" { Text "D:/quartas_workspace/dds_top3/db/altsyncram_nv31.tdf" 167 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.717 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wave_rom3:inst5\|altsyncram:altsyncram_component\|altsyncram_nv31:auto_generated\|ram_block1a7~porta_address_reg0 1 MEM M4K_X17_Y16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 4; MEM Node = 'wave_rom3:inst5\|altsyncram:altsyncram_component\|altsyncram_nv31:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_nv31.tdf" "" { Text "D:/quartas_workspace/dds_top3/db/altsyncram_nv31.tdf" 167 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns wave_rom3:inst5\|altsyncram:altsyncram_component\|altsyncram_nv31:auto_generated\|q_a\[5\] 2 MEM M4K_X17_Y16 1 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y16; Fanout = 1; MEM Node = 'wave_rom3:inst5\|altsyncram:altsyncram_component\|altsyncram_nv31:auto_generated\|q_a\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_nv31.tdf" "" { Text "D:/quartas_workspace/dds_top3/db/altsyncram_nv31.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(2.108 ns) 8.717 ns q\[5\] 3 PIN PIN_214 0 " "Info: 3: + IC(2.301 ns) + CELL(2.108 ns) = 8.717 ns; Loc. = PIN_214; Fanout = 0; PIN Node = 'q\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.409 ns" { wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "dds_top3.bdf" "" { Schematic "D:/quartas_workspace/dds_top3/dds_top3.bdf" { { 184 728 904 200 "q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.416 ns ( 73.60 % ) " "Info: Total cell delay = 6.416 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.301 ns ( 26.40 % ) " "Info: Total interconnect delay = 2.301 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.717 ns" { wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.717 ns" { wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 {} wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|q_a[5] {} q[5] {} } { 0.000ns 0.000ns 2.301ns } { 0.000ns 4.308ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.717 ns" { wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|q_a[5] q[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.717 ns" { wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|ram_block1a7~porta_address_reg0 {} wave_rom3:inst5|altsyncram:altsyncram_component|altsyncram_nv31:auto_generated|q_a[5] {} q[5] {} } { 0.000ns 0.000ns 2.301ns } { 0.000ns 4.308ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 13:55:44 2019 " "Info: Processing ended: Thu Oct 31 13:55:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
