;redcode
;assert 1
	SPL 0, <501
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT -7, -20
	JMP 1, 30
	ADD 210, 30
	MOV <-539, <-10
	ADD 210, 30
	JMP 1, 30
	JMP 1, 30
	JMP 1, 30
	SUB <1, 5
	SUB #129, -336
	SUB <1, 5
	SUB #129, -336
	SUB @121, 103
	ADD 213, 60
	ADD #270, <1
	SUB -612, -33
	JMZ 72, -20
	ADD 27, 140
	MOV #270, <1
	SLT #822, @305
	MOV #270, <1
	SPL 270, 400
	SUB <1, 5
	MOV <-539, <-10
	MOV <-539, <-10
	SUB <1, 5
	SUB -7, <2
	SPL -812, @14
	JMZ @822, #305
	CMP -207, <-120
	JMP -822, @14
	ADD 27, 140
	JMZ @822, #305
	MOV -1, <-20
	JMP -822, @14
	JMZ @822, #305
	SLT 20, @12
	JMN -221, 50
	JMN -221, 57
	JMZ @72, 20
	ADD #270, <1
	SLT 721, 0
	SLT 20, @12
	SLT 20, @12
