#include "interrupts.h"

#include "alloc.h"
#include "assert.h"
#include "mem.h"
#include "panic.h"
#include "portIo.h"

void collectCtx();

typedef struct {
    u16 offsetLow;
    u16 segmentSelector;
    u8 fixed1;  // zeros and reserved (also zeros)
    GateDescriptorType type : 3;
    u8 fixed2 : 2;  // fixed `0b01`
    u8 dpl : 2;
    u8 present : 1;
    u16 offsetHi;
} IdtEntry;

typedef struct InterruptCtx {
    u32 edi, esi, ebp, esp, ebx, edx, ecx, eax;
    alignas(4) u16 gs, fs, es, ds;
    alignas(4) u8 vector;
    u32 errorCode;
    u32 eip;
    alignas(4) u16 cs;
    u32 eflags;
} InterruptCtx;

static_assert(sizeof(IdtEntry) == 8);
static_assert(sizeof(InterruptCtx) == 17 * sizeof(u32));

constexpr usize TRAMPOLINE_SIZE = 8;
constexpr usize N_VECTORS = 256;

static bool hasErrorCode(u8 vector) {
    switch (vector) {
        case 0x8:
        case 0xA:
        case 0xB:
        case 0xC:
        case 0xD:
        case 0xE:
        case 0x11:
        case 0x15:
            return true;
        default:
            return false;
    }
}

static void writeTrampoline(u8 vector, u8* buffer) {
    usize offset = 0;
    if (!hasErrorCode(vector)) {
        buffer[offset++] = 0x50;  // push eax
    }
    // push $vector
    buffer[offset++] = 0x6A;
    buffer[offset++] = vector;
    // jmp collectCtx
    // +5 to account for the `jmp` size
    u32 offsetToCollectCtx = (u32)collectCtx - (u32)(buffer + offset + 5);
    buffer[offset++] = 0xE9;
    *(u32*)(buffer + offset) = offsetToCollectCtx;
    offset += 4;
    assert(offset <= TRAMPOLINE_SIZE);
}

static void* genTrampolines() {
    u8* trampolines = mallocImmortal(TRAMPOLINE_SIZE * N_VECTORS, 8);

    for (u16 vector = 0; vector < N_VECTORS; ++vector) {
        u8* trampoline = trampolines + vector * TRAMPOLINE_SIZE;
        writeTrampoline(vector, trampoline);
    }

    return trampolines;
}

static void* genIdtEntry(IdtEntry* entry, const InterruptHandler* trampoline) {
    entry->fixed1 = 0;
    entry->fixed2 = 0b01;
    entry->offsetLow = ((usize)trampoline) & 0xFFFF;
    entry->offsetHi = (((usize)trampoline) >> 16) & 0xFFFF;
    entry->dpl = 0;
    entry->present = 1;
    entry->segmentSelector = 8;  // CODE_SEGMENT
    entry->type = Gate_Interrupt;
    return entry;
}

static void* genIdt(const u8* trampolines) {
    IdtEntry* idtBase = mallocImmortal(sizeof(IdtEntry) * N_VECTORS, sizeof(IdtEntry));

    for (u32 vector = 0; vector < N_VECTORS; ++vector) {
        const void* trampoline = trampolines + TRAMPOLINE_SIZE * vector;
        genIdtEntry(idtBase + vector, trampoline);
    }

    return idtBase;
}

constexpr u16 MASTER_COMMAND_PORT = 0x20;
constexpr u16 MASTER_DATA_PORT = 0x21;

constexpr u16 SLAVE_COMMAND_PORT = 0xA0;
constexpr u16 SLAVE_DATA_PORT = 0xA1;

u8 getMasterDeviceMask() {
    return ~readFromPort(MASTER_DATA_PORT);
}

u8 getSlaveDeviceMask() {
    return ~readFromPort(SLAVE_DATA_PORT);
}

void setMasterDeviceMask(u8 mask) {
    writeToPort(MASTER_DATA_PORT, ~mask);
}

void setSlaveDeviceMask(u8 mask) {
    writeToPort(SLAVE_DATA_PORT, ~mask);
}

void setup8259(bool automaticEoi) {
    setMasterDeviceMask(DISABLE_ALL);
    setSlaveDeviceMask(DISABLE_ALL);

    constexpr u8 icw1 = 0b10001;
    writeToPort(MASTER_COMMAND_PORT, icw1);
    writeToPort(SLAVE_COMMAND_PORT, icw1);

    // icw2: starting vector for IRQ mapping
    writeToPort(MASTER_DATA_PORT, MASTER_IRQ_START);
    writeToPort(SLAVE_DATA_PORT, SLAVE_IRQ_START);

    // icw3: cascade configuration
    writeToPort(MASTER_DATA_PORT, 0b100);  // mask for slave 8259s
    writeToPort(SLAVE_DATA_PORT, 2);       // pin that slave is connected to

    u8 icw4 = (u8)automaticEoi << 1;
    writeToPort(MASTER_DATA_PORT, icw4);
    writeToPort(SLAVE_DATA_PORT, icw4);
}

void eoi() {
    writeToPort(MASTER_COMMAND_PORT, 0x20);
}

static InterruptHandler handlerTable[N_VECTORS];
static IdtEntry* idt;

void setupInterrupts() {
    memzero(handlerTable, sizeof(handlerTable));

    void* trampolines = genTrampolines();
    idt = genIdt(trampolines);
    constexpr u16 idtLimit = N_VECTORS * sizeof(IdtEntry) - 1;
    u64 idtDesc = ((u64)idt << 16) | idtLimit;
    __asm__ volatile("lidt [%0]" ::"r"(&idtDesc));
}

void overrideIterruptHandler(u8 vector, GateDescriptorType gate, InterruptHandler handler) {
    idt[vector].type = gate;
    handlerTable[vector] = handler;
}

void universalHandler(const InterruptCtx* ctx) {
    InterruptHandler handler = handlerTable[ctx->vector];
    if (handler) {
        handler(ctx);
        return;
    }

#define MSG_WITHOUT_ERROR_CODE                  \
    "unhandled interrupt 0x%x at 0x%x:0x%x\n\n" \
    "registers:\n"                              \
    "  eax: 0x%x\n"                             \
    "  ecx: 0x%x\n"                             \
    "  edx: 0x%x\n"                             \
    "  ebx: 0x%x\n"                             \
    "  esp: 0x%x\n"                             \
    "  ebp: 0x%x\n"                             \
    "  esi: 0x%x\n"                             \
    "  edi: 0x%x\n"                             \
    "  ds: 0x%x\n"                              \
    "  es: 0x%x\n"                              \
    "  fs: 0x%x\n"                              \
    "  gs: 0x%x\n"                              \
    "  eflags: 0x%x\n\n"

#define CTX                                                                                     \
    ctx->vector, ctx->cs, ctx->eip, ctx->eax, ctx->ecx, ctx->edx, ctx->ebx, ctx->esp, ctx->ebp, \
        ctx->esi, ctx->edi, ctx->ds, ctx->es, ctx->fs, ctx->gs, ctx->eflags

    if (hasErrorCode(ctx->vector)) {
        panic(MSG_WITHOUT_ERROR_CODE "error code: 0x%x", CTX, ctx->errorCode);
    } else {
        panic(MSG_WITHOUT_ERROR_CODE, CTX);
    }
}
