; Generated by PSoC Designer 5.0.1127.0
;
;
;  PSoCGPIOINT.inc
;
;  Data: 29 October, 2001
;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;
;  This file is generated by the Device Editor on Application Generation.
;  It contains equates that are useful in writing code relating to GPIO
;  related interrupts.
;  
;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
;  Edits to this file will not be preserved.
;
; FIFOP address and mask equates
FIFOP_Data_ADDR:	equ	ch
FIFOP_DriveMode_0_ADDR:	equ	10ch
FIFOP_DriveMode_1_ADDR:	equ	10dh
FIFOP_DriveMode_2_ADDR:	equ	fh
FIFOP_GlobalSelect_ADDR:	equ	eh
FIFOP_IntCtrl_0_ADDR:	equ	10eh
FIFOP_IntCtrl_1_ADDR:	equ	10fh
FIFOP_IntEn_ADDR:	equ	dh
FIFOP_MASK:	equ	80h
; SWITCH address and mask equates
SWITCH_Data_ADDR:	equ	14h
SWITCH_DriveMode_0_ADDR:	equ	114h
SWITCH_DriveMode_1_ADDR:	equ	115h
SWITCH_DriveMode_2_ADDR:	equ	17h
SWITCH_GlobalSelect_ADDR:	equ	16h
SWITCH_IntCtrl_0_ADDR:	equ	116h
SWITCH_IntCtrl_1_ADDR:	equ	117h
SWITCH_IntEn_ADDR:	equ	15h
SWITCH_MASK:	equ	8h
; uart_tx address and mask equates
uart_tx_Data_ADDR:	equ	0h
uart_tx_DriveMode_0_ADDR:	equ	100h
uart_tx_DriveMode_1_ADDR:	equ	101h
uart_tx_DriveMode_2_ADDR:	equ	3h
uart_tx_GlobalSelect_ADDR:	equ	2h
uart_tx_IntCtrl_0_ADDR:	equ	102h
uart_tx_IntCtrl_1_ADDR:	equ	103h
uart_tx_IntEn_ADDR:	equ	1h
uart_tx_MASK:	equ	1h
; uart_rx address and mask equates
uart_rx_Data_ADDR:	equ	0h
uart_rx_DriveMode_0_ADDR:	equ	100h
uart_rx_DriveMode_1_ADDR:	equ	101h
uart_rx_DriveMode_2_ADDR:	equ	3h
uart_rx_GlobalSelect_ADDR:	equ	2h
uart_rx_IntCtrl_0_ADDR:	equ	102h
uart_rx_IntCtrl_1_ADDR:	equ	103h
uart_rx_IntEn_ADDR:	equ	1h
uart_rx_MASK:	equ	2h
; AnalogColumn_InputMUX_1 address and mask equates
AnalogColumn_InputMUX_1_Data_ADDR:	equ	0h
AnalogColumn_InputMUX_1_DriveMode_0_ADDR:	equ	100h
AnalogColumn_InputMUX_1_DriveMode_1_ADDR:	equ	101h
AnalogColumn_InputMUX_1_DriveMode_2_ADDR:	equ	3h
AnalogColumn_InputMUX_1_GlobalSelect_ADDR:	equ	2h
AnalogColumn_InputMUX_1_IntCtrl_0_ADDR:	equ	102h
AnalogColumn_InputMUX_1_IntCtrl_1_ADDR:	equ	103h
AnalogColumn_InputMUX_1_IntEn_ADDR:	equ	1h
AnalogColumn_InputMUX_1_MASK:	equ	4h
; adc_in_2 address and mask equates
adc_in_2_Data_ADDR:	equ	0h
adc_in_2_DriveMode_0_ADDR:	equ	100h
adc_in_2_DriveMode_1_ADDR:	equ	101h
adc_in_2_DriveMode_2_ADDR:	equ	3h
adc_in_2_GlobalSelect_ADDR:	equ	2h
adc_in_2_IntCtrl_0_ADDR:	equ	102h
adc_in_2_IntCtrl_1_ADDR:	equ	103h
adc_in_2_IntEn_ADDR:	equ	1h
adc_in_2_MASK:	equ	8h
; pressure_nc address and mask equates
pressure_nc_Data_ADDR:	equ	0h
pressure_nc_DriveMode_0_ADDR:	equ	100h
pressure_nc_DriveMode_1_ADDR:	equ	101h
pressure_nc_DriveMode_2_ADDR:	equ	3h
pressure_nc_GlobalSelect_ADDR:	equ	2h
pressure_nc_IntCtrl_0_ADDR:	equ	102h
pressure_nc_IntCtrl_1_ADDR:	equ	103h
pressure_nc_IntEn_ADDR:	equ	1h
pressure_nc_MASK:	equ	10h
; pressure_light_gnd address and mask equates
pressure_light_gnd_Data_ADDR:	equ	0h
pressure_light_gnd_DriveMode_0_ADDR:	equ	100h
pressure_light_gnd_DriveMode_1_ADDR:	equ	101h
pressure_light_gnd_DriveMode_2_ADDR:	equ	3h
pressure_light_gnd_GlobalSelect_ADDR:	equ	2h
pressure_light_gnd_IntCtrl_0_ADDR:	equ	102h
pressure_light_gnd_IntCtrl_1_ADDR:	equ	103h
pressure_light_gnd_IntEn_ADDR:	equ	1h
pressure_light_gnd_MASK:	equ	20h
; light_v_s address and mask equates
light_v_s_Data_ADDR:	equ	0h
light_v_s_DriveMode_0_ADDR:	equ	100h
light_v_s_DriveMode_1_ADDR:	equ	101h
light_v_s_DriveMode_2_ADDR:	equ	3h
light_v_s_GlobalSelect_ADDR:	equ	2h
light_v_s_IntCtrl_0_ADDR:	equ	102h
light_v_s_IntCtrl_1_ADDR:	equ	103h
light_v_s_IntEn_ADDR:	equ	1h
light_v_s_MASK:	equ	40h
; adc_in_1 address and mask equates
adc_in_1_Data_ADDR:	equ	0h
adc_in_1_DriveMode_0_ADDR:	equ	100h
adc_in_1_DriveMode_1_ADDR:	equ	101h
adc_in_1_DriveMode_2_ADDR:	equ	3h
adc_in_1_GlobalSelect_ADDR:	equ	2h
adc_in_1_IntCtrl_0_ADDR:	equ	102h
adc_in_1_IntCtrl_1_ADDR:	equ	103h
adc_in_1_IntEn_ADDR:	equ	1h
adc_in_1_MASK:	equ	80h
; ResetN address and mask equates
ResetN_Data_ADDR:	equ	4h
ResetN_DriveMode_0_ADDR:	equ	104h
ResetN_DriveMode_1_ADDR:	equ	105h
ResetN_DriveMode_2_ADDR:	equ	7h
ResetN_GlobalSelect_ADDR:	equ	6h
ResetN_IntCtrl_0_ADDR:	equ	106h
ResetN_IntCtrl_1_ADDR:	equ	107h
ResetN_IntEn_ADDR:	equ	5h
ResetN_MASK:	equ	8h
; sht_v_s address and mask equates
sht_v_s_Data_ADDR:	equ	8h
sht_v_s_DriveMode_0_ADDR:	equ	108h
sht_v_s_DriveMode_1_ADDR:	equ	109h
sht_v_s_DriveMode_2_ADDR:	equ	bh
sht_v_s_GlobalSelect_ADDR:	equ	ah
sht_v_s_IntCtrl_0_ADDR:	equ	10ah
sht_v_s_IntCtrl_1_ADDR:	equ	10bh
sht_v_s_IntEn_ADDR:	equ	9h
sht_v_s_MASK:	equ	1h
; sht_clk address and mask equates
sht_clk_Data_ADDR:	equ	8h
sht_clk_DriveMode_0_ADDR:	equ	108h
sht_clk_DriveMode_1_ADDR:	equ	109h
sht_clk_DriveMode_2_ADDR:	equ	bh
sht_clk_GlobalSelect_ADDR:	equ	ah
sht_clk_IntCtrl_0_ADDR:	equ	10ah
sht_clk_IntCtrl_1_ADDR:	equ	10bh
sht_clk_IntEn_ADDR:	equ	9h
sht_clk_MASK:	equ	2h
; sht_data address and mask equates
sht_data_Data_ADDR:	equ	8h
sht_data_DriveMode_0_ADDR:	equ	108h
sht_data_DriveMode_1_ADDR:	equ	109h
sht_data_DriveMode_2_ADDR:	equ	bh
sht_data_GlobalSelect_ADDR:	equ	ah
sht_data_IntCtrl_0_ADDR:	equ	10ah
sht_data_IntCtrl_1_ADDR:	equ	10bh
sht_data_IntEn_ADDR:	equ	9h
sht_data_MASK:	equ	4h
; sht_gnd address and mask equates
sht_gnd_Data_ADDR:	equ	8h
sht_gnd_DriveMode_0_ADDR:	equ	108h
sht_gnd_DriveMode_1_ADDR:	equ	109h
sht_gnd_DriveMode_2_ADDR:	equ	bh
sht_gnd_GlobalSelect_ADDR:	equ	ah
sht_gnd_IntCtrl_0_ADDR:	equ	10ah
sht_gnd_IntCtrl_1_ADDR:	equ	10bh
sht_gnd_IntEn_ADDR:	equ	9h
sht_gnd_MASK:	equ	8h
; SCLK address and mask equates
SCLK_Data_ADDR:	equ	ch
SCLK_DriveMode_0_ADDR:	equ	10ch
SCLK_DriveMode_1_ADDR:	equ	10dh
SCLK_DriveMode_2_ADDR:	equ	fh
SCLK_GlobalSelect_ADDR:	equ	eh
SCLK_IntCtrl_0_ADDR:	equ	10eh
SCLK_IntCtrl_1_ADDR:	equ	10fh
SCLK_IntEn_ADDR:	equ	dh
SCLK_MASK:	equ	1h
; FIFO address and mask equates
FIFO_Data_ADDR:	equ	ch
FIFO_DriveMode_0_ADDR:	equ	10ch
FIFO_DriveMode_1_ADDR:	equ	10dh
FIFO_DriveMode_2_ADDR:	equ	fh
FIFO_GlobalSelect_ADDR:	equ	eh
FIFO_IntCtrl_0_ADDR:	equ	10eh
FIFO_IntCtrl_1_ADDR:	equ	10fh
FIFO_IntEn_ADDR:	equ	dh
FIFO_MASK:	equ	2h
; MOSI address and mask equates
MOSI_Data_ADDR:	equ	ch
MOSI_DriveMode_0_ADDR:	equ	10ch
MOSI_DriveMode_1_ADDR:	equ	10dh
MOSI_DriveMode_2_ADDR:	equ	fh
MOSI_GlobalSelect_ADDR:	equ	eh
MOSI_IntCtrl_0_ADDR:	equ	10eh
MOSI_IntCtrl_1_ADDR:	equ	10fh
MOSI_IntEn_ADDR:	equ	dh
MOSI_MASK:	equ	4h
; SFD address and mask equates
SFD_Data_ADDR:	equ	ch
SFD_DriveMode_0_ADDR:	equ	10ch
SFD_DriveMode_1_ADDR:	equ	10dh
SFD_DriveMode_2_ADDR:	equ	fh
SFD_GlobalSelect_ADDR:	equ	eh
SFD_IntCtrl_0_ADDR:	equ	10eh
SFD_IntCtrl_1_ADDR:	equ	10fh
SFD_IntEn_ADDR:	equ	dh
SFD_MASK:	equ	8h
; MISO address and mask equates
MISO_Data_ADDR:	equ	ch
MISO_DriveMode_0_ADDR:	equ	10ch
MISO_DriveMode_1_ADDR:	equ	10dh
MISO_DriveMode_2_ADDR:	equ	fh
MISO_GlobalSelect_ADDR:	equ	eh
MISO_IntCtrl_0_ADDR:	equ	10eh
MISO_IntCtrl_1_ADDR:	equ	10fh
MISO_IntEn_ADDR:	equ	dh
MISO_MASK:	equ	10h
; CCA address and mask equates
CCA_Data_ADDR:	equ	ch
CCA_DriveMode_0_ADDR:	equ	10ch
CCA_DriveMode_1_ADDR:	equ	10dh
CCA_DriveMode_2_ADDR:	equ	fh
CCA_GlobalSelect_ADDR:	equ	eh
CCA_IntCtrl_0_ADDR:	equ	10eh
CCA_IntCtrl_1_ADDR:	equ	10fh
CCA_IntEn_ADDR:	equ	dh
CCA_MASK:	equ	20h
; CSn address and mask equates
CSn_Data_ADDR:	equ	10h
CSn_DriveMode_0_ADDR:	equ	110h
CSn_DriveMode_1_ADDR:	equ	111h
CSn_DriveMode_2_ADDR:	equ	13h
CSn_GlobalSelect_ADDR:	equ	12h
CSn_IntCtrl_0_ADDR:	equ	112h
CSn_IntCtrl_1_ADDR:	equ	113h
CSn_IntEn_ADDR:	equ	11h
CSn_MASK:	equ	2h
; LED_RED address and mask equates
LED_RED_Data_ADDR:	equ	14h
LED_RED_DriveMode_0_ADDR:	equ	114h
LED_RED_DriveMode_1_ADDR:	equ	115h
LED_RED_DriveMode_2_ADDR:	equ	17h
LED_RED_GlobalSelect_ADDR:	equ	16h
LED_RED_IntCtrl_0_ADDR:	equ	116h
LED_RED_IntCtrl_1_ADDR:	equ	117h
LED_RED_IntEn_ADDR:	equ	15h
LED_RED_MASK:	equ	1h
; LED_BLUE address and mask equates
LED_BLUE_Data_ADDR:	equ	14h
LED_BLUE_DriveMode_0_ADDR:	equ	114h
LED_BLUE_DriveMode_1_ADDR:	equ	115h
LED_BLUE_DriveMode_2_ADDR:	equ	17h
LED_BLUE_GlobalSelect_ADDR:	equ	16h
LED_BLUE_IntCtrl_0_ADDR:	equ	116h
LED_BLUE_IntCtrl_1_ADDR:	equ	117h
LED_BLUE_IntEn_ADDR:	equ	15h
LED_BLUE_MASK:	equ	2h
; LED_GREEN address and mask equates
LED_GREEN_Data_ADDR:	equ	14h
LED_GREEN_DriveMode_0_ADDR:	equ	114h
LED_GREEN_DriveMode_1_ADDR:	equ	115h
LED_GREEN_DriveMode_2_ADDR:	equ	17h
LED_GREEN_GlobalSelect_ADDR:	equ	16h
LED_GREEN_IntCtrl_0_ADDR:	equ	116h
LED_GREEN_IntCtrl_1_ADDR:	equ	117h
LED_GREEN_IntEn_ADDR:	equ	15h
LED_GREEN_MASK:	equ	4h
