Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul  6 14:38:49 2024
| Host         : Hraesvelgr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_asdf1_timing_summary_routed.rpt -rpx TOP_asdf1_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_asdf1
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: GT_REFCLK_0_clk_p (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.754        0.000                      0                81326        0.054        0.000                      0                81050        0.264        0.000                       0                 34858  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                              ------------         ----------      --------------
ADC_1_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  testADCClk                                                                                                                                                                                       {0.000 4.000}        8.000           125.000         
ADC_1_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2                                                                                                                                                                                     {0.000 4.000}        8.000           125.000         
ADC_2_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_2_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_3_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_1                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_3_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_2                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_4_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_2                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_4_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_3                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                                                                                                                                                         {0.000 4.000}        8.000           125.000         
  clk_out2_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
  clkfbout_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
sCLK_125                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out5_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                                                                                                                               {0.000 20.000}       40.000          25.000          
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 2.560}        5.120           195.313         
  clkfbout                                                                                                                                                                                         {0.000 2.560}        5.120           195.313         
  sync_clk_i                                                                                                                                                                                       {0.000 2.560}        5.120           195.313         
  user_clk_i                                                                                                                                                                                       {0.000 5.120}        10.240          97.656          
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                 {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK                                 {0.000 2.560}        5.120           195.313         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  testADCClk                                                                                                                                                                                             5.513        0.000                      0                  754        0.078        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_1_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2                                                                                                                                                                                           5.948        0.000                      0                  754        0.095        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1                                                                                                                                                                                         5.836        0.000                      0                  754        0.054        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_1                                                                                                                                                                                         5.881        0.000                      0                  754        0.075        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_1                                                                                                                                                                                       6.165        0.000                      0                  754        0.061        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_2                                                                                                                                                                                         6.014        0.000                      0                  754        0.065        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_2                                                                                                                                                                                       5.902        0.000                      0                  754        0.072        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_3                                                                                                                                                                                         5.725        0.000                      0                  754        0.092        0.000                      0                  754        3.232        0.000                       0                   313  
clk_fpga_0                                                                                                                                                                                               0.754        0.000                      0                25004        0.063        0.000                      0                25004        2.000        0.000                       0                  9418  
  clk_out2_main_clock                                                                                                                                                                                    0.939        0.000                      0                42355        0.056        0.000                      0                42355        3.358        0.000                       0                 19608  
  clkfbout_main_clock                                                                                                                                                                                                                                                                                                                                6.591        0.000                       0                     3  
sCLK_125                                                                                                                                                                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out4_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                                                38.929        0.000                       0                     2  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK        2.101        0.000                      0                 1357        0.078        0.000                      0                 1357        1.918        0.000                       0                   689  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.060        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                           4.049        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                             2.615        0.000                      0                  128        0.106        0.000                      0                  128        2.018        0.000                       0                    70  
  user_clk_i                                                                                                                                                                                             5.916        0.000                      0                 3262        0.093        0.000                      0                 3262        4.036        0.000                       0                  1713  
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                       1.988        0.000                      0                 1357        0.103        0.000                      0                 1357        1.918        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_main_clock  clk_div_out2               2.092        0.000                      0                   12        1.391        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1             4.755        0.000                      0                   12        0.665        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_1             4.681        0.000                      0                   12        0.602        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_1           3.007        0.000                      0                   12        1.152        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_2             2.728        0.000                      0                   12        1.257        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_2           2.903        0.000                      0                   12        1.381        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_3             3.025        0.000                      0                   12        1.444        0.000                      0                    8  
testADCClk           clk_out2_main_clock        7.331        0.000                      0                    4                                                                        
clk_div_out2         clk_out2_main_clock        7.301        0.000                      0                    4                                                                        
ADC_DESER1_n_1       clk_out2_main_clock        7.349        0.000                      0                    4                                                                        
clk_div_out2_1       clk_out2_main_clock        7.412        0.000                      0                    4                                                                        
ADC_DESER1_n_1_1     clk_out2_main_clock        7.386        0.000                      0                    4                                                                        
clk_div_out2_2       clk_out2_main_clock        7.236        0.000                      0                    4                                                                        
ADC_DESER1_n_1_2     clk_out2_main_clock        7.313        0.000                      0                    4                                                                        
clk_div_out2_3       clk_out2_main_clock        7.436        0.000                      0                    4                                                                        
clk_fpga_0           clk_out2_main_clock       15.214        0.000                      0                  136                                                                        
user_clk_i           clk_out2_main_clock        9.447        0.000                      0                   40                                                                        
clk_out2_main_clock  user_clk_i                 7.202        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    ADC_DESER1_n_1       ADC_DESER1_n_1             6.922        0.000                      0                   23        0.318        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_1     ADC_DESER1_n_1_1           7.133        0.000                      0                   23        0.324        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_2     ADC_DESER1_n_1_2           7.030        0.000                      0                   23        0.264        0.000                      0                   23  
**async_default**    clk_div_out2         clk_div_out2               6.758        0.000                      0                   23        0.351        0.000                      0                   23  
**async_default**    clk_div_out2_1       clk_div_out2_1             6.753        0.000                      0                   23        0.310        0.000                      0                   23  
**async_default**    clk_div_out2_2       clk_div_out2_2             6.899        0.000                      0                   23        0.278        0.000                      0                   23  
**async_default**    clk_div_out2_3       clk_div_out2_3             7.001        0.000                      0                   23        0.310        0.000                      0                   23  
**async_default**    clk_fpga_0           clk_fpga_0                 4.796        0.000                      0                  193        0.247        0.000                      0                  193  
**async_default**    clk_out2_main_clock  clk_out2_main_clock        5.628        0.000                      0                 1122        0.264        0.000                      0                 1122  
**async_default**    testADCClk           testADCClk                 6.827        0.000                      0                   23        0.325        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y15    adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y12     adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.266ns (11.951%)  route 1.960ns (88.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.548     5.480    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.342    11.229    
                         clock uncertainty           -0.035    11.194    
    SLICE_X111Y150       FDCE (Setup_fdce_C_CE)      -0.201    10.993    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.266ns (11.951%)  route 1.960ns (88.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.548     5.480    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.342    11.229    
                         clock uncertainty           -0.035    11.194    
    SLICE_X111Y150       FDCE (Setup_fdce_C_CE)      -0.201    10.993    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.266ns (11.951%)  route 1.960ns (88.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.548     5.480    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.342    11.229    
                         clock uncertainty           -0.035    11.194    
    SLICE_X111Y150       FDCE (Setup_fdce_C_CE)      -0.201    10.993    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.223ns (10.087%)  route 1.988ns (89.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.203    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y160       FDRE (Prop_fdre_C_Q)         0.223     3.426 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.988     5.414    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.266ns (13.841%)  route 1.656ns (86.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.245     5.176    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y150       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.266ns (13.841%)  route 1.656ns (86.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.245     5.176    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y150       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.266ns (13.841%)  route 1.656ns (86.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.245     5.176    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y150       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.266ns (13.841%)  route 1.656ns (86.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.245     5.176    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y150       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.266ns (13.841%)  route 1.656ns (86.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.245     5.176    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y150       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.266ns (13.841%)  route 1.656ns (86.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.254    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y151       FDPE (Prop_fdpe_C_Q)         0.223     3.477 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.411     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X113Y151       LUT2 (Prop_lut2_I1_O)        0.043     3.931 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.245     5.176    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/CLK
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X114Y150       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.811    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                  5.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.571%)  route 0.188ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.337    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.091     1.428 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.188     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y151       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.571%)  route 0.188ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.337    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.091     1.428 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.188     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y151       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.571%)  route 0.188ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.337    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.091     1.428 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.188     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y151       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.571%)  route 0.188ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.337    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.091     1.428 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.188     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y151       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.571%)  route 0.188ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.337    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.091     1.428 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.188     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y151       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.571%)  route 0.188ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.337    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.091     1.428 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.188     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y151       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y151       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.571%)  route 0.188ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.337    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.091     1.428 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.188     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X114Y151       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y151       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y151       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.571%)  route 0.188ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.337    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDCE (Prop_fdce_C_Q)         0.091     1.428 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          0.188     1.617    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X114Y151       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y151       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
                         clock pessimism             -0.233     1.351    
    SLICE_X114Y151       RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.187     1.538    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.249     1.365    
    SLICE_X107Y151       FDPE (Hold_fdpe_C_D)         0.047     1.412    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.332    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y162       FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.487    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.579    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.332    
    SLICE_X117Y162       FDRE (Hold_fdre_C_D)         0.047     1.379    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         testADCClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y160   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y162   adcs/adc_interface1/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y198   adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y192   adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y186   adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y184   adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y152  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_B_P
  To Clock:  ADC_1_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y12    adcs/adc_interface1/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y13     adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        5.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.223ns (11.860%)  route 1.657ns (88.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.221    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y161       FDRE (Prop_fdre_C_Q)         0.223     3.444 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.657     5.101    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.162    
                         clock uncertainty           -0.035    11.127    
    IDELAY_X1Y196        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.050    adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.223ns (12.400%)  route 1.575ns (87.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.223    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y158       FDRE (Prop_fdre_C_Q)         0.223     3.446 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.575     5.022    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][0]
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.162    
                         clock uncertainty           -0.035    11.127    
    IDELAY_X1Y196        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    11.050    adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.223ns (12.491%)  route 1.562ns (87.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.221    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y161       FDRE (Prop_fdre_C_Q)         0.223     3.444 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.562     5.006    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X1Y194        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y194        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.162    
                         clock uncertainty           -0.035    11.127    
    IDELAY_X1Y194        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.050    adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.223ns (12.798%)  route 1.520ns (87.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.221    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y161       FDRE (Prop_fdre_C_Q)         0.223     3.444 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.520     4.964    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][3]
    IDELAY_X1Y190        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y190        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus/C
                         clock pessimism              0.308    11.160    
                         clock uncertainty           -0.035    11.125    
    IDELAY_X1Y190        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.048    adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.223ns (12.564%)  route 1.552ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.224    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y156       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.552     4.999    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X114Y161       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.121    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.223ns (12.564%)  route 1.552ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.224    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y156       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.552     4.999    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X114Y161       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.121    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.223ns (12.564%)  route 1.552ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.224    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y156       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.552     4.999    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X114Y161       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.121    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.223ns (12.564%)  route 1.552ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.224    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y156       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.552     4.999    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X114Y161       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.121    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.223ns (12.564%)  route 1.552ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.224    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y156       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.552     4.999    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X114Y161       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.121    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.223ns (12.564%)  route 1.552ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 10.856 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.580     3.224    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y156       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.552     4.999    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.856    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y161       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/CLK
                         clock pessimism              0.308    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X114Y161       RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.121    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  6.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[1].ADC_B_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.267%)  route 0.142ns (58.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/clk_div_out2
    SLICE_X119Y157       FDRE                                         r  adcs/adc_interface1/ADDESR[1].ADC_B_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y157       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/ADDESR[1].ADC_B_1_reg[1]/Q
                         net (fo=1, routed)           0.142     1.595    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB0
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.234     1.368    
    SLICE_X118Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.500    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[7].ADC_B_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.354    adcs/adc_interface1/clk_div_out2
    SLICE_X115Y158       FDRE                                         r  adcs/adc_interface1/ADDESR[7].ADC_B_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y158       FDRE (Prop_fdre_C_Q)         0.100     1.454 r  adcs/adc_interface1/ADDESR[7].ADC_B_1_reg[7]/Q
                         net (fo=1, routed)           0.144     1.598    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X114Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y156       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.233     1.369    
    SLICE_X114Y156       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.501    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.352    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y161       FDRE (Prop_fdre_C_Q)         0.100     1.452 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.352    
    SLICE_X117Y161       FDRE (Hold_fdre_C_D)         0.047     1.399    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.347    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y181       FDRE (Prop_fdre_C_Q)         0.100     1.447 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.502    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.593    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.347    
    SLICE_X119Y181       FDRE (Hold_fdre_C_D)         0.047     1.394    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.347    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y181       FDRE (Prop_fdre_C_Q)         0.100     1.447 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.502    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.593    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y181       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.347    
    SLICE_X119Y181       FDRE (Hold_fdre_C_D)         0.047     1.394    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     1.455 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.510    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.247     1.355    
    SLICE_X115Y154       FDRE (Hold_fdre_C_D)         0.047     1.402    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y155       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y155       FDRE (Prop_fdre_C_Q)         0.100     1.455 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.510    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X115Y155       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y155       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.247     1.355    
    SLICE_X115Y155       FDRE (Hold_fdre_C_D)         0.047     1.402    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     1.455 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.510    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.247     1.355    
    SLICE_X115Y154       FDRE (Hold_fdre_C_D)         0.047     1.402    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.100     1.482 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.537    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.249     1.382    
    SLICE_X111Y155       FDPE (Hold_fdpe_C_D)         0.047     1.429    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X111Y153       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y153       FDRE (Prop_fdre_C_Q)         0.100     1.482 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.537    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X111Y153       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X111Y153       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.249     1.382    
    SLICE_X111Y153       FDRE (Hold_fdre_C_D)         0.047     1.429    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y190   adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y188   adcs/adc_interface1/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y196   adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y194   adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y182   adcs/adc_interface1/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y180   adcs/adc_interface1/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y155  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y155  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_A_P
  To Clock:  ADC_2_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y11    adcs/adc_interface2/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y8      adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        5.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.266ns (15.067%)  route 1.499ns (84.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.055     4.972    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.266ns (15.067%)  route 1.499ns (84.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.055     4.972    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.266ns (15.067%)  route 1.499ns (84.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.055     4.972    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.266ns (15.067%)  route 1.499ns (84.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.055     4.972    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.266ns (15.067%)  route 1.499ns (84.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.055     4.972    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.266ns (15.067%)  route 1.499ns (84.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.055     4.972    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.266ns (15.067%)  route 1.499ns (84.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.055     4.972    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y125       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y125       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.266ns (15.067%)  route 1.499ns (84.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.055     4.972    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WE
    SLICE_X114Y125       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X114Y125       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.266ns (15.823%)  route 1.415ns (84.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.970     4.888    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WE
    SLICE_X118Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X118Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X118Y126       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.266ns (15.823%)  route 1.415ns (84.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.207ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.207    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X115Y119       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119       FDPE (Prop_fdpe_C_Q)         0.223     3.430 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.445     3.875    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X115Y120       LUT2 (Prop_lut2_I1_O)        0.043     3.918 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.970     4.888    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WE
    SLICE_X118Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X118Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X118Y126       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  5.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[6].ADC_B_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y122       FDRE                                         r  adcs/adc_interface2/ADDESR[6].ADC_B_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y122       FDRE (Prop_fdre_C_Q)         0.091     1.429 r  adcs/adc_interface2/ADDESR[6].ADC_B_0_reg[6]/Q
                         net (fo=1, routed)           0.053     1.482    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X114Y122       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y122       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.234     1.349    
    SLICE_X114Y122       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     1.428    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[0].ADC_A_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y122       FDRE                                         r  adcs/adc_interface2/ADDESR[0].ADC_A_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y122       FDRE (Prop_fdre_C_Q)         0.091     1.429 r  adcs/adc_interface2/ADDESR[0].ADC_A_0_reg[0]/Q
                         net (fo=1, routed)           0.054     1.483    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X114Y122       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y122       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.234     1.349    
    SLICE_X114Y122       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.421    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[6].ADC_A_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y121       FDRE                                         r  adcs/adc_interface2/ADDESR[6].ADC_A_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y121       FDRE (Prop_fdre_C_Q)         0.091     1.429 r  adcs/adc_interface2/ADDESR[6].ADC_A_0_reg[6]/Q
                         net (fo=1, routed)           0.054     1.483    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X118Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.235     1.349    
    SLICE_X118Y121       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.421    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_B_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.362%)  route 0.148ns (59.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.340    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X117Y119       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_B_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y119       FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface2/ADDESR[3].ADC_B_2_reg[3]/Q
                         net (fo=1, routed)           0.148     1.588    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.210     1.374    
    SLICE_X114Y121       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.503    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[5].ADC_A_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.320%)  route 0.101ns (52.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.340    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y119       FDRE                                         r  adcs/adc_interface2/ADDESR[5].ADC_A_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y119       FDRE (Prop_fdre_C_Q)         0.091     1.431 r  adcs/adc_interface2/ADDESR[5].ADC_A_0_reg[5]/Q
                         net (fo=1, routed)           0.101     1.532    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X118Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.234     1.350    
    SLICE_X118Y121       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.446    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.448%)  route 0.153ns (60.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.340    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X117Y119       FDRE                                         r  adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y119       FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/Q
                         net (fo=1, routed)           0.153     1.594    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X114Y122       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y122       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.210     1.373    
    SLICE_X114Y122       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.504    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_A_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y120       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_A_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y120       FDRE (Prop_fdre_C_Q)         0.100     1.439 r  adcs/adc_interface2/ADDESR[3].ADC_A_2_reg[3]/Q
                         net (fo=1, routed)           0.137     1.576    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIB0
    SLICE_X118Y122       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X118Y122       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.234     1.349    
    SLICE_X118Y122       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.481    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[4].ADC_B_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.800%)  route 0.145ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X117Y120       FDRE                                         r  adcs/adc_interface2/ADDESR[4].ADC_B_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y120       FDRE (Prop_fdre_C_Q)         0.100     1.439 r  adcs/adc_interface2/ADDESR[4].ADC_B_2_reg[4]/Q
                         net (fo=1, routed)           0.145     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB1
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y121       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.210     1.374    
    SLICE_X114Y121       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.489    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.038%)  route 0.144ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y120       FDRE                                         r  adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y120       FDRE (Prop_fdre_C_Q)         0.100     1.439 r  adcs/adc_interface2/ADDESR[7].ADC_A_2_reg[7]/Q
                         net (fo=1, routed)           0.144     1.583    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIC0
    SLICE_X118Y123       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.581    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y123       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.234     1.347    
    SLICE_X118Y123       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.476    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_A_6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.038%)  route 0.144ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y128       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_A_6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y128       FDRE (Prop_fdre_C_Q)         0.100     1.438 r  adcs/adc_interface2/ADDESR[3].ADC_A_6_reg[3]/Q
                         net (fo=1, routed)           0.144     1.582    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIC0
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.580    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism             -0.234     1.346    
    SLICE_X118Y125       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.475    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y112   adcs/adc_interface2/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y114   adcs/adc_interface2/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y146   adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y138   adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y130   adcs/adc_interface2/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y136   adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y123  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y123  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y121  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_B_P
  To Clock:  ADC_2_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y8     adcs/adc_interface2/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y9      adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        5.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.266ns (15.914%)  route 1.405ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.840     4.951    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.266ns (15.914%)  route 1.405ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.840     4.951    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.266ns (15.914%)  route 1.405ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.840     4.951    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.266ns (15.914%)  route 1.405ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.840     4.951    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.266ns (15.914%)  route 1.405ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.840     4.951    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.266ns (15.914%)  route 1.405ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.840     4.951    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y127       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.266ns (15.914%)  route 1.405ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.840     4.951    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y127       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y127       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.266ns (15.914%)  route 1.405ns (84.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.840     4.951    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WE
    SLICE_X114Y127       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y127       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X114Y127       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.832    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.832    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.266ns (16.058%)  route 1.391ns (83.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.825     4.936    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.831    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.266ns (16.058%)  route 1.391ns (83.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.620     3.279    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y132       FDPE (Prop_fdpe_C_Q)         0.223     3.502 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.566     4.068    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.043     4.111 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.825     4.936    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WE
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.831    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  5.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[4].ADC_A_7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.874%)  route 0.101ns (50.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/clk_div_out2
    SLICE_X117Y132       FDRE                                         r  adcs/adc_interface2/ADDESR[4].ADC_A_7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y132       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface2/ADDESR[4].ADC_A_7_reg[4]/Q
                         net (fo=1, routed)           0.101     1.563    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIB1
    SLICE_X118Y131       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y131       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/CLK
                         clock pessimism             -0.234     1.374    
    SLICE_X118Y131       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.489    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[5].ADC_A_7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y132       FDRE                                         r  adcs/adc_interface2/ADDESR[5].ADC_A_7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y132       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface2/ADDESR[5].ADC_A_7_reg[5]/Q
                         net (fo=1, routed)           0.137     1.600    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIB0
    SLICE_X118Y131       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y131       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/CLK
                         clock pessimism             -0.234     1.374    
    SLICE_X118Y131       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.506    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[6].ADC_A_7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.213%)  route 0.094ns (50.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y132       FDRE                                         r  adcs/adc_interface2/ADDESR[6].ADC_A_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y132       FDRE (Prop_fdre_C_Q)         0.091     1.454 r  adcs/adc_interface2/ADDESR[6].ADC_A_7_reg[6]/Q
                         net (fo=1, routed)           0.094     1.548    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIA1
    SLICE_X118Y131       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y131       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/CLK
                         clock pessimism             -0.234     1.374    
    SLICE_X118Y131       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.446    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_A_7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.779%)  route 0.145ns (59.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/clk_div_out2
    SLICE_X117Y132       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_A_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y132       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface2/ADDESR[3].ADC_A_7_reg[3]/Q
                         net (fo=1, routed)           0.145     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIC0
    SLICE_X118Y131       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y131       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism             -0.234     1.374    
    SLICE_X118Y131       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.503    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[0].ADC_A_7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.304%)  route 0.148ns (59.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.363    adcs/adc_interface2/clk_div_out2
    SLICE_X116Y132       FDRE                                         r  adcs/adc_interface2/ADDESR[0].ADC_A_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y132       FDRE (Prop_fdre_C_Q)         0.100     1.463 r  adcs/adc_interface2/ADDESR[0].ADC_A_7_reg[0]/Q
                         net (fo=1, routed)           0.148     1.611    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA1
    SLICE_X114Y130       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.607    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y130       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism             -0.210     1.397    
    SLICE_X114Y130       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.505    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.392    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y133       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDRE (Prop_fdre_C_Q)         0.100     1.492 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.547    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X111Y133       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.639    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X111Y133       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.247     1.392    
    SLICE_X111Y133       FDRE (Hold_fdre_C_D)         0.047     1.439    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y110       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X117Y110       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y110       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y110       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.392    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDPE (Prop_fdpe_C_Q)         0.100     1.492 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.547    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X107Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.639    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.247     1.392    
    SLICE_X107Y132       FDPE (Hold_fdpe_C_D)         0.047     1.439    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.368    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y141       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y141       FDRE (Prop_fdre_C_Q)         0.100     1.468 r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.523    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y141       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.616    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y141       FDRE                                         r  adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.368    
    SLICE_X119Y141       FDRE (Hold_fdre_C_D)         0.047     1.415    adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y108   adcs/adc_interface2/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y110   adcs/adc_interface2/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y140   adcs/adc_interface2/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y148   adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y132   adcs/adc_interface2/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y142   adcs/adc_interface2/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y129  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y127  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_A_P
  To Clock:  ADC_3_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y4    adcs/adc_interface3/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y4     adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.373ns (21.224%)  route 1.384ns (78.776%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.204     3.390 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.813     4.203    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X113Y74        LUT6 (Prop_lut6_I4_O)        0.126     4.329 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4/O
                         net (fo=1, routed)           0.253     4.583    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4_n_0
    SLICE_X112Y75        LUT6 (Prop_lut6_I5_O)        0.043     4.626 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.318     4.944    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[3]
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.826    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.340    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X112Y76        FDPE (Setup_fdpe_C_D)       -0.022    11.109    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.223ns (12.903%)  route 1.505ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.223     3.409 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.505     4.915    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD1
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X114Y72        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.094    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.223ns (12.903%)  route 1.505ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.223     3.409 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.505     4.915    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD1
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X114Y72        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.094    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.223ns (12.903%)  route 1.505ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.223     3.409 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.505     4.915    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD1
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X114Y72        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.094    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.223ns (12.903%)  route 1.505ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.223     3.409 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.505     4.915    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD1
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X114Y72        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.094    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.223ns (12.903%)  route 1.505ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.223     3.409 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.505     4.915    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD1
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X114Y72        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.094    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.223ns (12.903%)  route 1.505ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.223     3.409 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.505     4.915    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD1
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X114Y72        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.094    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.223ns (12.903%)  route 1.505ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.223     3.409 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.505     4.915    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD1
    SLICE_X114Y72        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X114Y72        RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.006    11.094    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.223ns (12.903%)  route 1.505ns (87.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.223     3.409 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.505     4.915    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD1
    SLICE_X114Y72        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X114Y72        RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.006    11.094    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.094    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.204ns (13.417%)  route 1.317ns (86.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.562     3.186    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.204     3.390 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.317     4.707    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD3
    SLICE_X118Y78        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y78        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism              0.308    11.135    
                         clock uncertainty           -0.035    11.100    
    SLICE_X118Y78        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.165    10.935    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  6.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y71        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y71        FDRE (Prop_fdre_C_Q)         0.100     1.424 r  adcs/adc_interface3/ADDESR[1].ADC_B_6_reg[1]/Q
                         net (fo=1, routed)           0.102     1.527    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/DIB0
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism             -0.234     1.333    
    SLICE_X118Y73        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.465    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[3].ADC_A_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.555%)  route 0.147ns (59.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.326    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y80        FDRE                                         r  adcs/adc_interface3/ADDESR[3].ADC_A_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y80        FDRE (Prop_fdre_C_Q)         0.100     1.426 r  adcs/adc_interface3/ADDESR[3].ADC_A_0_reg[3]/Q
                         net (fo=1, routed)           0.147     1.573    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X114Y78        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.570    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y78        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.210     1.360    
    SLICE_X114Y78        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.489    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[2].ADC_A_4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y78        FDRE                                         r  adcs/adc_interface3/ADDESR[2].ADC_A_4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y78        FDRE (Prop_fdre_C_Q)         0.100     1.424 r  adcs/adc_interface3/ADDESR[2].ADC_A_4_reg[2]/Q
                         net (fo=1, routed)           0.101     1.526    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA1
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X118Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism             -0.234     1.333    
    SLICE_X118Y76        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.441    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_B_6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (38.992%)  route 0.142ns (61.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y71        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_B_6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y71        FDRE (Prop_fdre_C_Q)         0.091     1.415 r  adcs/adc_interface3/ADDESR[7].ADC_B_6_reg[7]/Q
                         net (fo=1, routed)           0.142     1.558    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIB0
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.569    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y72        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism             -0.210     1.359    
    SLICE_X114Y72        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.455    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.322    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X117Y76        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y76        FDRE (Prop_fdre_C_Q)         0.100     1.422 r  adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/Q
                         net (fo=1, routed)           0.144     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIC1
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.567    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
                         clock pessimism             -0.210     1.357    
    SLICE_X114Y76        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.463    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[3].ADC_A_6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.891%)  route 0.145ns (59.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y71        FDRE                                         r  adcs/adc_interface3/ADDESR[3].ADC_A_6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y71        FDRE (Prop_fdre_C_Q)         0.100     1.424 r  adcs/adc_interface3/ADDESR[3].ADC_A_6_reg[3]/Q
                         net (fo=1, routed)           0.145     1.569    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIC0
    SLICE_X118Y74        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y74        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism             -0.234     1.332    
    SLICE_X118Y74        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.461    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y88        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y88        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.487    adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y88        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y88        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.332    
    SLICE_X117Y88        FDRE (Hold_fdre_C_D)         0.047     1.379    adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.331    adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y87        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y87        FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.486    adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y87        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y87        FDRE                                         r  adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.331    
    SLICE_X117Y87        FDRE (Hold_fdre_C_D)         0.047     1.378    adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y89        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y89        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.487    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y89        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y89        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.332    
    SLICE_X119Y89        FDRE (Hold_fdre_C_D)         0.047     1.379    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y88        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y88        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.487    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y88        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y88        FDRE                                         r  adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.332    
    SLICE_X119Y88        FDRE (Hold_fdre_C_D)         0.047     1.379    adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y96   adcs/adc_interface3/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y90   adcs/adc_interface3/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y86   adcs/adc_interface3/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y84   adcs/adc_interface3/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y64   adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y66   adcs/adc_interface3/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y78  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y78  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y78  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y78  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y78  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y78  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y78  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y78  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y77  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y77  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y73  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y73  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y73  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y73  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y73  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y73  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y73  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y73  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y76  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_B_P
  To Clock:  ADC_3_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y7    adcs/adc_interface3/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y5     adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        6.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.266ns (16.333%)  route 1.363ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.033     4.833    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.340    11.186    
                         clock uncertainty           -0.035    11.150    
    SLICE_X114Y66        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.266ns (16.333%)  route 1.363ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.033     4.833    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.340    11.186    
                         clock uncertainty           -0.035    11.150    
    SLICE_X114Y66        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.266ns (16.333%)  route 1.363ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.033     4.833    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism              0.340    11.186    
                         clock uncertainty           -0.035    11.150    
    SLICE_X114Y66        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.266ns (16.333%)  route 1.363ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.033     4.833    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism              0.340    11.186    
                         clock uncertainty           -0.035    11.150    
    SLICE_X114Y66        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.266ns (16.333%)  route 1.363ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.033     4.833    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism              0.340    11.186    
                         clock uncertainty           -0.035    11.150    
    SLICE_X114Y66        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.266ns (16.333%)  route 1.363ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.033     4.833    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism              0.340    11.186    
                         clock uncertainty           -0.035    11.150    
    SLICE_X114Y66        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.266ns (16.333%)  route 1.363ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.033     4.833    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y66        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism              0.340    11.186    
                         clock uncertainty           -0.035    11.150    
    SLICE_X114Y66        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.266ns (16.333%)  route 1.363ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.033     4.833    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X114Y66        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
                         clock pessimism              0.340    11.186    
                         clock uncertainty           -0.035    11.150    
    SLICE_X114Y66        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.847    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.847    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.266ns (17.334%)  route 1.269ns (82.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.939     4.739    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.845    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.117    
    SLICE_X118Y66        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.814    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.266ns (17.334%)  route 1.269ns (82.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDPE (Prop_fdpe_C_Q)         0.223     3.428 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.329     3.757    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.043     3.800 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.939     4.739    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WE
    SLICE_X118Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.845    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.308    11.153    
                         clock uncertainty           -0.035    11.117    
    SLICE_X118Y66        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.814    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  6.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.342    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y66        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y66        FDRE (Prop_fdre_C_Q)         0.100     1.442 r  adcs/adc_interface3/ADDESR[7].ADC_A_1_reg[7]/Q
                         net (fo=1, routed)           0.107     1.549    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X118Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.235     1.353    
    SLICE_X118Y66        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.484    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_B_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y72        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_B_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y72        FDRE (Prop_fdre_C_Q)         0.100     1.436 r  adcs/adc_interface3/ADDESR[0].ADC_B_3_reg[0]/Q
                         net (fo=1, routed)           0.095     1.530    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA1
    SLICE_X118Y71        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y71        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism             -0.234     1.349    
    SLICE_X118Y71        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.457    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[4].ADC_A_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.343    adcs/adc_interface3/clk_div_out2
    SLICE_X118Y65        FDRE                                         r  adcs/adc_interface3/ADDESR[4].ADC_A_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y65        FDRE (Prop_fdre_C_Q)         0.118     1.461 r  adcs/adc_interface3/ADDESR[4].ADC_A_1_reg[4]/Q
                         net (fo=1, routed)           0.096     1.556    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X118Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     1.354    
    SLICE_X118Y66        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.469    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_A_7_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.898%)  route 0.157ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.343    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y65        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_A_7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y65        FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface3/ADDESR[1].ADC_A_7_reg[1]/Q
                         net (fo=1, routed)           0.157     1.600    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA0
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism             -0.210     1.378    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.509    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.542%)  route 0.141ns (54.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X118Y68        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y68        FDRE (Prop_fdre_C_Q)         0.118     1.458 r  adcs/adc_interface3/ADDESR[1].ADC_B_5_reg[1]/Q
                         net (fo=1, routed)           0.141     1.599    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIC0
    SLICE_X114Y68        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.586    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y68        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
                         clock pessimism             -0.210     1.376    
    SLICE_X114Y68        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.505    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[4].ADC_B_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.554%)  route 0.147ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.264     1.336    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y72        FDRE                                         r  adcs/adc_interface3/ADDESR[4].ADC_B_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y72        FDRE (Prop_fdre_C_Q)         0.100     1.436 r  adcs/adc_interface3/ADDESR[4].ADC_B_3_reg[4]/Q
                         net (fo=1, routed)           0.147     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB1
    SLICE_X114Y71        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y71        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.210     1.373    
    SLICE_X114Y71        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.488    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_A_7_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.800%)  route 0.145ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.343    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y65        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_A_7_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y65        FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface3/ADDESR[0].ADC_A_7_reg[0]/Q
                         net (fo=1, routed)           0.145     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA1
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism             -0.210     1.378    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.486    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[6].ADC_B_5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.775%)  route 0.145ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.269     1.341    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y67        FDRE                                         r  adcs/adc_interface3/ADDESR[6].ADC_B_5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface3/ADDESR[6].ADC_B_5_reg[6]/Q
                         net (fo=1, routed)           0.145     1.586    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIC1
    SLICE_X114Y67        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.587    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y67        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism             -0.210     1.377    
    SLICE_X114Y67        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.483    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[6].ADC_B_7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.291%)  route 0.155ns (60.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.343    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y63        FDRE                                         r  adcs/adc_interface3/ADDESR[6].ADC_B_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y63        FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface3/ADDESR[6].ADC_B_7_reg[6]/Q
                         net (fo=1, routed)           0.155     1.597    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIB1
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X114Y66        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism             -0.210     1.378    
    SLICE_X114Y66        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.493    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[2].ADC_B_5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.876%)  route 0.139ns (54.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X118Y68        FDRE                                         r  adcs/adc_interface3/ADDESR[2].ADC_B_5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y68        FDRE (Prop_fdre_C_Q)         0.118     1.458 r  adcs/adc_interface3/ADDESR[2].ADC_B_5_reg[2]/Q
                         net (fo=1, routed)           0.139     1.597    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIB1
    SLICE_X114Y68        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.586    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y68        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK
                         clock pessimism             -0.210     1.376    
    SLICE_X114Y68        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.491    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y94   adcs/adc_interface3/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y80   adcs/adc_interface3/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y82   adcs/adc_interface3/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y68   adcs/adc_interface3/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y62   adcs/adc_interface3/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y58   adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y70  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y66  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y72  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y72  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_A_P
  To Clock:  ADC_4_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y0    adcs/adc_interface4/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y0     adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        5.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.259ns (13.493%)  route 1.660ns (86.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y46          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.660     5.029    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.204ns (11.255%)  route 1.609ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.204     3.368 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.609     4.976    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X6Y48          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.091    10.926    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.204ns (11.255%)  route 1.609ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.204     3.368 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.609     4.976    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X6Y48          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.091    10.926    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.204ns (11.255%)  route 1.609ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.204     3.368 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.609     4.976    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X6Y48          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.091    10.926    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.204ns (11.255%)  route 1.609ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.204     3.368 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.609     4.976    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X6Y48          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.091    10.926    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.204ns (11.255%)  route 1.609ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.204     3.368 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.609     4.976    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X6Y48          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.091    10.926    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.204ns (11.255%)  route 1.609ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.204     3.368 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.609     4.976    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X6Y48          RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.091    10.926    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.204ns (11.255%)  route 1.609ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.204     3.368 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.609     4.976    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y48          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X6Y48          RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.091    10.926    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.204ns (11.255%)  route 1.609ns (88.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 10.770 - 8.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.635     3.164    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.204     3.368 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.609     4.976    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X6Y48          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.770    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.283    11.053    
                         clock uncertainty           -0.035    11.017    
    SLICE_X6Y48          RAMS32 (Setup_rams32_CLK_ADR0)
                                                     -0.091    10.926    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -4.976    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.259ns (13.842%)  route 1.612ns (86.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.612     4.981    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[0].ADC_B_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.874%)  route 0.101ns (50.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.382    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X5Y48          FDRE                                         r  adcs/adc_interface4/ADDESR[0].ADC_B_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.100     1.482 r  adcs/adc_interface4/ADDESR[0].ADC_B_0_reg[0]/Q
                         net (fo=1, routed)           0.101     1.582    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB1
    SLICE_X6Y47          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X6Y47          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.225     1.396    
    SLICE_X6Y47          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.511    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/obitslip1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/bitsleep1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X5Y44          FDRE                                         r  adcs/adc_interface4/obitslip1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.100     1.481 f  adcs/adc_interface4/obitslip1_reg[5]/Q
                         net (fo=1, routed)           0.055     1.535    adcs/adc_interface4/obitslip1[5]
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.028     1.563 r  adcs/adc_interface4/bitsleep1[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.563    adcs/adc_interface4/bitsleep1[5]_i_1__2_n_0
    SLICE_X4Y44          FDRE                                         r  adcs/adc_interface4/bitsleep1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.620    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X4Y44          FDRE                                         r  adcs/adc_interface4/bitsleep1_reg[5]/C
                         clock pessimism             -0.228     1.392    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.087     1.479    adcs/adc_interface4/bitsleep1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[3].ADC_A_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.265%)  route 0.137ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X5Y46          FDRE                                         r  adcs/adc_interface4/ADDESR[3].ADC_A_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/ADDESR[3].ADC_A_2_reg[3]/Q
                         net (fo=1, routed)           0.137     1.617    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIB0
    SLICE_X6Y46          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.620    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.225     1.395    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.527    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[5].ADC_A_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.087%)  route 0.138ns (57.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X5Y44          FDRE                                         r  adcs/adc_interface4/ADDESR[5].ADC_A_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/ADDESR[5].ADC_A_2_reg[5]/Q
                         net (fo=1, routed)           0.138     1.618    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIA0
    SLICE_X6Y46          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.620    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.225     1.395    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.526    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[5].ADC_B_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.171%)  route 0.143ns (54.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X2Y48          FDRE                                         r  adcs/adc_interface4/ADDESR[5].ADC_B_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.118     1.499 r  adcs/adc_interface4/ADDESR[5].ADC_B_0_reg[5]/Q
                         net (fo=1, routed)           0.143     1.642    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X6Y48          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.202     1.419    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.548    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[1].ADC_A_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.030%)  route 0.138ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X5Y45          FDRE                                         r  adcs/adc_interface4/ADDESR[1].ADC_A_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/ADDESR[1].ADC_A_2_reg[1]/Q
                         net (fo=1, routed)           0.138     1.619    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIC0
    SLICE_X6Y46          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.620    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X6Y46          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.225     1.395    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.524    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADDESR[1].ADC_B_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.378%)  route 0.142ns (58.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.277     1.382    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X5Y48          FDRE                                         r  adcs/adc_interface4/ADDESR[1].ADC_B_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.100     1.482 r  adcs/adc_interface4/ADDESR[1].ADC_B_0_reg[1]/Q
                         net (fo=1, routed)           0.142     1.623    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB0
    SLICE_X6Y47          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X6Y47          RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.225     1.396    
    SLICE_X6Y47          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.528    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.410    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X15Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.100     1.510 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.565    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X15Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.345     1.652    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X15Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.242     1.410    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.047     1.457    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.378    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y39          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.100     1.478 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.533    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y39          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.618    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y39          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.378    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.047     1.425    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.409    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y42         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.100     1.509 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     1.564    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X15Y42         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.651    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y42         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.242     1.409    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.047     1.456    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y46  adcs/adc_interface4/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y36  adcs/adc_interface4/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y8   adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y14  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y47   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y46   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X6Y46   adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y45  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y45  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y45  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y45  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y45  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y45  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y45  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y45  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y47  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X10Y47  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_B_P
  To Clock:  ADC_4_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y3    adcs/adc_interface4/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y1     adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        5.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.302ns (15.790%)  route 1.611ns (84.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.062     5.102    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WE
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism              0.318    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X12Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.827    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.302ns (15.790%)  route 1.611ns (84.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.062     5.102    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WE
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism              0.318    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X12Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.827    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.302ns (15.790%)  route 1.611ns (84.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.062     5.102    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WE
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism              0.318    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X12Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.827    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.302ns (15.790%)  route 1.611ns (84.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.062     5.102    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WE
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
                         clock pessimism              0.318    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X12Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.827    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.302ns (15.790%)  route 1.611ns (84.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.062     5.102    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WE
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
                         clock pessimism              0.318    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X12Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.827    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.302ns (15.790%)  route 1.611ns (84.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.062     5.102    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WE
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X12Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism              0.318    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X12Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.827    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.302ns (15.790%)  route 1.611ns (84.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.062     5.102    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WE
    SLICE_X12Y39         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X12Y39         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
                         clock pessimism              0.318    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X12Y39         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.827    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.302ns (15.790%)  route 1.611ns (84.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.062     5.102    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WE
    SLICE_X12Y39         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.572    10.847    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X12Y39         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
                         clock pessimism              0.318    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X12Y39         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.827    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.827    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.302ns (16.142%)  route 1.569ns (83.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.020     5.060    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X10Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.845    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.283    11.128    
                         clock uncertainty           -0.035    11.093    
    SLICE_X10Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.790    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         10.790    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.302ns (16.142%)  route 1.569ns (83.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.631     3.189    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDPE (Prop_fdpe_C_Q)         0.259     3.448 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.549     3.997    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.043     4.040 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.020     5.060    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X10Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.845    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X10Y39         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.283    11.128    
                         clock uncertainty           -0.035    11.093    
    SLICE_X10Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.790    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.790    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  5.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/bitsleep2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.408    adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y40          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.100     1.508 r  adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=2, routed)           0.062     1.570    adcs/adc_interface4/ibitslip2[1]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.028     1.598 r  adcs/adc_interface4/bitsleep2[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.598    adcs/adc_interface4/bitsleep2[1]_i_1__2_n_0
    SLICE_X2Y40          FDRE                                         r  adcs/adc_interface4/bitsleep2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.648    adcs/adc_interface4/clk_div_out2
    SLICE_X2Y40          FDRE                                         r  adcs/adc_interface4/bitsleep2_reg[1]/C
                         clock pessimism             -0.229     1.419    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.087     1.506    adcs/adc_interface4/bitsleep2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.151%)  route 0.232ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.091     1.528 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.232     1.760    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.228     1.451    
    SLICE_X12Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.656    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.151%)  route 0.232ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.091     1.528 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.232     1.760    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.228     1.451    
    SLICE_X12Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.656    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.151%)  route 0.232ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.091     1.528 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.232     1.760    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.228     1.451    
    SLICE_X12Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.656    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.151%)  route 0.232ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.091     1.528 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.232     1.760    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.228     1.451    
    SLICE_X12Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.656    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.151%)  route 0.232ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.091     1.528 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.232     1.760    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.228     1.451    
    SLICE_X12Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.656    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.151%)  route 0.232ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.091     1.528 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.232     1.760    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y38         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.228     1.451    
    SLICE_X12Y38         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     1.656    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.151%)  route 0.232ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.091     1.528 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.232     1.760    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X12Y38         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y38         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.228     1.451    
    SLICE_X12Y38         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.656    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.091ns (28.151%)  route 0.232ns (71.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.091     1.528 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.232     1.760    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X12Y38         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y38         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.228     1.451    
    SLICE_X12Y38         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     1.656    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.402    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y31          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.100     1.502 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.557    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y31          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.640    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y31          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.238     1.402    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.047     1.449    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y38  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y38  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y39  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y39  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y39  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y39  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y39  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y39  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y39  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y39  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X12Y40  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.174ns (16.561%)  route 5.915ns (83.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 9.937 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=145, routed)         5.915     9.248    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/s_axi_axil_WDATA[19]
    SLICE_X46Y121        LUT3 (Prop_lut3_I0_O)        0.047     9.295 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V[19]_i_1/O
                         net (fo=1, routed)           0.000     9.295    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V[19]_i_1_n_0
    SLICE_X46Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.066     9.937    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/ap_clk
    SLICE_X46Y121        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[19]/C
                         clock pessimism              0.151    10.088    
                         clock uncertainty           -0.125     9.963    
    SLICE_X46Y121        FDRE (Setup_fdre_C_D)        0.086    10.049    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[19]
  -------------------------------------------------------------------
                         required time                         10.049    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg36_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 1.127ns (16.139%)  route 5.856ns (83.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 10.066 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=158, routed)         5.856     9.189    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X66Y175        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg36_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.195    10.066    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y175        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg36_reg[5]/C
                         clock pessimism              0.071    10.137    
                         clock uncertainty           -0.125    10.012    
    SLICE_X66Y175        FDRE (Setup_fdre_C_D)        0.000    10.012    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg36_reg[5]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.741ns  (logic 1.127ns (16.719%)  route 5.614ns (83.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 9.974 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=145, routed)         5.614     8.947    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/s_axi_axil_WDATA[14]
    RAMB36_X2Y23         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.103     9.974    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/ap_clk
    RAMB36_X2Y23         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/CLKBWRCLK
                         clock pessimism              0.151    10.125    
                         clock uncertainty           -0.125     9.999    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.182     9.817    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.181ns (17.084%)  route 5.732ns (82.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 9.936 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=145, routed)         5.732     9.065    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/s_axi_axil_WDATA[19]
    SLICE_X47Y122        LUT3 (Prop_lut3_I0_O)        0.054     9.119 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack[19]_i_1/O
                         net (fo=1, routed)           0.000     9.119    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/or0_out[19]
    SLICE_X47Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.065     9.936    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/ap_clk
    SLICE_X47Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack_reg[19]/C
                         clock pessimism              0.151    10.087    
                         clock uncertainty           -0.125     9.962    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)        0.058    10.020    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_ack_reg[19]
  -------------------------------------------------------------------
                         required time                         10.020    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 1.127ns (16.815%)  route 5.575ns (83.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.967ns = ( 9.967 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.575     8.908    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/s_axi_axil_WDATA[12]
    RAMB36_X2Y25         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.096     9.967    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/ap_clk
    RAMB36_X2Y25         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/CLKBWRCLK
                         clock pessimism              0.151    10.118    
                         clock uncertainty           -0.125     9.992    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.182     9.810    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1
  -------------------------------------------------------------------
                         required time                          9.810    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg48_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 1.127ns (16.391%)  route 5.749ns (83.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 10.071 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=158, routed)         5.749     9.082    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X67Y179        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg48_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.200    10.071    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y179        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg48_reg[6]/C
                         clock pessimism              0.071    10.142    
                         clock uncertainty           -0.125    10.017    
    SLICE_X67Y179        FDRE (Setup_fdre_C_D)       -0.019     9.998    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg48_reg[6]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg51_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 1.127ns (16.430%)  route 5.732ns (83.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 10.070 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=158, routed)         5.732     9.066    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X64Y180        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg51_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.199    10.070    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y180        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg51_reg[6]/C
                         clock pessimism              0.071    10.141    
                         clock uncertainty           -0.125    10.016    
    SLICE_X64Y180        FDRE (Setup_fdre_C_D)       -0.019     9.997    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg51_reg[6]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg47_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 1.127ns (16.399%)  route 5.746ns (83.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=158, routed)         5.746     9.079    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X66Y176        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg47_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.196    10.067    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y176        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg47_reg[5]/C
                         clock pessimism              0.071    10.138    
                         clock uncertainty           -0.125    10.013    
    SLICE_X66Y176        FDRE (Setup_fdre_C_D)       -0.002    10.011    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg47_reg[5]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg56_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 1.127ns (16.391%)  route 5.749ns (83.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 10.072 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=158, routed)         5.749     9.082    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X66Y180        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg56_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.201    10.072    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y180        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg56_reg[6]/C
                         clock pessimism              0.071    10.143    
                         clock uncertainty           -0.125    10.018    
    SLICE_X66Y180        FDRE (Setup_fdre_C_D)       -0.002    10.016    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg56_reg[6]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg10_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 1.127ns (16.414%)  route 5.739ns (83.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 10.072 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=158, routed)         5.739     9.072    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[6]
    SLICE_X67Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg10_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.201    10.072    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg10_reg[6]/C
                         clock pessimism              0.071    10.143    
                         clock uncertainty           -0.125    10.018    
    SLICE_X67Y169        FDRE (Setup_fdre_C_D)       -0.008    10.010    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg10_reg[6]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  0.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.204ns (61.964%)  route 0.125ns (38.036%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.526     0.868    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y148        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.100     0.968 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[15]/Q
                         net (fo=1, routed)           0.125     1.093    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5[15]
    SLICE_X57Y148        LUT6 (Prop_lut6_I3_O)        0.028     1.121 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[15]_i_5/O
                         net (fo=1, routed)           0.000     1.121    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[15]_i_5_n_0
    SLICE_X57Y148        MUXF7 (Prop_muxf7_I1_O)      0.059     1.180 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.180    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_2_n_0
    SLICE_X57Y148        MUXF8 (Prop_muxf8_I0_O)      0.017     1.197 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.197    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[15]
    SLICE_X57Y148        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.730     1.110    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y148        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.046     1.064    
    SLICE_X57Y148        FDRE (Hold_fdre_C_D)         0.070     1.134    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 counter_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.333ns (76.555%)  route 0.102ns (23.445%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.533     0.875    MAIN_CLOCK
    SLICE_X35Y147        FDRE                                         r  counter_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDRE (Prop_fdre_C_Q)         0.100     0.975 r  counter_int_reg[12]/Q
                         net (fo=3, routed)           0.101     1.076    counter_int_reg[12]
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     1.218 r  counter_int_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    counter_int_reg[12]_i_1_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.243 r  counter_int_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    counter_int_reg[16]_i_1_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.268 r  counter_int_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.269    counter_int_reg[20]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.310 r  counter_int_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.310    counter_int_reg[24]_i_1_n_7
    SLICE_X35Y150        FDRE                                         r  counter_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.839     1.219    MAIN_CLOCK
    SLICE_X35Y150        FDRE                                         r  counter_int_reg[24]/C
                         clock pessimism             -0.046     1.173    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.071     1.244    counter_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg14_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.196ns (58.733%)  route 0.138ns (41.267%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.867ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.525     0.867    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y146        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg14_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y146        FDRE (Prop_fdre_C_Q)         0.100     0.967 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg14_reg[25]/Q
                         net (fo=1, routed)           0.138     1.105    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg14[25]
    SLICE_X57Y146        LUT6 (Prop_lut6_I1_O)        0.028     1.133 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[25]_i_7/O
                         net (fo=1, routed)           0.000     1.133    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[25]_i_7_n_0
    SLICE_X57Y146        MUXF7 (Prop_muxf7_I1_O)      0.051     1.184 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_3/O
                         net (fo=1, routed)           0.000     1.184    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_3_n_0
    SLICE_X57Y146        MUXF8 (Prop_muxf8_I1_O)      0.017     1.201 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.201    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[25]
    SLICE_X57Y146        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.729     1.109    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y146        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.046     1.063    
    SLICE_X57Y146        FDRE (Hold_fdre_C_D)         0.070     1.133    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.204ns (59.576%)  route 0.138ns (40.424%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.523     0.865    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y143        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.100     0.965 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5_reg[31]/Q
                         net (fo=1, routed)           0.138     1.103    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg5[31]
    SLICE_X61Y143        LUT6 (Prop_lut6_I3_O)        0.028     1.131 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[31]_i_6/O
                         net (fo=1, routed)           0.000     1.131    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[31]_i_6_n_0
    SLICE_X61Y143        MUXF7 (Prop_muxf7_I1_O)      0.059     1.190 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     1.190    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_3_n_0
    SLICE_X61Y143        MUXF8 (Prop_muxf8_I0_O)      0.017     1.207 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.207    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[31]
    SLICE_X61Y143        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.731     1.111    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y143        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.046     1.065    
    SLICE_X61Y143        FDRE (Hold_fdre_C_D)         0.070     1.135    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.427%)  route 0.199ns (66.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.583     0.925    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X23Y95         FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y95         FDRE (Prop_fdre_C_Q)         0.100     1.025 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/waddr_reg[3]/Q
                         net (fo=7, routed)           0.199     1.224    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/waddr[3]
    RAMB18_X1Y38         RAMB18E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.815     1.195    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X1Y38         RAMB18E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism             -0.226     0.969    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.152    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.059%)  route 0.144ns (58.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.531     0.873    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X39Y109        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.144     1.117    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][7]
    SLICE_X38Y106        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.737     1.117    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X38Y106        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism             -0.229     0.888    
    SLICE_X38Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.042    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg7_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.204ns (59.874%)  route 0.137ns (40.126%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.606     0.948    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y151        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDRE (Prop_fdre_C_Q)         0.100     1.048 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg7_reg[10]/Q
                         net (fo=1, routed)           0.137     1.185    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg7[10]
    SLICE_X57Y152        LUT6 (Prop_lut6_I0_O)        0.028     1.213 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[10]_i_5/O
                         net (fo=1, routed)           0.000     1.213    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[10]_i_5_n_0
    SLICE_X57Y152        MUXF7 (Prop_muxf7_I1_O)      0.059     1.272 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     1.272    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_2_n_0
    SLICE_X57Y152        MUXF8 (Prop_muxf8_I0_O)      0.017     1.289 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.289    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[10]
    SLICE_X57Y152        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.830     1.210    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y152        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.066     1.144    
    SLICE_X57Y152        FDRE (Hold_fdre_C_D)         0.070     1.214    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.204ns (59.533%)  route 0.139ns (40.467%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.526     0.868    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y149        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.100     0.968 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[14]/Q
                         net (fo=1, routed)           0.139     1.107    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4[14]
    SLICE_X57Y149        LUT6 (Prop_lut6_I5_O)        0.028     1.135 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[14]_i_5/O
                         net (fo=1, routed)           0.000     1.135    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[14]_i_5_n_0
    SLICE_X57Y149        MUXF7 (Prop_muxf7_I1_O)      0.059     1.194 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_2/O
                         net (fo=1, routed)           0.000     1.194    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_2_n_0
    SLICE_X57Y149        MUXF8 (Prop_muxf8_I0_O)      0.017     1.211 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.211    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[14]
    SLICE_X57Y149        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.730     1.110    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y149        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.046     1.064    
    SLICE_X57Y149        FDRE (Hold_fdre_C_D)         0.070     1.134    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.204ns (45.876%)  route 0.241ns (54.124%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.528     0.870    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y149        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y149        FDRE (Prop_fdre_C_Q)         0.100     0.970 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=1, routed)           0.241     1.211    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg4[2]
    SLICE_X64Y150        LUT6 (Prop_lut6_I5_O)        0.028     1.239 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[2]_i_5/O
                         net (fo=1, routed)           0.000     1.239    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[2]_i_5_n_0
    SLICE_X64Y150        MUXF7 (Prop_muxf7_I1_O)      0.059     1.298 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.298    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_2_n_0
    SLICE_X64Y150        MUXF8 (Prop_muxf8_I0_O)      0.017     1.315 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.315    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[2]
    SLICE_X64Y150        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.834     1.214    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y150        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.046     1.168    
    SLICE_X64Y150        FDRE (Hold_fdre_C_D)         0.070     1.238    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 counter_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.344ns (77.134%)  route 0.102ns (22.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.533     0.875    MAIN_CLOCK
    SLICE_X35Y147        FDRE                                         r  counter_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDRE (Prop_fdre_C_Q)         0.100     0.975 r  counter_int_reg[12]/Q
                         net (fo=3, routed)           0.101     1.076    counter_int_reg[12]
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     1.218 r  counter_int_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.218    counter_int_reg[12]_i_1_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.243 r  counter_int_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.243    counter_int_reg[16]_i_1_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.268 r  counter_int_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.269    counter_int_reg[20]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.321 r  counter_int_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    counter_int_reg[24]_i_1_n_5
    SLICE_X35Y150        FDRE                                         r  counter_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.839     1.219    MAIN_CLOCK
    SLICE_X35Y150        FDRE                                         r  counter_int_reg[26]/C
                         clock pessimism             -0.046     1.173    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.071     1.244    counter_int_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X1Y18        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X1Y17        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y19        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y17        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB18_X1Y38        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB18_X1Y38        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y23        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1     n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X4Y96         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X4Y96         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X4Y96         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X4Y96         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X4Y96         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X4Y96         zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X22Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_6/U1/intState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 1.065ns (15.920%)  route 5.625ns (84.080%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 9.961 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 f  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 f  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 f  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 f  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 f  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.014     7.841    U33_6/U1/trig
    SLICE_X55Y86         LUT4 (Prop_lut4_I3_O)        0.049     7.890 r  U33_6/U1/intState[1]_i_7__8/O
                         net (fo=1, routed)           0.382     8.272    U33_6/U1/intState[1]_i_7__8_n_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I4_O)        0.136     8.408 r  U33_6/U1/intState[1]_i_6__8/O
                         net (fo=1, routed)           0.374     8.782    U33_6/U1/intState[1]_i_6__8_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.043     8.825 r  U33_6/U1/intState[1]_i_2__8/O
                         net (fo=2, routed)           0.186     9.011    U33_6/U1/intState[1]_i_2__8_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.043     9.054 r  U33_6/U1/intState[0]_i_1__21/O
                         net (fo=1, routed)           0.000     9.054    U33_6/U1/intState[0]_i_1__21_n_0
    SLICE_X55Y85         FDRE                                         r  U33_6/U1/intState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.088     9.961    U33_6/U1/clk_out2
    SLICE_X55Y85         FDRE                                         r  U33_6/U1/intState_reg[0]/C
                         clock pessimism              0.071    10.032    
                         clock uncertainty           -0.073     9.959    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.034     9.993    U33_6/U1/intState_reg[0]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_6/U1/intState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 1.065ns (15.924%)  route 5.623ns (84.076%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns = ( 9.961 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 f  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 f  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 f  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 f  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 f  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.014     7.841    U33_6/U1/trig
    SLICE_X55Y86         LUT4 (Prop_lut4_I3_O)        0.049     7.890 r  U33_6/U1/intState[1]_i_7__8/O
                         net (fo=1, routed)           0.382     8.272    U33_6/U1/intState[1]_i_7__8_n_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I4_O)        0.136     8.408 r  U33_6/U1/intState[1]_i_6__8/O
                         net (fo=1, routed)           0.374     8.782    U33_6/U1/intState[1]_i_6__8_n_0
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.043     8.825 r  U33_6/U1/intState[1]_i_2__8/O
                         net (fo=2, routed)           0.184     9.009    U33_6/U1/intState[1]_i_2__8_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.043     9.052 r  U33_6/U1/intState[1]_i_1__21/O
                         net (fo=1, routed)           0.000     9.052    U33_6/U1/intState[1]_i_1__21_n_0
    SLICE_X55Y85         FDRE                                         r  U33_6/U1/intState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.088     9.961    U33_6/U1/clk_out2
    SLICE_X55Y85         FDRE                                         r  U33_6/U1/intState_reg[1]/C
                         clock pessimism              0.071    10.032    
                         clock uncertainty           -0.073     9.959    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.033     9.992    U33_6/U1/intState_reg[1]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/icounter_V_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.837ns (13.253%)  route 5.479ns (86.747%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 r  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 r  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.354     8.182    U33_10/U1/trig
    SLICE_X72Y94         LUT4 (Prop_lut4_I1_O)        0.043     8.225 r  U33_10/U1/icounter_V[0]_i_1__4/O
                         net (fo=18, routed)          0.456     8.680    U33_10/U1/icounter_V[0]_i_1__4_n_0
    SLICE_X71Y96         FDRE                                         r  U33_10/U1/icounter_V_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.099     9.972    U33_10/U1/clk_out2
    SLICE_X71Y96         FDRE                                         r  U33_10/U1/icounter_V_reg[10]/C
                         clock pessimism              0.071    10.043    
                         clock uncertainty           -0.073     9.970    
    SLICE_X71Y96         FDRE (Setup_fdre_C_R)       -0.304     9.666    U33_10/U1/icounter_V_reg[10]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/icounter_V_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.837ns (13.253%)  route 5.479ns (86.747%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 r  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 r  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.354     8.182    U33_10/U1/trig
    SLICE_X72Y94         LUT4 (Prop_lut4_I1_O)        0.043     8.225 r  U33_10/U1/icounter_V[0]_i_1__4/O
                         net (fo=18, routed)          0.456     8.680    U33_10/U1/icounter_V[0]_i_1__4_n_0
    SLICE_X71Y96         FDRE                                         r  U33_10/U1/icounter_V_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.099     9.972    U33_10/U1/clk_out2
    SLICE_X71Y96         FDRE                                         r  U33_10/U1/icounter_V_reg[11]/C
                         clock pessimism              0.071    10.043    
                         clock uncertainty           -0.073     9.970    
    SLICE_X71Y96         FDRE (Setup_fdre_C_R)       -0.304     9.666    U33_10/U1/icounter_V_reg[11]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/icounter_V_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.837ns (13.253%)  route 5.479ns (86.747%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 r  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 r  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.354     8.182    U33_10/U1/trig
    SLICE_X72Y94         LUT4 (Prop_lut4_I1_O)        0.043     8.225 r  U33_10/U1/icounter_V[0]_i_1__4/O
                         net (fo=18, routed)          0.456     8.680    U33_10/U1/icounter_V[0]_i_1__4_n_0
    SLICE_X71Y96         FDRE                                         r  U33_10/U1/icounter_V_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.099     9.972    U33_10/U1/clk_out2
    SLICE_X71Y96         FDRE                                         r  U33_10/U1/icounter_V_reg[8]/C
                         clock pessimism              0.071    10.043    
                         clock uncertainty           -0.073     9.970    
    SLICE_X71Y96         FDRE (Setup_fdre_C_R)       -0.304     9.666    U33_10/U1/icounter_V_reg[8]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/icounter_V_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.837ns (13.253%)  route 5.479ns (86.747%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 r  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 r  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.354     8.182    U33_10/U1/trig
    SLICE_X72Y94         LUT4 (Prop_lut4_I1_O)        0.043     8.225 r  U33_10/U1/icounter_V[0]_i_1__4/O
                         net (fo=18, routed)          0.456     8.680    U33_10/U1/icounter_V[0]_i_1__4_n_0
    SLICE_X71Y96         FDRE                                         r  U33_10/U1/icounter_V_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.099     9.972    U33_10/U1/clk_out2
    SLICE_X71Y96         FDRE                                         r  U33_10/U1/icounter_V_reg[9]/C
                         clock pessimism              0.071    10.043    
                         clock uncertainty           -0.073     9.970    
    SLICE_X71Y96         FDRE (Setup_fdre_C_R)       -0.304     9.666    U33_10/U1/icounter_V_reg[9]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/icounter_V_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.837ns (13.290%)  route 5.461ns (86.711%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 r  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 r  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.354     8.182    U33_10/U1/trig
    SLICE_X72Y94         LUT4 (Prop_lut4_I1_O)        0.043     8.225 r  U33_10/U1/icounter_V[0]_i_1__4/O
                         net (fo=18, routed)          0.438     8.663    U33_10/U1/icounter_V[0]_i_1__4_n_0
    SLICE_X71Y95         FDRE                                         r  U33_10/U1/icounter_V_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.099     9.972    U33_10/U1/clk_out2
    SLICE_X71Y95         FDRE                                         r  U33_10/U1/icounter_V_reg[4]/C
                         clock pessimism              0.071    10.043    
                         clock uncertainty           -0.073     9.970    
    SLICE_X71Y95         FDRE (Setup_fdre_C_R)       -0.304     9.666    U33_10/U1/icounter_V_reg[4]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/icounter_V_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.837ns (13.290%)  route 5.461ns (86.711%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 r  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 r  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.354     8.182    U33_10/U1/trig
    SLICE_X72Y94         LUT4 (Prop_lut4_I1_O)        0.043     8.225 r  U33_10/U1/icounter_V[0]_i_1__4/O
                         net (fo=18, routed)          0.438     8.663    U33_10/U1/icounter_V[0]_i_1__4_n_0
    SLICE_X71Y95         FDRE                                         r  U33_10/U1/icounter_V_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.099     9.972    U33_10/U1/clk_out2
    SLICE_X71Y95         FDRE                                         r  U33_10/U1/icounter_V_reg[5]/C
                         clock pessimism              0.071    10.043    
                         clock uncertainty           -0.073     9.970    
    SLICE_X71Y95         FDRE (Setup_fdre_C_R)       -0.304     9.666    U33_10/U1/icounter_V_reg[5]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/icounter_V_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.837ns (13.290%)  route 5.461ns (86.711%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 r  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 r  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.354     8.182    U33_10/U1/trig
    SLICE_X72Y94         LUT4 (Prop_lut4_I1_O)        0.043     8.225 r  U33_10/U1/icounter_V[0]_i_1__4/O
                         net (fo=18, routed)          0.438     8.663    U33_10/U1/icounter_V[0]_i_1__4_n_0
    SLICE_X71Y95         FDRE                                         r  U33_10/U1/icounter_V_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.099     9.972    U33_10/U1/clk_out2
    SLICE_X71Y95         FDRE                                         r  U33_10/U1/icounter_V_reg[6]/C
                         clock pessimism              0.071    10.043    
                         clock uncertainty           -0.073     9.970    
    SLICE_X71Y95         FDRE (Setup_fdre_C_R)       -0.304     9.666    U33_10/U1/icounter_V_reg[6]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U33_10/U1/icounter_V_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.837ns (13.290%)  route 5.461ns (86.711%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.434     2.365    U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y18         RAMB18E1                                     r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.622     2.987 r  U30_19/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[0]
                         net (fo=1, routed)           0.811     3.797    U30_18/U18/gen_wr_a.gen_word_narrow.mem_reg_0[0]
    SLICE_X72Y34         LUT4 (Prop_lut4_I3_O)        0.043     3.840 r  U30_18/U18/trigger_signal_read_reg_708[0]_i_21/O
                         net (fo=1, routed)           0.713     4.553    U30_20/U18/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X93Y36         LUT6 (Prop_lut6_I5_O)        0.043     4.596 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_14/O
                         net (fo=1, routed)           0.372     4.968    U30_20/U18/trigger_signal_read_reg_708[0]_i_14_n_0
    SLICE_X93Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.011 r  U30_20/U18/trigger_signal_read_reg_708[0]_i_5/O
                         net (fo=2, routed)           1.773     6.784    U30_12/U19/gen_wr_a.gen_word_narrow.mem_reg_2
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.043     6.827 r  U30_12/U19/icounter_V[0]_i_4__21/O
                         net (fo=104, routed)         1.354     8.182    U33_10/U1/trig
    SLICE_X72Y94         LUT4 (Prop_lut4_I1_O)        0.043     8.225 r  U33_10/U1/icounter_V[0]_i_1__4/O
                         net (fo=18, routed)          0.438     8.663    U33_10/U1/icounter_V[0]_i_1__4_n_0
    SLICE_X71Y95         FDRE                                         r  U33_10/U1/icounter_V_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.099     9.972    U33_10/U1/clk_out2
    SLICE_X71Y95         FDRE                                         r  U33_10/U1/icounter_V_reg[7]/C
                         clock pessimism              0.071    10.043    
                         clock uncertainty           -0.073     9.970    
    SLICE_X71Y95         FDRE (Setup_fdre_C_R)       -0.304     9.666    U33_10/U1/icounter_V_reg[7]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  1.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U30_5/U18/RP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.246%)  route 0.184ns (64.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.580     0.924    U30_5/U18/clk_out2
    SLICE_X92Y53         FDRE                                         r  U30_5/U18/RP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_fdre_C_Q)         0.100     1.024 r  U30_5/U18/RP_reg[8]/Q
                         net (fo=1, routed)           0.184     1.208    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[8]
    RAMB18_X5Y20         RAMB18E1                                     r  U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.812     1.194    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y20         RAMB18E1                                     r  U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.225     0.969    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.152    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U30_5/U18/RP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.035%)  route 0.185ns (64.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.581     0.925    U30_5/U18/clk_out2
    SLICE_X92Y51         FDRE                                         r  U30_5/U18/RP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y51         FDRE (Prop_fdre_C_Q)         0.100     1.025 r  U30_5/U18/RP_reg[1]/Q
                         net (fo=1, routed)           0.185     1.210    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[1]
    RAMB18_X5Y20         RAMB18E1                                     r  U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.812     1.194    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y20         RAMB18E1                                     r  U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.225     0.969    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.152    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U30_5/U18/RP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.100ns (34.896%)  route 0.187ns (65.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.581     0.925    U30_5/U18/clk_out2
    SLICE_X92Y51         FDRE                                         r  U30_5/U18/RP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y51         FDRE (Prop_fdre_C_Q)         0.100     1.025 r  U30_5/U18/RP_reg[2]/Q
                         net (fo=1, routed)           0.187     1.212    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[2]
    RAMB18_X5Y20         RAMB18E1                                     r  U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.812     1.194    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y20         RAMB18E1                                     r  U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.225     0.969    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.152    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U30_20/U20/RP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.335%)  route 0.190ns (61.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.579     0.923    U30_20/U20/clk_out2
    SLICE_X20Y62         FDRE                                         r  U30_20/U20/RP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.118     1.041 r  U30_20/U20/RP_reg[8]/Q
                         net (fo=1, routed)           0.190     1.231    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[8]
    RAMB18_X1Y25         RAMB18E1                                     r  U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.811     1.193    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y25         RAMB18E1                                     r  U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.206     0.987    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.170    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 U30_2/U19/RP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_2/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.489%)  route 0.190ns (65.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.631     0.975    U30_2/U19/clk_out2
    SLICE_X92Y46         FDRE                                         r  U30_2/U19/RP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y46         FDRE (Prop_fdre_C_Q)         0.100     1.075 r  U30_2/U19/RP_reg[7]/Q
                         net (fo=1, routed)           0.190     1.265    U30_2/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[7]
    RAMB18_X5Y18         RAMB18E1                                     r  U30_2/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.882     1.264    U30_2/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y18         RAMB18E1                                     r  U30_2/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.019    
    RAMB18_X5Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.202    U30_2/U19/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U30_20/U20/RP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.033%)  route 0.192ns (61.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.580     0.924    U30_20/U20/clk_out2
    SLICE_X20Y60         FDRE                                         r  U30_20/U20/RP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.118     1.042 r  U30_20/U20/RP_reg[3]/Q
                         net (fo=1, routed)           0.192     1.234    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[3]
    RAMB18_X1Y25         RAMB18E1                                     r  U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.811     1.193    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y25         RAMB18E1                                     r  U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.206     0.987    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.170    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U30_20/U18/RP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_20/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.706%)  route 0.188ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.624     0.968    U30_20/U18/clk_out2
    SLICE_X103Y28        FDRE                                         r  U30_20/U18/RP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y28        FDRE (Prop_fdre_C_Q)         0.100     1.068 r  U30_20/U18/RP_reg[3]/Q
                         net (fo=1, routed)           0.188     1.256    U30_20/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[3]
    RAMB18_X6Y10         RAMB18E1                                     r  U30_20/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.871     1.253    U30_20/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y10         RAMB18E1                                     r  U30_20/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.246     1.007    
    RAMB18_X6Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.190    U30_20/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U30_5/U18/RP_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.905%)  route 0.195ns (66.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.580     0.924    U30_5/U18/clk_out2
    SLICE_X92Y53         FDRE                                         r  U30_5/U18/RP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_fdre_C_Q)         0.100     1.024 r  U30_5/U18/RP_reg[9]/Q
                         net (fo=1, routed)           0.195     1.219    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[9]
    RAMB18_X5Y20         RAMB18E1                                     r  U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.812     1.194    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y20         RAMB18E1                                     r  U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.225     0.969    
    RAMB18_X5Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.152    U30_5/U18/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U30_20/U20/RP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.597%)  route 0.196ns (62.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.580     0.924    U30_20/U20/clk_out2
    SLICE_X20Y61         FDRE                                         r  U30_20/U20/RP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.118     1.042 r  U30_20/U20/RP_reg[7]/Q
                         net (fo=1, routed)           0.196     1.238    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[7]
    RAMB18_X1Y25         RAMB18E1                                     r  U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.811     1.193    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y25         RAMB18E1                                     r  U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.206     0.987    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.170    U30_20/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U30_22/U20/iIN_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_22/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.917%)  route 0.143ns (61.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.581     0.925    U30_22/U20/clk_out2
    SLICE_X23Y54         FDRE                                         r  U30_22/U20/iIN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.091     1.016 r  U30_22/U20/iIN_reg[7]/Q
                         net (fo=3, routed)           0.143     1.159    U30_22/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/dina[7]
    RAMB18_X1Y21         RAMB18E1                                     r  U30_22/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.813     1.195    U30_22/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y21         RAMB18E1                                     r  U30_22/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.226     0.969    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.119     1.088    U30_22/U20/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y35      U33_0/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y41      U33_10/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X5Y36      U33_12/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y39      U33_14/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X2Y31      U33_16/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X2Y27      U33_18/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X5Y30      U33_2/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X2Y29      U33_21/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X4Y27      U33_3/U1/r_V_fu_571_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.634         8.000       5.366      DSP48_X5Y27      U33_5/U1/r_V_fu_571_p2__0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X114Y102   U30_12/U16/MemOutput_reg[0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X114Y102   U30_12/U16/MemOutput_reg[0][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X114Y102   U30_12/U16/MemOutput_reg[0][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X114Y102   U30_12/U16/MemOutput_reg[0][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X114Y102   U30_12/U16/MemOutput_reg[0][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X114Y102   U30_12/U16/MemOutput_reg[0][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X114Y102   U30_12/U16/MemOutput_reg[0][6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X114Y102   U30_12/U16/MemOutput_reg[0][7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y75    U30_0/U16/MemOutput_reg[0][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y76    U30_0/U16/MemOutput_reg[0][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y75    U30_0/U16/MemOutput_reg[0][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y76    U30_0/U16/MemOutput_reg[0][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y76    U30_0/U16/MemOutput_reg[0][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y76    U30_0/U16/MemOutput_reg[0][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y76    U30_0/U16/MemOutput_reg[0][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y76    U30_0/U16/MemOutput_reg[0][14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y76    U30_0/U16/MemOutput_reg[0][15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y75    U30_0/U16/MemOutput_reg[0][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y75    U30_0/U16/MemOutput_reg[0][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X106Y75    U30_0/U16/MemOutput_reg[0][3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clock
  To Clock:  clkfbout_main_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y5    main_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sCLK_125
  To Clock:  sCLK_125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sCLK_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sCLK_125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   adcs/dcm_ref/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   adcs/dcm_ref/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y20   adcs/dcm_ref/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.681ns (22.953%)  route 2.286ns (77.047%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X86Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_fdre_C_Q)         0.259     2.976 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/Q
                         net (fo=4, routed)           0.586     3.562    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][10]
    SLICE_X82Y6          LUT4 (Prop_lut4_I3_O)        0.043     3.605 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_20/O
                         net (fo=1, routed)           0.443     4.049    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_20_n_0
    SLICE_X82Y6          LUT4 (Prop_lut4_I1_O)        0.043     4.092 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.422     4.514    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y7          LUT4 (Prop_lut4_I2_O)        0.052     4.566 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.549     5.115    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X75Y7          LUT2 (Prop_lut2_I1_O)        0.147     5.262 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.285     5.547    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X74Y7          LUT6 (Prop_lut6_I0_O)        0.137     5.684 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.684    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X74Y7          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X74Y7          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X74Y7          FDSE (Setup_fdse_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.499ns (16.819%)  route 2.468ns (83.181%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.407     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X83Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.204     2.917 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.726     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.123     3.766 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y6          LUT4 (Prop_lut4_I0_O)        0.043     4.262 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.628     4.890    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X78Y6          LUT6 (Prop_lut6_I3_O)        0.043     4.933 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_2/O
                         net (fo=2, routed)           0.447     5.380    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[21]
    SLICE_X75Y7          LUT4 (Prop_lut4_I2_O)        0.043     5.423 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_4/O
                         net (fo=1, routed)           0.214     5.637    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_4_n_0
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.043     5.680 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.680    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X74Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X74Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X74Y7          FDRE (Setup_fdre_C_D)        0.033     7.784    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.600ns (20.610%)  route 2.311ns (79.390%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.407     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X83Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.204     2.917 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.726     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.123     3.766 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y6          LUT4 (Prop_lut4_I0_O)        0.043     4.262 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.427     4.689    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X77Y7          LUT6 (Prop_lut6_I0_O)        0.043     4.732 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.458     5.189    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X75Y7          LUT3 (Prop_lut3_I2_O)        0.051     5.240 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.248     5.488    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X74Y7          LUT6 (Prop_lut6_I4_O)        0.136     5.624 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X74Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X74Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X74Y7          FDRE (Setup_fdre_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.600ns (20.640%)  route 2.307ns (79.360%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.407     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X83Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.204     2.917 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.726     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.123     3.766 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y6          LUT4 (Prop_lut4_I0_O)        0.043     4.262 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.427     4.689    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X77Y7          LUT6 (Prop_lut6_I0_O)        0.043     4.732 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.458     5.189    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X75Y7          LUT3 (Prop_lut3_I2_O)        0.051     5.240 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.244     5.484    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X75Y7          LUT6 (Prop_lut6_I4_O)        0.136     5.620 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.620    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X75Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X75Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X75Y7          FDRE (Setup_fdre_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.681ns (23.898%)  route 2.169ns (76.102%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.411     2.717    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X86Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y5          FDRE (Prop_fdre_C_Q)         0.259     2.976 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/Q
                         net (fo=4, routed)           0.586     3.562    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][10]
    SLICE_X82Y6          LUT4 (Prop_lut4_I3_O)        0.043     3.605 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_20/O
                         net (fo=1, routed)           0.443     4.049    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_20_n_0
    SLICE_X82Y6          LUT4 (Prop_lut4_I1_O)        0.043     4.092 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.422     4.514    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y7          LUT4 (Prop_lut4_I2_O)        0.052     4.566 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.549     5.115    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X75Y7          LUT2 (Prop_lut2_I1_O)        0.147     5.262 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.168     5.430    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X75Y7          LUT6 (Prop_lut6_I3_O)        0.137     5.567 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.567    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X75Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X75Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X75Y7          FDRE (Setup_fdre_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.456ns (17.427%)  route 2.161ns (82.573%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.407     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X83Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.204     2.917 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.726     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.123     3.766 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y6          LUT4 (Prop_lut4_I0_O)        0.043     4.262 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.407     4.669    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X78Y6          LUT6 (Prop_lut6_I0_O)        0.043     4.712 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.289     5.001    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X74Y7          LUT6 (Prop_lut6_I0_O)        0.043     5.044 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.286     5.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X76Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[3]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X76Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.456ns (17.427%)  route 2.161ns (82.573%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.407     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X83Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.204     2.917 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.726     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.123     3.766 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y6          LUT4 (Prop_lut4_I0_O)        0.043     4.262 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.407     4.669    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X78Y6          LUT6 (Prop_lut6_I0_O)        0.043     4.712 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.289     5.001    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X74Y7          LUT6 (Prop_lut6_I0_O)        0.043     5.044 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.286     5.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X76Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[4]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X76Y8          FDRE (Setup_fdre_C_CE)      -0.201     7.550    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.021%)  route 2.074ns (81.979%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.407     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X83Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.204     2.917 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.726     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.123     3.766 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y6          LUT4 (Prop_lut4_I0_O)        0.043     4.262 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.407     4.669    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X78Y6          LUT6 (Prop_lut6_I0_O)        0.043     4.712 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.289     5.001    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X74Y7          LUT6 (Prop_lut6_I0_O)        0.043     5.044 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.200     5.243    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[0]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X76Y7          FDRE (Setup_fdre_C_CE)      -0.201     7.551    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.021%)  route 2.074ns (81.979%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.407     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X83Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.204     2.917 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.726     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.123     3.766 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y6          LUT4 (Prop_lut4_I0_O)        0.043     4.262 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.407     4.669    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X78Y6          LUT6 (Prop_lut6_I0_O)        0.043     4.712 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.289     5.001    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X74Y7          LUT6 (Prop_lut6_I0_O)        0.043     5.044 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.200     5.243    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[1]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X76Y7          FDRE (Setup_fdre_C_CE)      -0.201     7.551    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.021%)  route 2.074ns (81.979%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.510ns = ( 7.630 - 5.120 ) 
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.407     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X83Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.204     2.917 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.726     3.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[1]
    SLICE_X83Y6          LUT6 (Prop_lut6_I0_O)        0.123     3.766 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.219    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y6          LUT4 (Prop_lut4_I0_O)        0.043     4.262 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.407     4.669    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X78Y6          LUT6 (Prop_lut6_I0_O)        0.043     4.712 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.289     5.001    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X74Y7          LUT6 (Prop_lut6_I0_O)        0.043     5.044 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.200     5.243    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.273     7.630    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X76Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[2]/C
                         clock pessimism              0.157     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X76Y7          FDRE (Setup_fdre_C_CE)      -0.201     7.551    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                  2.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.729%)  route 0.146ns (59.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X85Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y5          FDRE (Prop_fdre_C_Q)         0.100     1.257 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[23]/Q
                         net (fo=8, routed)           0.146     1.403    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[23]
    SLICE_X84Y3          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y3          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
                         clock pessimism             -0.248     1.171    
    SLICE_X84Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.325    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X85Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y6          FDRE (Prop_fdre_C_Q)         0.100     1.257 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.103     1.360    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X84Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
                         clock pessimism             -0.251     1.168    
    SLICE_X84Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.263    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.660%)  route 0.157ns (63.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.604     1.156    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X83Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y6          FDRE (Prop_fdre_C_Q)         0.091     1.247 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/Q
                         net (fo=8, routed)           0.157     1.404    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[30]
    SLICE_X84Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.190    
    SLICE_X84Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.207%)  route 0.071ns (35.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/out
    SLICE_X63Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_fdre_C_Q)         0.100     1.247 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cb_bit_err_ext_cnt_reg[2]/Q
                         net (fo=5, routed)           0.071     1.318    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/Q[2]
    SLICE_X62Y4          LUT6 (Prop_lut6_I1_O)        0.028     1.346 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset/reset_cbcc_comb_i_1/O
                         net (fo=1, routed)           0.000     1.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_cdc_chan_bond_reset_n_0
    SLICE_X62Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/out
    SLICE_X62Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg/C
                         clock pessimism             -0.251     1.158    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.087     1.245    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/reset_cbcc_comb_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.848%)  route 0.109ns (52.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X85Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y5          FDRE (Prop_fdre_C_Q)         0.100     1.257 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/Q
                         net (fo=6, routed)           0.109     1.366    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[17]
    SLICE_X84Y3          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y3          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
                         clock pessimism             -0.248     1.171    
    SLICE_X84Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.263    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X79Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y14         FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X79Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.819     1.412    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X79Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.261     1.151    
    SLICE_X79Y14         FDRE (Hold_fdre_C_D)         0.047     1.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.596     1.148    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X63Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.100     1.248 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.303    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X63Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X63Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/C
                         clock pessimism             -0.262     1.148    
    SLICE_X63Y2          FDRE (Hold_fdre_C_D)         0.047     1.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X79Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y15         FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X79Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X79Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
                         clock pessimism             -0.260     1.151    
    SLICE_X79Y15         FDRE (Hold_fdre_C_D)         0.047     1.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.598     1.150    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/rx_cdrlocked_reg
    SLICE_X71Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y7          FDRE (Prop_fdre_C_Q)         0.100     1.250 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X71Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/rx_cdrlocked_reg
    SLICE_X71Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/C
                         clock pessimism             -0.261     1.150    
    SLICE_X71Y7          FDRE (Hold_fdre_C_D)         0.047     1.197    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.409ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.595     1.147    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X67Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y10         FDRE (Prop_fdre_C_Q)         0.100     1.247 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.302    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X67Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.816     1.409    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X67Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg/C
                         clock pessimism             -0.262     1.147    
    SLICE_X67Y10         FDRE (Hold_fdre_C_D)         0.047     1.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y1       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDSE/C                   n/a            0.750         5.120       4.370      SLICE_X79Y10        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X79Y10        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X83Y10        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X83Y10        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X81Y10        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y6       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.403ns (18.901%)  route 1.729ns (81.099%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.474     7.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X102Y14        LUT4 (Prop_lut4_I1_O)        0.043     7.047 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.240    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.283 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.708    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.751 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.995    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.046 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.393     8.439    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.471    11.403    
                         clock uncertainty           -0.056    11.347    
    SLICE_X103Y15        FDRE (Setup_fdre_C_CE)      -0.292    11.055    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.403ns (19.832%)  route 1.629ns (80.168%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.456     6.309    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.223     6.532 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y14        LUT4 (Prop_lut4_I0_O)        0.043     7.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.270 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.695    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.738 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.983    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.307     8.341    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.471    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X103Y14        FDRE (Setup_fdre_C_CE)      -0.292    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.403ns (19.832%)  route 1.629ns (80.168%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.456     6.309    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.223     6.532 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y14        LUT4 (Prop_lut4_I0_O)        0.043     7.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.270 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.695    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.738 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.983    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.307     8.341    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.471    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X103Y14        FDRE (Setup_fdre_C_CE)      -0.292    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.403ns (19.832%)  route 1.629ns (80.168%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.456     6.309    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.223     6.532 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y14        LUT4 (Prop_lut4_I0_O)        0.043     7.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.270 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.695    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.738 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.983    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.307     8.341    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.471    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X103Y14        FDRE (Setup_fdre_C_CE)      -0.292    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.403ns (19.832%)  route 1.629ns (80.168%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.456     6.309    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.223     6.532 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.459     6.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y14        LUT4 (Prop_lut4_I0_O)        0.043     7.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.270 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.695    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.738 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.983    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.034 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.307     8.341    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.471    11.404    
                         clock uncertainty           -0.056    11.348    
    SLICE_X103Y14        FDRE (Setup_fdre_C_CE)      -0.292    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.403ns (19.804%)  route 1.632ns (80.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.474     7.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X102Y14        LUT4 (Prop_lut4_I1_O)        0.043     7.047 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.240    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.283 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.708    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.751 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.995    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.046 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.296     8.342    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y12        FDRE (Setup_fdre_C_CE)      -0.292    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.403ns (19.804%)  route 1.632ns (80.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.474     7.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X102Y14        LUT4 (Prop_lut4_I1_O)        0.043     7.047 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.240    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.283 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.708    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.751 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.995    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.046 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.296     8.342    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y12        FDRE (Setup_fdre_C_CE)      -0.292    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.403ns (19.804%)  route 1.632ns (80.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.474     7.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X102Y14        LUT4 (Prop_lut4_I1_O)        0.043     7.047 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.240    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.283 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.708    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.751 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.995    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.046 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.296     8.342    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y12        FDRE (Setup_fdre_C_CE)      -0.292    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.403ns (19.804%)  route 1.632ns (80.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.474     7.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X102Y14        LUT4 (Prop_lut4_I1_O)        0.043     7.047 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.240    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.283 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.708    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.751 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.995    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.046 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.296     8.342    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y12        FDRE (Setup_fdre_C_CE)      -0.292    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.403ns (19.843%)  route 1.628ns (80.157%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.474     7.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X102Y14        LUT4 (Prop_lut4_I1_O)        0.043     7.047 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.193     7.240    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y13        LUT5 (Prop_lut5_I4_O)        0.043     7.283 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.425     7.708    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y11        LUT6 (Prop_lut6_I5_O)        0.043     7.751 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.244     7.995    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X102Y11        LUT2 (Prop_lut2_I0_O)        0.051     8.046 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.292     8.338    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y13        FDRE (Setup_fdre_C_CE)      -0.292    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  2.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.634     2.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X107Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.100     2.764 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/Q
                         net (fo=1, routed)           0.055     2.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_n_0
    SLICE_X107Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.856     3.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X107Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/C
                         clock pessimism             -0.568     2.664    
    SLICE_X107Y7         FDRE (Hold_fdre_C_D)         0.049     2.713    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.664ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.634     2.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X107Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y7         FDRE (Prop_fdre_C_Q)         0.100     2.764 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.819    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X107Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.856     3.232    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X107Y7         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.568     2.664    
    SLICE_X107Y7         FDRE (Hold_fdre_C_D)         0.047     2.711    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.624     2.654    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDRE (Prop_fdre_C_Q)         0.100     2.754 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.809    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.844     3.220    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.566     2.654    
    SLICE_X107Y27        FDRE (Hold_fdre_C_D)         0.047     2.701    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.653ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.623     2.653    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X111Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y26        FDRE (Prop_fdre_C_Q)         0.100     2.753 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.808    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X111Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.842     3.218    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X111Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.565     2.653    
    SLICE_X111Y26        FDRE (Hold_fdre_C_D)         0.047     2.700    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X102Y9         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.118     2.781 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.836    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X102Y9         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.855     3.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X102Y9         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.568     2.663    
    SLICE_X102Y9         FDRE (Hold_fdre_C_D)         0.042     2.705    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.542%)  route 0.122ns (45.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X102Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y11        FDRE (Prop_fdre_C_Q)         0.118     2.780 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/Q
                         net (fo=2, routed)           0.122     2.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg_n_0
    SLICE_X102Y11        LUT4 (Prop_lut4_I2_O)        0.028     2.930 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.930    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X102Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.854     3.230    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X102Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.568     2.662    
    SLICE_X102Y11        FDRE (Hold_fdre_C_D)         0.087     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.477%)  route 0.093ns (50.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.624     2.654    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDRE (Prop_fdre_C_Q)         0.091     2.745 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/Q
                         net (fo=1, routed)           0.093     2.838    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.844     3.220    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
                         clock pessimism             -0.566     2.654    
    SLICE_X107Y27        FDRE (Hold_fdre_C_D)        -0.003     2.651    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.624     2.654    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDRE (Prop_fdre_C_Q)         0.091     2.745 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.851    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.844     3.220    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X107Y27        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
                         clock pessimism             -0.566     2.654    
    SLICE_X107Y27        FDRE (Hold_fdre_C_D)         0.006     2.660    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.230ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDRE (Prop_fdre_C_Q)         0.100     2.762 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.099     2.861    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X103Y11        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.938 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     2.938    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_4
    SLICE_X103Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.854     3.230    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.568     2.662    
    SLICE_X103Y11        FDRE (Hold_fdre_C_D)         0.071     2.733    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.630     2.660    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y13        FDRE (Prop_fdre_C_Q)         0.100     2.760 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.101     2.861    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X103Y13        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.938 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.938    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_4
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.851     3.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.567     2.660    
    SLICE_X103Y13        FDRE (Hold_fdre_C_D)         0.071     2.731    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y3       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X102Y9        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X102Y9        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X102Y9        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X102Y9        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X107Y7        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X102Y9        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X102Y9        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X107Y31       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X107Y31       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X107Y31       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y31       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y31       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y31       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y31       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X106Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.519ns (13.391%)  route 3.357ns (86.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.673    10.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[24]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X109Y2         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[24]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.519ns (13.391%)  route 3.357ns (86.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.673    10.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X109Y2         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.519ns (13.391%)  route 3.357ns (86.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.673    10.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X109Y2         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.519ns (13.391%)  route 3.357ns (86.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.673    10.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[5]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X109Y2         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.519ns (13.391%)  route 3.357ns (86.609%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.673    10.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X109Y2         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[63]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X109Y2         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[63]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.519ns (13.655%)  route 3.282ns (86.345%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.598    10.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y5         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[27]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.519ns (13.655%)  route 3.282ns (86.345%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.598    10.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[40]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y5         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[40]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.519ns (13.655%)  route 3.282ns (86.345%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.598    10.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y5         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.519ns (13.655%)  route 3.282ns (86.345%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.598    10.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[47]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y5         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[47]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.519ns (13.655%)  route 3.282ns (86.345%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.819ns = ( 16.059 - 10.240 ) 
    Source Clock Delay      (SCD):    6.261ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.408     6.261    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/out
    SLICE_X74Y0          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y0          FDSE (Prop_fdse_C_Q)         0.204     6.465 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[9]/Q
                         net (fo=3, routed)           0.553     7.018    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[9]
    SLICE_X74Y0          LUT4 (Prop_lut4_I3_O)        0.131     7.149 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.445     7.594    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X74Y1          LUT6 (Prop_lut6_I5_O)        0.136     7.730 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.685     9.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X103Y3         LUT5 (Prop_lut5_I1_O)        0.048     9.463 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.598    10.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.326    16.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/out
    SLICE_X107Y5         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[4]/C
                         clock pessimism              0.448    16.507    
                         clock uncertainty           -0.061    16.446    
    SLICE_X107Y5         FDRE (Setup_fdre_C_R)       -0.393    16.053    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                         16.053    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.300%)  route 0.063ns (38.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.595     2.625    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/out
    SLICE_X59Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.100     2.725 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[12]/Q
                         net (fo=2, routed)           0.063     2.788    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg_n_0_[12]
    SLICE_X58Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.815     3.191    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/out
    SLICE_X58Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[13]/C
                         clock pessimism             -0.555     2.636    
    SLICE_X58Y2          FDRE (Hold_fdre_C_D)         0.059     2.695    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_24d_srl_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.091ns (29.933%)  route 0.213ns (70.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.628     2.658    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X94Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y13         FDRE (Prop_fdre_C_Q)         0.091     2.749 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.213     2.962    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]
    RAMB36_X5Y2          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.880     3.256    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y2          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.534     2.722    
    RAMB36_X5Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.147     2.869    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/fifo_reset_rd_reg/S
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.775%)  route 0.180ns (64.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.594     2.624    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/MMCM_RESET_reg
    SLICE_X59Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.100     2.724 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=1, routed)           0.180     2.904    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk
    SLICE_X56Y2          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/fifo_reset_rd_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.813     3.189    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/MMCM_RESET_reg
    SLICE_X56Y2          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/fifo_reset_rd_reg/C
                         clock pessimism             -0.374     2.815    
    SLICE_X56Y2          FDSE (Hold_fdse_C_S)        -0.014     2.801    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/fifo_reset_rd_reg
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_srl_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_flop_r_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.789%)  route 0.073ns (36.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.596     2.626    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/out
    SLICE_X63Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_srl_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.100     2.726 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_srl_r_reg[14]/Q
                         net (fo=6, routed)           0.073     2.799    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_srl_r_reg_n_0_[14]
    SLICE_X62Y1          LUT4 (Prop_lut4_I0_O)        0.028     2.827 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_flop_r_i_1/O
                         net (fo=1, routed)           0.000     2.827    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_flop_r_i_1_n_0
    SLICE_X62Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_flop_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.817     3.193    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/out
    SLICE_X62Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_flop_r_reg/C
                         clock pessimism             -0.556     2.637    
    SLICE_X62Y1          FDRE (Hold_fdre_C_D)         0.087     2.724    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/standard_cc_module_i/count_16d_flop_r_reg
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.521%)  route 0.102ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.605     2.635    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/m_aclk
    SLICE_X90Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y7          FDRE (Prop_fdre_C_Q)         0.118     2.753 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.102     2.855    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X90Y8          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.826     3.202    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/m_aclk
    SLICE_X90Y8          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.553     2.649    
    SLICE_X90Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.751    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.599     2.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/CLK
    SLICE_X77Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDRE (Prop_fdre_C_Q)         0.100     2.729 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg4_reg/Q
                         net (fo=1, routed)           0.055     2.784    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg4_reg_n_0
    SLICE_X77Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.818     3.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/CLK
    SLICE_X77Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg5_reg/C
                         clock pessimism             -0.565     2.629    
    SLICE_X77Y15         FDRE (Hold_fdre_C_D)         0.049     2.678    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/support_reset_logic_i/u_rst_sync_gt/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.631     2.661    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y4          FDRE (Prop_fdre_C_Q)         0.100     2.761 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.816    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.852     3.228    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.567     2.661    
    SLICE_X93Y4          FDRE (Hold_fdre_C_D)         0.049     2.710    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.602     2.632    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.100     2.732 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     2.787    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X91Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.822     3.198    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.566     2.632    
    SLICE_X91Y14         FDRE (Hold_fdre_C_D)         0.049     2.681    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.603     2.633    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDRE (Prop_fdre_C_Q)         0.100     2.733 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.788    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X91Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.823     3.199    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.566     2.633    
    SLICE_X91Y12         FDRE (Hold_fdre_C_D)         0.049     2.682    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.602     2.632    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X87Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y14         FDRE (Prop_fdre_C_Q)         0.100     2.732 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     2.787    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X87Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.821     3.197    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X87Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.565     2.632    
    SLICE_X87Y14         FDRE (Hold_fdre_C_D)         0.049     2.681    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X5Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y0         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y1         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y2         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y3         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.409         10.240      8.831      BUFGCTRL_X0Y0       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X86Y24        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X86Y24        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X86Y24        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y8         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y8         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X86Y24        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X66Y3         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X86Y24        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X86Y24        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X86Y24        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X86Y24        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.569ns (18.455%)  route 2.514ns (81.545%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 7.666 - 5.120 ) 
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.445     2.751    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X102Y22        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y22        FDRE (Prop_fdre_C_Q)         0.259     3.010 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=7, routed)           0.645     3.655    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[24]
    SLICE_X102Y25        LUT4 (Prop_lut4_I1_O)        0.047     3.702 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_18/O
                         net (fo=1, routed)           0.462     4.165    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[25]
    SLICE_X102Y25        LUT6 (Prop_lut6_I0_O)        0.134     4.299 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_7/O
                         net (fo=2, routed)           0.740     5.039    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]_0
    SLICE_X98Y27         LUT6 (Prop_lut6_I2_O)        0.043     5.082 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_3/O
                         net (fo=2, routed)           0.435     5.517    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_3_n_0
    SLICE_X97Y27         LUT6 (Prop_lut6_I2_O)        0.043     5.560 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_2/O
                         net (fo=1, routed)           0.231     5.791    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_2_n_0
    SLICE_X95Y27         LUT6 (Prop_lut6_I1_O)        0.043     5.834 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.834    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X95Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.309     7.666    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X95Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X95Y27         FDRE (Setup_fdre_C_D)        0.034     7.822    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.747ns (25.080%)  route 2.232ns (74.920%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 7.666 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.223     2.972 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.894     3.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X101Y25        LUT4 (Prop_lut4_I2_O)        0.054     3.920 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.189     4.109    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X99Y25         LUT6 (Prop_lut6_I5_O)        0.137     4.246 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.363     4.609    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X97Y26         LUT4 (Prop_lut4_I1_O)        0.054     4.663 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.458     5.121    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X95Y27         LUT2 (Prop_lut2_I1_O)        0.143     5.264 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.327     5.592    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X97Y27         LUT6 (Prop_lut6_I3_O)        0.136     5.728 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.728    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X97Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.309     7.666    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X97Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X97Y27         FDRE (Setup_fdre_C_D)        0.034     7.822    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.747ns (25.798%)  route 2.149ns (74.202%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 7.666 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.223     2.972 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.894     3.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X101Y25        LUT4 (Prop_lut4_I2_O)        0.054     3.920 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.189     4.109    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X99Y25         LUT6 (Prop_lut6_I5_O)        0.137     4.246 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.363     4.609    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X97Y26         LUT4 (Prop_lut4_I1_O)        0.054     4.663 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.458     5.121    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X95Y27         LUT2 (Prop_lut2_I1_O)        0.143     5.264 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.244     5.509    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X97Y27         LUT6 (Prop_lut6_I2_O)        0.136     5.645 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.645    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X97Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.309     7.666    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X97Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X97Y27         FDRE (Setup_fdre_C_D)        0.033     7.821    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.497ns (18.766%)  route 2.151ns (81.234%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 7.668 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.223     2.972 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.894     3.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X101Y25        LUT4 (Prop_lut4_I0_O)        0.043     3.909 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.141    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I4_O)        0.052     4.193 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.533     4.726    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X97Y26         LUT6 (Prop_lut6_I5_O)        0.136     4.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.198     5.060    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X96Y28         LUT6 (Prop_lut6_I0_O)        0.043     5.103 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.295     5.397    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X98Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.311     7.668    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X98Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[0]/C
                         clock pessimism              0.157     7.825    
                         clock uncertainty           -0.035     7.790    
    SLICE_X98Y28         FDRE (Setup_fdre_C_CE)      -0.201     7.589    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.589    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.557ns (19.728%)  route 2.266ns (80.272%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 7.664 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X107Y26        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y26        FDRE (Prop_fdre_C_Q)         0.204     2.953 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxheader_to_fifo_i_reg[1]/Q
                         net (fo=8, routed)           0.725     3.678    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/Q[1]
    SLICE_X95Y25         LUT3 (Prop_lut3_I1_O)        0.123     3.801 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CC_detect_dlyd1_i_5/O
                         net (fo=1, routed)           0.432     4.233    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/rxdatavalid_to_fifo_i_reg
    SLICE_X97Y25         LUT5 (Prop_lut5_I0_O)        0.051     4.284 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_3/O
                         net (fo=1, routed)           0.234     4.518    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_3_n_0
    SLICE_X97Y25         LUT6 (Prop_lut6_I1_O)        0.136     4.654 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=2, routed)           0.464     5.117    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X90Y26         LUT2 (Prop_lut2_I0_O)        0.043     5.160 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.412     5.572    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X93Y26         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.307     7.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X93Y26         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/C
                         clock pessimism              0.157     7.821    
                         clock uncertainty           -0.035     7.786    
    SLICE_X93Y26         FDRE (Setup_fdre_C_D)       -0.019     7.767    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.497ns (18.816%)  route 2.144ns (81.184%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 7.668 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.223     2.972 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.894     3.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X101Y25        LUT4 (Prop_lut4_I0_O)        0.043     3.909 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.141    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I4_O)        0.052     4.193 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.533     4.726    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X97Y26         LUT6 (Prop_lut6_I5_O)        0.136     4.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.198     5.060    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X96Y28         LUT6 (Prop_lut6_I0_O)        0.043     5.103 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.288     5.390    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X99Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.311     7.668    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X99Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[1]/C
                         clock pessimism              0.157     7.825    
                         clock uncertainty           -0.035     7.790    
    SLICE_X99Y28         FDRE (Setup_fdre_C_CE)      -0.201     7.589    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.589    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.497ns (18.816%)  route 2.144ns (81.184%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 7.668 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.223     2.972 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.894     3.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X101Y25        LUT4 (Prop_lut4_I0_O)        0.043     3.909 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.141    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I4_O)        0.052     4.193 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.533     4.726    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X97Y26         LUT6 (Prop_lut6_I5_O)        0.136     4.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.198     5.060    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X96Y28         LUT6 (Prop_lut6_I0_O)        0.043     5.103 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.288     5.390    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X99Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.311     7.668    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X99Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[2]/C
                         clock pessimism              0.157     7.825    
                         clock uncertainty           -0.035     7.790    
    SLICE_X99Y28         FDRE (Setup_fdre_C_CE)      -0.201     7.589    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.589    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.497ns (18.816%)  route 2.144ns (81.184%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 7.668 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.223     2.972 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.894     3.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X101Y25        LUT4 (Prop_lut4_I0_O)        0.043     3.909 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.141    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I4_O)        0.052     4.193 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.533     4.726    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X97Y26         LUT6 (Prop_lut6_I5_O)        0.136     4.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.198     5.060    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X96Y28         LUT6 (Prop_lut6_I0_O)        0.043     5.103 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.288     5.390    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X99Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.311     7.668    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X99Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[3]/C
                         clock pessimism              0.157     7.825    
                         clock uncertainty           -0.035     7.790    
    SLICE_X99Y28         FDRE (Setup_fdre_C_CE)      -0.201     7.589    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.589    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.497ns (18.816%)  route 2.144ns (81.184%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 7.668 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.223     2.972 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.894     3.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X101Y25        LUT4 (Prop_lut4_I0_O)        0.043     3.909 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=1, routed)           0.232     4.141    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I4_O)        0.052     4.193 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=3, routed)           0.533     4.726    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X97Y26         LUT6 (Prop_lut6_I5_O)        0.136     4.862 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/idl_count[4]_i_5/O
                         net (fo=1, routed)           0.198     5.060    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[27]
    SLICE_X96Y28         LUT6 (Prop_lut6_I0_O)        0.043     5.103 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2/O
                         net (fo=5, routed)           0.288     5.390    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count[4]_i_2_n_0
    SLICE_X99Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.311     7.668    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X99Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[4]/C
                         clock pessimism              0.157     7.825    
                         clock uncertainty           -0.035     7.790    
    SLICE_X99Y28         FDRE (Setup_fdre_C_CE)      -0.201     7.589    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.589    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.747ns (26.004%)  route 2.126ns (73.996%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 7.666 - 5.120 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.443     2.749    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y23        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y23        FDRE (Prop_fdre_C_Q)         0.223     2.972 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[28]/Q
                         net (fo=7, routed)           0.894     3.866    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[28]
    SLICE_X101Y25        LUT4 (Prop_lut4_I2_O)        0.054     3.920 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18/O
                         net (fo=4, routed)           0.189     4.109    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_18_n_0
    SLICE_X99Y25         LUT6 (Prop_lut6_I5_O)        0.137     4.246 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8/O
                         net (fo=2, routed)           0.363     4.609    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_8_n_0
    SLICE_X97Y26         LUT4 (Prop_lut4_I1_O)        0.054     4.663 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.458     5.121    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X95Y27         LUT2 (Prop_lut2_I1_O)        0.143     5.264 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.221     5.486    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X94Y27         LUT6 (Prop_lut6_I0_O)        0.136     5.622 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.622    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X94Y27         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.309     7.666    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X94Y27         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.823    
                         clock uncertainty           -0.035     7.788    
    SLICE_X94Y27         FDSE (Setup_fdse_C_D)        0.034     7.822    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  2.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.594     1.146    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X91Y23         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y23         FDRE (Prop_fdre_C_Q)         0.100     1.246 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/Q
                         net (fo=3, routed)           0.105     1.351    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en[0]
    SLICE_X90Y24         SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.811     1.404    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X90Y24         SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
                         clock pessimism             -0.248     1.156    
    SLICE_X90Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.248    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.593     1.145    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/out
    SLICE_X77Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y28         FDRE (Prop_fdre_C_Q)         0.100     1.245 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X77Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.812     1.405    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/out
    SLICE_X77Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/C
                         clock pessimism             -0.260     1.145    
    SLICE_X77Y28         FDRE (Hold_fdre_C_D)         0.047     1.192    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.591     1.143    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X83Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y24         FDRE (Prop_fdre_C_Q)         0.100     1.243 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.298    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X83Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.809     1.402    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X83Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/C
                         clock pessimism             -0.259     1.143    
    SLICE_X83Y24         FDRE (Hold_fdre_C_D)         0.047     1.190    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.593     1.145    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X89Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y25         FDRE (Prop_fdre_C_Q)         0.100     1.245 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.300    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X89Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.811     1.404    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X89Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.259     1.145    
    SLICE_X89Y25         FDRE (Hold_fdre_C_D)         0.047     1.192    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.630     1.182    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X103Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y36        FDRE (Prop_fdre_C_Q)         0.100     1.282 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.337    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X103Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.851     1.444    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X103Y36        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.262     1.182    
    SLICE_X103Y36        FDRE (Hold_fdre_C_D)         0.047     1.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.594     1.146    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/out
    SLICE_X78Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y29         FDRE (Prop_fdre_C_Q)         0.100     1.246 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg4_reg/Q
                         net (fo=1, routed)           0.058     1.304    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg4_reg_n_0
    SLICE_X78Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.813     1.406    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/out
    SLICE_X78Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg5_reg/C
                         clock pessimism             -0.260     1.146    
    SLICE_X78Y29         FDRE (Hold_fdre_C_D)         0.049     1.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_fsm_resetdone/stg5_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.619     1.171    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X94Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y24         FDRE (Prop_fdre_C_Q)         0.100     1.271 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/Q
                         net (fo=1, routed)           0.057     1.328    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[39]
    SLICE_X94Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.837     1.430    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X94Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/C
                         clock pessimism             -0.259     1.171    
    SLICE_X94Y24         FDRE (Hold_fdre_C_D)         0.047     1.218    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.619     1.171    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X94Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y24         FDRE (Prop_fdre_C_Q)         0.100     1.271 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/Q
                         net (fo=1, routed)           0.056     1.327    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[37]
    SLICE_X94Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.837     1.430    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X94Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/C
                         clock pessimism             -0.259     1.171    
    SLICE_X94Y24         FDRE (Hold_fdre_C_D)         0.044     1.215    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.145ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.593     1.145    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X78Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y28         FDRE (Prop_fdre_C_Q)         0.100     1.245 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X78Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.812     1.405    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X78Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/C
                         clock pessimism             -0.260     1.145    
    SLICE_X78Y28         FDRE (Hold_fdre_C_D)         0.047     1.192    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.592     1.144    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X78Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y27         FDRE (Prop_fdre_C_Q)         0.100     1.244 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.304    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X78Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.811     1.404    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X78Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/C
                         clock pessimism             -0.260     1.144    
    SLICE_X78Y27         FDRE (Hold_fdre_C_D)         0.047     1.191    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X5Y4         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y2       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X107Y30       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X110Y34       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[8]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X111Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X109Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X111Y32       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X88Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y21       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X88Y22        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y27        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        2.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 0.259ns (4.312%)  route 5.747ns (95.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.747     8.149    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 0.259ns (4.385%)  route 5.648ns (95.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.648     8.050    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y194        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 0.259ns (4.597%)  route 5.375ns (95.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.375     7.777    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y190        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 0.259ns (4.744%)  route 5.200ns (95.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 10.850 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.200     7.602    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.850    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.850    
                         clock uncertainty           -0.170    10.680    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.237    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.237    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.259ns (5.089%)  route 4.831ns (94.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.831     7.233    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.259ns (5.091%)  route 4.828ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.828     7.230    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.846    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y182        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.259ns (5.753%)  route 4.243ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.243     6.645    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y168        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             4.248ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.259ns (6.730%)  route 3.590ns (93.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.590     5.992    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y158        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  4.248    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.662ns  (logic 0.204ns (30.811%)  route 0.458ns (69.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y153                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y153       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.458     0.662    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y154       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.204ns (37.360%)  route 0.342ns (62.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y153                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y153       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.342     0.546    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y154       FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.391ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.118ns (5.389%)  route 2.072ns (94.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.072     3.060    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y158        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.118ns (4.651%)  route 2.419ns (95.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.419     3.407    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.590    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y168        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             2.068ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.118ns (4.129%)  route 2.740ns (95.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.740     3.728    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.589    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.068ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.118ns (4.126%)  route 2.742ns (95.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.742     3.730    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.591    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y182        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.258ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.118ns (3.861%)  route 2.938ns (96.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.938     3.926    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.597    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.170     1.767    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.668    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  2.258    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.118ns (3.750%)  route 3.029ns (96.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.029     4.017    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y190        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           4.017    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.118ns (3.587%)  route 3.172ns (96.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.172     4.160    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y194        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.160    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.543ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.118ns (3.530%)  route 3.225ns (96.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.225     4.213    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.213    
  -------------------------------------------------------------------
                         slack                                  2.543    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        4.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.259ns (7.762%)  route 3.078ns (92.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.078     5.480    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.848    
                         clock uncertainty           -0.170    10.678    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.235    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.259ns (9.023%)  route 2.611ns (90.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.611     5.013    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y138        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.259ns (9.222%)  route 2.550ns (90.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.550     4.952    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y112        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.259ns (9.353%)  route 2.510ns (90.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.510     4.912    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.259ns (9.573%)  route 2.447ns (90.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.447     4.849    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.843    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.259ns (9.952%)  route 2.344ns (90.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.344     4.746    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.841    
                         clock uncertainty           -0.170    10.671    
    ILOGIC_X1Y116        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.228    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.259ns (10.362%)  route 2.241ns (89.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.241     4.643    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.259ns (10.504%)  route 2.207ns (89.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.207     4.609    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y130        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.751%)  route 0.273ns (57.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y121                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X117Y121       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.273     0.477    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X115Y122       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y122       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.494ns  (logic 0.223ns (45.168%)  route 0.271ns (54.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y121                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X117Y121       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.271     0.494    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X116Y119       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y119       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  7.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.118ns (8.146%)  route 1.331ns (91.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.331     2.319    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y130        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.118ns (8.063%)  route 1.346ns (91.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.346     2.334    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.754    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.655    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.118ns (7.755%)  route 1.404ns (92.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.404     2.392    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.586    
                         clock uncertainty            0.170     1.756    
    ILOGIC_X1Y116        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.657    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.118ns (7.470%)  route 1.462ns (92.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.462     2.450    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.118ns (7.324%)  route 1.493ns (92.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.493     2.481    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y136        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.118ns (7.206%)  route 1.520ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.520     2.508    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.589    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y112        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.118ns (7.069%)  route 1.551ns (92.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.551     2.539    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.118ns (6.150%)  route 1.801ns (93.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.801     2.789    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.593    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.593    
                         clock uncertainty            0.170     1.763    
    ILOGIC_X1Y146        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.664    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  1.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.259ns (7.547%)  route 3.173ns (92.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 10.869 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.173     5.575    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.869    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.869    
                         clock uncertainty           -0.170    10.699    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.256    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -5.575    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.259ns (8.452%)  route 2.806ns (91.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 10.868 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.806     5.208    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.868    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.868    
                         clock uncertainty           -0.170    10.698    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.255    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  5.047    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.259ns (8.592%)  route 2.756ns (91.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.756     5.158    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y108        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.259ns (8.896%)  route 2.653ns (91.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.653     5.055    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.866    
                         clock uncertainty           -0.170    10.696    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.253    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.259ns (8.977%)  route 2.626ns (91.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.626     5.028    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.028    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.259ns (9.693%)  route 2.413ns (90.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.413     4.815    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.863    
                         clock uncertainty           -0.170    10.693    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.250    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.259ns (10.091%)  route 2.308ns (89.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.308     4.710    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.861    
                         clock uncertainty           -0.170    10.691    
    ILOGIC_X1Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.248    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.259ns (10.807%)  route 2.138ns (89.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.138     4.540    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.859    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.859    
                         clock uncertainty           -0.170    10.689    
    ILOGIC_X1Y120        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.246    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             7.404ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.587ns  (logic 0.223ns (37.999%)  route 0.364ns (62.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y133                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y133       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.364     0.587    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X111Y133       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y133       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  7.404    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.489ns  (logic 0.204ns (41.753%)  route 0.285ns (58.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.285     0.489    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X110Y130       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y130       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  7.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.118ns (8.395%)  route 1.288ns (91.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.288     2.276    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.603    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.603    
                         clock uncertainty            0.170     1.773    
    ILOGIC_X1Y120        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.674    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.118ns (7.853%)  route 1.385ns (92.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.385     2.373    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.606    
                         clock uncertainty            0.170     1.776    
    ILOGIC_X1Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.677    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.118ns (7.559%)  route 1.443ns (92.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.443     2.431    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.608    
                         clock uncertainty            0.170     1.778    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.679    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.118ns (7.019%)  route 1.563ns (92.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.563     2.551    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.118ns (6.959%)  route 1.578ns (93.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.578     2.566    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.612    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.612    
                         clock uncertainty            0.170     1.782    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.683    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.118ns (6.729%)  route 1.636ns (93.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.636     2.624    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y108        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.118ns (6.642%)  route 1.659ns (93.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.659     2.647    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.118ns (5.997%)  route 1.850ns (94.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.850     2.838    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X1Y148        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  1.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 0.259ns (5.112%)  route 4.807ns (94.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.807     7.209    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.829    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.829    
                         clock uncertainty           -0.170    10.660    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.217    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 0.259ns (5.216%)  route 4.706ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.706     7.108    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.827    
                         clock uncertainty           -0.170    10.658    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.215    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.259ns (6.365%)  route 3.810ns (93.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.828 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.810     6.212    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.828    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.828    
                         clock uncertainty           -0.170    10.659    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.216    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.259ns (6.530%)  route 3.707ns (93.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.707     6.109    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.259ns (6.704%)  route 3.604ns (93.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.604     6.006    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.259ns (6.888%)  route 3.501ns (93.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.501     5.903    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.832    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.832    
                         clock uncertainty           -0.170    10.663    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.220    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.220    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.259ns (7.505%)  route 3.192ns (92.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.192     5.594    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.259ns (7.736%)  route 3.089ns (92.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.089     5.491    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.643ns  (logic 0.259ns (40.302%)  route 0.384ns (59.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y75                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X118Y75        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.384     0.643    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X116Y74        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y74        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.847%)  route 0.283ns (58.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y76                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y76        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.283     0.487    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X116Y76        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y76        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  7.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.118ns (6.104%)  route 1.815ns (93.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.815     2.803    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.580    
                         clock uncertainty            0.170     1.750    
    ILOGIC_X1Y98         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.651    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.118ns (5.926%)  route 1.873ns (94.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.873     2.861    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.579    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.579    
                         clock uncertainty            0.170     1.749    
    ILOGIC_X1Y96         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.650    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.118ns (5.450%)  route 2.047ns (94.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.047     3.035    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.578    
                         clock uncertainty            0.170     1.748    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.649    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.118ns (5.308%)  route 2.105ns (94.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.105     3.093    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.577    
                         clock uncertainty            0.170     1.747    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.648    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.118ns (5.173%)  route 2.163ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.163     3.151    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.118ns (5.044%)  route 2.221ns (94.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.221     3.209    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.573    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.573    
                         clock uncertainty            0.170     1.743    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.644    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             2.067ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.118ns (4.154%)  route 2.722ns (95.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.722     3.710    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.572    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.572    
                         clock uncertainty            0.170     1.742    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.643    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.121ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.118ns (4.074%)  route 2.778ns (95.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.778     3.766    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  2.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        2.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.259ns (4.831%)  route 5.102ns (95.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.102     7.504    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.845    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.259ns (4.917%)  route 5.009ns (95.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.009     7.411    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.844    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.259ns (5.013%)  route 4.908ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.908     7.310    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.259ns (5.324%)  route 4.606ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.606     7.008    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y68         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.259ns (6.046%)  route 4.025ns (93.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.025     6.427    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.259ns (6.208%)  route 3.913ns (93.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.913     6.315    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y82         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.259ns (7.082%)  route 3.398ns (92.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.398     5.800    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y92         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.259ns (7.287%)  route 3.295ns (92.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.295     5.697    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.847    
                         clock uncertainty           -0.170    10.677    
    ILOGIC_X1Y94         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.234    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.496%)  route 0.371ns (64.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X116Y72        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.371     0.575    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X117Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.562ns  (logic 0.204ns (36.314%)  route 0.358ns (63.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y72        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.358     0.562    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X117Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y72        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  7.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.118ns (5.758%)  route 1.931ns (94.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.931     2.919    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.592    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.592    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y94         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.118ns (5.600%)  route 1.989ns (94.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.989     2.977    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y92         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.118ns (4.922%)  route 2.279ns (95.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.279     3.267    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y82         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.118ns (4.790%)  route 2.346ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.346     3.334    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.582    
                         clock uncertainty            0.170     1.751    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.652    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           3.334    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             2.001ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.118ns (4.238%)  route 2.667ns (95.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.667     3.655    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.752    
    ILOGIC_X1Y68         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.653    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  2.001    

Slack (MET) :             2.164ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.118ns (3.997%)  route 2.834ns (96.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.834     3.822    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.757    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.658    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.822    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.217ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.118ns (3.923%)  route 2.890ns (96.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.890     3.878    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.264ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.118ns (3.861%)  route 2.938ns (96.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.938     3.926    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  2.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        2.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.259ns (5.077%)  route 4.843ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.843     7.245    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.761    
                         clock uncertainty           -0.170    10.591    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.148    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             3.179ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 0.259ns (5.364%)  route 4.569ns (94.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.569     6.971    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y48         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  3.179    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.259ns (5.383%)  route 4.552ns (94.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.552     6.954    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.758    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.170    10.588    
    ILOGIC_X0Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.145    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 0.259ns (5.561%)  route 4.399ns (94.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.399     6.801    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.259ns (5.682%)  route 4.300ns (94.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.300     6.702    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.259ns (6.306%)  route 3.848ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.848     6.250    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.259ns (6.325%)  route 3.836ns (93.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.836     6.238    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.757    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.170    10.587    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.144    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.259ns (6.590%)  route 3.671ns (93.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.671     6.073    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.061%)  route 0.270ns (56.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     0.474    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y42         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.472ns  (logic 0.204ns (43.250%)  route 0.268ns (56.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.268     0.472    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X13Y41         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  7.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.118ns (5.381%)  route 2.075ns (94.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.075     3.063    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.118ns (5.159%)  route 2.169ns (94.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.169     3.157    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.610    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.170     1.780    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.681    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.118ns (5.142%)  route 2.177ns (94.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.177     3.165    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.614    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.170     1.784    
    ILOGIC_X0Y38         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.685    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.716ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.118ns (4.659%)  route 2.415ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.415     3.403    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.118ns (4.564%)  route 2.468ns (95.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.468     3.456    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.854ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.118ns (4.416%)  route 2.554ns (95.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.554     3.542    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.617    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.170     1.787    
    ILOGIC_X0Y48         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.688    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.879ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.118ns (4.385%)  route 2.573ns (95.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.573     3.561    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y14         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.118ns (4.145%)  route 2.729ns (95.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.729     3.717    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  2.031    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        3.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.259ns (5.171%)  route 4.750ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.750     7.152    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.789    
                         clock uncertainty           -0.170    10.619    
    ILOGIC_X0Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.176    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.259ns (5.494%)  route 4.455ns (94.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.455     6.857    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.785    
                         clock uncertainty           -0.170    10.615    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.172    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.259ns (5.614%)  route 4.354ns (94.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.354     6.756    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 0.259ns (5.733%)  route 4.259ns (94.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.782 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.259     6.661    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.507    10.782    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.782    
                         clock uncertainty           -0.170    10.612    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.169    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.169    
                         arrival time                          -6.661    
  -------------------------------------------------------------------
                         slack                                  3.509    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.259ns (5.907%)  route 4.125ns (94.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.125     6.527    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.791    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.791    
                         clock uncertainty           -0.170    10.621    
    ILOGIC_X0Y42         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.178    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.259ns (6.033%)  route 4.034ns (93.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.034     6.436    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.259ns (6.166%)  route 3.941ns (93.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.784 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.941     6.343    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.784    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.784    
                         clock uncertainty           -0.170    10.614    
    ILOGIC_X0Y32         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.171    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.259ns (6.320%)  route 3.839ns (93.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.790 - 8.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.212     2.143    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.259     2.402 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.839     6.241    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.790    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.790    
                         clock uncertainty           -0.170    10.620    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.177    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.713ns  (logic 0.259ns (36.349%)  route 0.454ns (63.651%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.454     0.713    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X13Y38         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.978%)  route 0.380ns (63.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380     0.603    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X13Y39         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  7.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.118ns (5.155%)  route 2.171ns (94.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.171     3.159    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y40         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.118ns (5.027%)  route 2.229ns (94.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.229     3.217    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.637    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.170     1.807    
    ILOGIC_X0Y32         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.708    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           3.217    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.118ns (4.926%)  route 2.277ns (95.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.277     3.265    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.635    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.170     1.805    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.706    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.597ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.118ns (4.832%)  route 2.324ns (95.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.324     3.312    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.697ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.118ns (4.659%)  route 2.415ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.415     3.403    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.634    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.634    
                         clock uncertainty            0.170     1.804    
    ILOGIC_X0Y20         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.705    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.118ns (4.568%)  route 2.465ns (95.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.465     3.453    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.636    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.636    
                         clock uncertainty            0.170     1.806    
    ILOGIC_X0Y18         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.707    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.800ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.118ns (4.471%)  route 2.521ns (95.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.521     3.509    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.638    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.638    
                         clock uncertainty            0.170     1.808    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.709    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.954ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.118ns (4.216%)  route 2.681ns (95.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.526     0.870    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.118     0.988 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.681     3.669    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.643    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.643    
                         clock uncertainty            0.170     1.813    
    ILOGIC_X0Y10         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.714    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  1.954    





---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.331ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.331ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.579ns  (logic 0.204ns (35.247%)  route 0.375ns (64.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.375     0.579    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y145       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y145       FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  7.331    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.620ns  (logic 0.223ns (35.957%)  route 0.397ns (64.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.397     0.620    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X115Y146       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y146       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.564ns  (logic 0.204ns (36.150%)  route 0.360ns (63.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.360     0.564    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X114Y146       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X114Y146       FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.589ns  (logic 0.223ns (37.863%)  route 0.366ns (62.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.366     0.589    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X114Y146       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X114Y146       FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  7.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.301ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.301ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.602%)  route 0.403ns (66.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y154       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.403     0.607    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X116Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y150       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  7.301    

Slack (MET) :             7.400ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.591ns  (logic 0.223ns (37.730%)  route 0.368ns (62.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     0.591    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X115Y152       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y152       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  7.400    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.966%)  route 0.273ns (55.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X116Y154       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.273     0.496    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X116Y152       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y152       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  7.495    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.494ns  (logic 0.223ns (45.153%)  route 0.271ns (54.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y154                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X116Y154       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.271     0.494    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y152       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y152       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  7.496    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.349ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.641ns  (logic 0.223ns (34.808%)  route 0.418ns (65.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y122                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y122       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.418     0.641    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X111Y122       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y122       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.204ns (38.907%)  route 0.320ns (61.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y122                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y122       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.320     0.524    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y122       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y122       FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.548ns  (logic 0.223ns (40.673%)  route 0.325ns (59.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y122                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y122       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.325     0.548    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X111Y121       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y121       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.540ns  (logic 0.223ns (41.329%)  route 0.317ns (58.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.317     0.540    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X111Y122       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y122       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  7.451    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.412ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.496ns  (logic 0.204ns (41.170%)  route 0.292ns (58.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.292     0.496    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X107Y129       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y129       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.649%)  route 0.286ns (58.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     0.490    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X108Y128       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y128       FDRE (Setup_fdre_C_D)       -0.060     7.940    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.834%)  route 0.286ns (56.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.286     0.509    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X108Y128       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y128       FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.769%)  route 0.286ns (56.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.286     0.509    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X108Y128       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y128       FDRE (Setup_fdre_C_D)        0.022     8.022    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  7.513    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.386ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.862%)  route 0.382ns (63.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y78                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X117Y78        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.382     0.605    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X116Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y79        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.573ns  (logic 0.223ns (38.925%)  route 0.350ns (61.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y76                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X117Y76        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.350     0.573    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y77        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y77        FDRE (Setup_fdre_C_D)       -0.007     7.993    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.479ns  (logic 0.204ns (42.586%)  route 0.275ns (57.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y78                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X117Y78        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.275     0.479    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X116Y80        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y80        FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.529ns  (logic 0.223ns (42.176%)  route 0.306ns (57.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y78                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X117Y78        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.306     0.529    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X116Y79        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y79        FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  7.461    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.236ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.674ns  (logic 0.204ns (30.263%)  route 0.470ns (69.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y72                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y72        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.470     0.674    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y72        FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.618ns  (logic 0.223ns (36.080%)  route 0.395ns (63.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y70                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X117Y70        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.395     0.618    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X118Y70        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X118Y70        FDRE (Setup_fdre_C_D)        0.023     8.023    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.523%)  route 0.276ns (57.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y70                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X117Y70        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.276     0.480    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X118Y70        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X118Y70        FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.257%)  route 0.270ns (54.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y70                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X117Y70        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.270     0.493    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X118Y70        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X118Y70        FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  7.528    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.618%)  route 0.369ns (64.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.369     0.573    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X13Y46         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)       -0.114     7.886    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.582ns  (logic 0.204ns (35.062%)  route 0.378ns (64.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.378     0.582    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y47         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.578ns  (logic 0.223ns (38.611%)  route 0.355ns (61.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.355     0.578    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y47         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.279     0.502    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X13Y47         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  7.489    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.503    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y40         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.550ns  (logic 0.223ns (40.524%)  route 0.327ns (59.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.327     0.550    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X14Y40         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.023     8.023    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.539ns  (logic 0.259ns (48.048%)  route 0.280ns (51.952%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.280     0.539    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X18Y39         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.523    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y40         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  7.498    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.214ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.712ns  (logic 0.236ns (33.165%)  route 0.476ns (66.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X42Y130        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.476     0.712    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[29]
    SLICE_X42Y129        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X42Y129        FDRE (Setup_fdre_C_D)       -0.074    15.926    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         15.926    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 15.214    

Slack (MET) :             15.238ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.674ns  (logic 0.236ns (35.011%)  route 0.438ns (64.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X42Y130        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.438     0.674    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[27]
    SLICE_X44Y130        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X44Y130        FDRE (Setup_fdre_C_D)       -0.088    15.912    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         15.912    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                 15.238    

Slack (MET) :             15.238ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.502%)  route 0.465ns (69.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y127                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X56Y127        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.465     0.669    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[30]
    SLICE_X57Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X57Y127        FDRE (Setup_fdre_C_D)       -0.093    15.907    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                 15.238    

Slack (MET) :             15.274ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.637ns  (logic 0.204ns (32.021%)  route 0.433ns (67.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X57Y115        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.433     0.637    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[7]
    SLICE_X57Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X57Y114        FDRE (Setup_fdre_C_D)       -0.089    15.911    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                 15.274    

Slack (MET) :             15.286ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.704ns  (logic 0.259ns (36.810%)  route 0.445ns (63.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y114                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X58Y114        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.704    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[2]
    SLICE_X57Y111        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X57Y111        FDRE (Setup_fdre_C_D)       -0.010    15.990    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 15.286    

Slack (MET) :             15.288ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.693ns  (logic 0.223ns (32.183%)  route 0.470ns (67.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y116                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X57Y116        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.470     0.693    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[24]
    SLICE_X56Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X56Y114        FDRE (Setup_fdre_C_D)       -0.019    15.981    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         15.981    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 15.288    

Slack (MET) :             15.290ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.608ns  (logic 0.236ns (38.818%)  route 0.372ns (61.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y120                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X58Y120        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.372     0.608    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[9]
    SLICE_X59Y120        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X59Y120        FDRE (Setup_fdre_C_D)       -0.102    15.898    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                 15.290    

Slack (MET) :             15.293ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (38.995%)  route 0.369ns (61.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y127                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X58Y127        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.369     0.605    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[33]
    SLICE_X59Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X59Y127        FDRE (Setup_fdre_C_D)       -0.102    15.898    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 15.293    

Slack (MET) :             15.294ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.613ns  (logic 0.236ns (38.517%)  route 0.377ns (61.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y127                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X58Y127        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.377     0.613    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[8]
    SLICE_X59Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X59Y127        FDRE (Setup_fdre_C_D)       -0.093    15.907    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.907    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                 15.294    

Slack (MET) :             15.305ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (39.009%)  route 0.369ns (60.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y127                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X58Y127        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.369     0.605    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[31]
    SLICE_X59Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X59Y127        FDRE (Setup_fdre_C_D)       -0.090    15.910    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         15.910    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                 15.305    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.447ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.786ns  (logic 0.259ns (32.963%)  route 0.527ns (67.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.527     0.786    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X60Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)       -0.007    10.233    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  9.447    

Slack (MET) :             9.521ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.626ns  (logic 0.204ns (32.592%)  route 0.422ns (67.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y23                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X74Y23         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.422     0.626    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X68Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)       -0.093    10.147    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  9.521    

Slack (MET) :             9.544ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.637ns  (logic 0.236ns (37.063%)  route 0.401ns (62.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.401     0.637    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X58Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X58Y6          FDRE (Setup_fdre_C_D)       -0.059    10.181    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.181    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  9.544    

Slack (MET) :             9.546ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.601ns  (logic 0.236ns (39.255%)  route 0.365ns (60.745%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.365     0.601    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X60Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)       -0.093    10.147    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  9.546    

Slack (MET) :             9.574ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.604ns  (logic 0.236ns (39.071%)  route 0.368ns (60.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     0.604    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X58Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X58Y7          FDRE (Setup_fdre_C_D)       -0.062    10.178    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  9.574    

Slack (MET) :             9.580ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.651ns  (logic 0.223ns (34.262%)  route 0.428ns (65.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y23                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X74Y23         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.428     0.651    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X68Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X68Y24         FDRE (Setup_fdre_C_D)       -0.009    10.231    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  9.580    

Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.549ns  (logic 0.236ns (43.002%)  route 0.313ns (56.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y24                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X70Y24         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.313     0.549    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X67Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X67Y24         FDRE (Setup_fdre_C_D)       -0.089    10.151    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  9.602    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.527ns  (logic 0.204ns (38.699%)  route 0.323ns (61.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y3          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.323     0.527    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X91Y2          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X91Y2          FDRE (Setup_fdre_C_D)       -0.090    10.150    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.089%)  route 0.276ns (53.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y13                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y13         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.276     0.512    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X89Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X89Y13         FDRE (Setup_fdre_C_D)       -0.089    10.151    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  9.639    

Slack (MET) :             9.639ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.510ns  (logic 0.204ns (40.019%)  route 0.306ns (59.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X71Y24         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.306     0.510    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X67Y24         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X67Y24         FDRE (Setup_fdre_C_D)       -0.091    10.149    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  9.639    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.202ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.710ns  (logic 0.204ns (28.746%)  route 0.506ns (71.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.506     0.710    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X74Y26         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y26         FDRE (Setup_fdre_C_D)       -0.088     7.912    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.666ns  (logic 0.204ns (30.626%)  route 0.462ns (69.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X92Y4          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.462     0.666    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y4          FDRE (Setup_fdre_C_D)       -0.091     7.909    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.666    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.653ns  (logic 0.204ns (31.257%)  route 0.449ns (68.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.653    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X74Y27         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y27         FDRE (Setup_fdre_C_D)       -0.089     7.911    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.472%)  route 0.444ns (68.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X73Y29         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.444     0.648    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X74Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X74Y29         FDRE (Setup_fdre_C_D)       -0.088     7.912    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.635ns  (logic 0.236ns (37.145%)  route 0.399ns (62.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.399     0.635    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X63Y10         FDRE (Setup_fdre_C_D)       -0.088     7.912    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  7.277    

Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.247%)  route 0.350ns (59.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.350     0.586    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X91Y12         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X91Y12         FDRE (Setup_fdre_C_D)       -0.092     7.908    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.658ns  (logic 0.223ns (33.908%)  route 0.435ns (66.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y13         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.435     0.658    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X93Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y13         FDRE (Setup_fdre_C_D)       -0.009     7.991    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.057%)  route 0.362ns (63.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y10                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y10         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.362     0.566    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X93Y10         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y10         FDRE (Setup_fdre_C_D)       -0.093     7.907    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.648ns  (logic 0.223ns (34.413%)  route 0.425ns (65.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.425     0.648    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X73Y26         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X73Y26         FDRE (Setup_fdre_C_D)       -0.009     7.991    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.562ns  (logic 0.204ns (36.314%)  route 0.358ns (63.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y4          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.358     0.562    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y4          FDRE (Setup_fdre_C_D)       -0.093     7.907    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  7.345    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        6.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.223ns (27.581%)  route 0.586ns (72.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.427 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.586     4.013    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.340    11.182    
                         clock uncertainty           -0.035    11.147    
    SLICE_X115Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.935    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.223ns (27.581%)  route 0.586ns (72.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.427 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.586     4.013    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.340    11.182    
                         clock uncertainty           -0.035    11.147    
    SLICE_X115Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.935    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.223ns (27.581%)  route 0.586ns (72.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.427 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.586     4.013    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.340    11.182    
                         clock uncertainty           -0.035    11.147    
    SLICE_X115Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.935    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.223ns (27.581%)  route 0.586ns (72.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.427 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.586     4.013    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.340    11.182    
                         clock uncertainty           -0.035    11.147    
    SLICE_X115Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.935    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.223ns (27.581%)  route 0.586ns (72.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.427 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.586     4.013    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.340    11.182    
                         clock uncertainty           -0.035    11.147    
    SLICE_X115Y121       FDCE (Recov_fdce_C_CLR)     -0.212    10.935    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.223ns (27.581%)  route 0.586ns (72.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.427 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.586     4.013    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.340    11.182    
                         clock uncertainty           -0.035    11.147    
    SLICE_X115Y121       FDPE (Recov_fdpe_C_PRE)     -0.178    10.969    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.223ns (27.581%)  route 0.586ns (72.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 10.842 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.204    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.223     3.427 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.586     4.013    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.842    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.340    11.182    
                         clock uncertainty           -0.035    11.147    
    SLICE_X115Y121       FDPE (Recov_fdpe_C_PRE)     -0.178    10.969    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.204ns (32.470%)  route 0.424ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.424     3.831    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X116Y121       FDPE (Recov_fdpe_C_PRE)     -0.261    10.853    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.204ns (32.470%)  route 0.424ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.424     3.831    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X116Y121       FDPE (Recov_fdpe_C_PRE)     -0.261    10.853    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.204ns (32.470%)  route 0.424ns (67.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.203    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.204     3.407 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.424     3.831    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X116Y121       FDPE (Recov_fdpe_C_PRE)     -0.261    10.853    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  7.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.235%)  route 0.162ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.601    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y120       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y120       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233     1.352    
    SLICE_X115Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.283    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.235%)  route 0.162ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.601    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y120       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y120       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.233     1.352    
    SLICE_X115Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.283    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.235%)  route 0.162ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.601    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y120       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y120       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.233     1.352    
    SLICE_X115Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.283    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.235%)  route 0.162ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.601    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y120       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y120       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.233     1.352    
    SLICE_X115Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.283    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.235%)  route 0.162ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.339    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.162     1.601    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y120       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.585    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y120       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.233     1.352    
    SLICE_X115Y120       FDCE (Remov_fdce_C_CLR)     -0.069     1.283    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.576    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.233     1.351    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.107     1.244    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.576    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.233     1.351    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.107     1.244    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.576    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.233     1.351    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.107     1.244    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.576    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y121       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.233     1.351    
    SLICE_X113Y121       FDCE (Remov_fdce_C_CLR)     -0.107     1.244    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.338    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y122       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.147     1.576    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y121       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y121       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.233     1.351    
    SLICE_X113Y121       FDPE (Remov_fdpe_C_PRE)     -0.110     1.241    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.725%)  route 0.310ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.190    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.204     3.394 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.704    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.340    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X112Y77        FDCE (Recov_fdce_C_CLR)     -0.295    10.837    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.725%)  route 0.310ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.190    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.204     3.394 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.704    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.340    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X112Y77        FDCE (Recov_fdce_C_CLR)     -0.295    10.837    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.725%)  route 0.310ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.190    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.204     3.394 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.704    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.340    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X112Y77        FDCE (Recov_fdce_C_CLR)     -0.295    10.837    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  7.133    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.888%)  route 0.307ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.190    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.204     3.394 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.307     3.702    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.340    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X113Y77        FDCE (Recov_fdce_C_CLR)     -0.295    10.837    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.725%)  route 0.310ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.190    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.204     3.394 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.704    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X112Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.340    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X112Y77        FDPE (Recov_fdpe_C_PRE)     -0.261    10.871    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.204ns (39.752%)  route 0.309ns (60.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.204     3.393 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.309     3.703    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y76        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.826    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.340    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.261    10.870    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.204ns (39.752%)  route 0.309ns (60.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.189    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.204     3.393 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.309     3.703    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y76        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.826    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y76        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.340    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.261    10.870    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.870    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.888%)  route 0.307ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.190    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.204     3.394 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.307     3.702    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.340    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.261    10.871    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.888%)  route 0.307ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.190    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.204     3.394 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.307     3.702    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.340    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.261    10.871    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.888%)  route 0.307ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.190    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.204     3.394 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.307     3.702    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.340    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.261    10.871    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  7.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.887%)  route 0.164ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164     1.588    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X113Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.887%)  route 0.164ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164     1.588    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X113Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.887%)  route 0.164ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164     1.588    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X113Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.887%)  route 0.164ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164     1.588    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X113Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.887%)  route 0.164ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164     1.588    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X113Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.887%)  route 0.164ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.164     1.588    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X113Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.588%)  route 0.166ns (62.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.166     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.588%)  route 0.166ns (62.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.166     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.588%)  route 0.166ns (62.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.166     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.588%)  route 0.166ns (62.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.324    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.100     1.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.166     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y75        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.566    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y75        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.233     1.333    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.069     1.264    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.326    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        7.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.856    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.856    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.856    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.856    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.856    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.856    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.030ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X13Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.856    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.030    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y44         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X12Y44         FDPE (Recov_fdpe_C_PRE)     -0.187    10.881    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X12Y44         FDCE (Recov_fdce_C_CLR)     -0.187    10.881    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.064ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.205%)  route 0.402ns (60.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 10.821 - 8.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.637     3.166    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.259     3.425 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.402     3.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y44         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.575    10.821    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X13Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.283    11.104    
                         clock uncertainty           -0.035    11.068    
    SLICE_X13Y44         FDPE (Recov_fdpe_C_PRE)     -0.178    10.890    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.890    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  7.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.503 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.602    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.227     1.426    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.088     1.338    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.503 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.602    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.227     1.426    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.088     1.338    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.503 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.602    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.227     1.426    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.088     1.338    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.503 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.602    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.227     1.426    
    SLICE_X16Y45         FDCE (Remov_fdce_C_CLR)     -0.088     1.338    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.503 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.602    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y45         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.227     1.426    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.090     1.336    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.503 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.602    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y45         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.227     1.426    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.090     1.336    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.503 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.602    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y45         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.227     1.426    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.090     1.336    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.904%)  route 0.099ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.091     1.503 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.602    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X16Y45         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.346     1.653    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.227     1.426    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.090     1.336    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.118ns (36.688%)  route 0.204ns (63.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.204     1.733    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.345     1.652    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.202     1.450    
    SLICE_X12Y44         FDCE (Remov_fdce_C_CLR)     -0.050     1.400    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.118ns (36.688%)  route 0.204ns (63.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.412    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.204     1.733    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X12Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.345     1.652    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.202     1.450    
    SLICE_X12Y44         FDCE (Remov_fdce_C_CLR)     -0.050     1.400    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        6.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.111%)  route 0.665ns (74.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.161    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X116Y156       FDCE (Recov_fdce_C_CLR)     -0.212    10.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.111%)  route 0.665ns (74.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.161    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X116Y156       FDCE (Recov_fdce_C_CLR)     -0.212    10.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.111%)  route 0.665ns (74.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.161    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X116Y156       FDCE (Recov_fdce_C_CLR)     -0.212    10.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.223ns (25.170%)  route 0.663ns (74.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.663     4.159    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X117Y156       FDCE (Recov_fdce_C_CLR)     -0.212    10.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.223ns (25.170%)  route 0.663ns (74.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.663     4.159    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X117Y156       FDCE (Recov_fdce_C_CLR)     -0.212    10.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.223ns (25.170%)  route 0.663ns (74.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.663     4.159    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X117Y156       FDCE (Recov_fdce_C_CLR)     -0.212    10.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.223ns (25.111%)  route 0.665ns (74.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.665     4.161    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y156       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y156       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X116Y156       FDPE (Recov_fdpe_C_PRE)     -0.178    10.953    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.223ns (25.170%)  route 0.663ns (74.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.663     4.159    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y156       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y156       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X117Y156       FDPE (Recov_fdpe_C_PRE)     -0.178    10.953    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.223ns (32.742%)  route 0.458ns (67.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.458     3.954    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X115Y156       FDCE (Recov_fdce_C_CLR)     -0.212    10.920    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.223ns (32.742%)  route 0.458ns (67.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.223     3.496 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.458     3.954    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X115Y156       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.859    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X115Y156       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.167    
                         clock uncertainty           -0.035    11.132    
    SLICE_X115Y156       FDCE (Recov_fdce_C_CLR)     -0.212    10.920    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  6.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.076%)  route 0.161ns (63.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.607    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.236     1.366    
    SLICE_X113Y155       FDPE (Remov_fdpe_C_PRE)     -0.110     1.256    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.295%)  route 0.242ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.242     1.688    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y155       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.295%)  route 0.242ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.242     1.688    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y155       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.295%)  route 0.242ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.242     1.688    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y155       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.091ns (27.295%)  route 0.242ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.242     1.688    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X110Y155       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.468%)  route 0.240ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.240     1.686    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y155       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.468%)  route 0.240ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.240     1.686    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y155       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.468%)  route 0.240ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.240     1.686    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y155       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.468%)  route 0.240ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.355    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.446 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.240     1.686    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y155       FDPE (Remov_fdpe_C_PRE)     -0.110     1.311    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.091ns (32.053%)  route 0.193ns (67.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDPE (Prop_fdpe_C_Q)         0.091     1.473 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.193     1.666    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X113Y156       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X113Y156       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.392    
    SLICE_X113Y156       FDPE (Remov_fdpe_C_PRE)     -0.110     1.282    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        6.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.259ns (28.878%)  route 0.638ns (71.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.638     4.175    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.259ns (28.878%)  route 0.638ns (71.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.638     4.175    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.259ns (28.878%)  route 0.638ns (71.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.638     4.175    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  6.753    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.259ns (28.946%)  route 0.636ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.636     4.173    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X113Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.928    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.259ns (28.878%)  route 0.638ns (71.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.638     4.175    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.175    
                         clock uncertainty           -0.035    11.140    
    SLICE_X112Y132       FDPE (Recov_fdpe_C_PRE)     -0.178    10.962    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.259ns (38.527%)  route 0.413ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 10.913 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.950    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562    10.913    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.221    
                         clock uncertainty           -0.035    11.186    
    SLICE_X110Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.974    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.259ns (38.527%)  route 0.413ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 10.913 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.950    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562    10.913    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.221    
                         clock uncertainty           -0.035    11.186    
    SLICE_X110Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.974    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.259ns (38.527%)  route 0.413ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 10.913 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.950    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562    10.913    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.221    
                         clock uncertainty           -0.035    11.186    
    SLICE_X110Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.974    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.259ns (38.527%)  route 0.413ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 10.913 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.950    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562    10.913    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.221    
                         clock uncertainty           -0.035    11.186    
    SLICE_X110Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.974    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.259ns (38.527%)  route 0.413ns (61.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 10.913 - 8.000 ) 
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.619     3.278    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.259     3.537 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.950    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.562    10.913    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.221    
                         clock uncertainty           -0.035    11.186    
    SLICE_X110Y132       FDCE (Recov_fdce_C_CLR)     -0.212    10.974    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                          -3.950    
  -------------------------------------------------------------------
                         slack                                  7.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.274%)  route 0.141ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.392    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDPE (Prop_fdpe_C_Q)         0.091     1.483 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     1.624    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.639    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.235     1.404    
    SLICE_X108Y132       FDPE (Remov_fdpe_C_PRE)     -0.090     1.314    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.629%)  route 0.151ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.392    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDPE (Prop_fdpe_C_Q)         0.091     1.483 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.151     1.634    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X106Y131       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.334     1.638    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.235     1.403    
    SLICE_X106Y131       FDCE (Remov_fdce_C_CLR)     -0.088     1.315    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.629%)  route 0.151ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.392    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDPE (Prop_fdpe_C_Q)         0.091     1.483 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.151     1.634    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X106Y131       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.334     1.638    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.235     1.403    
    SLICE_X106Y131       FDCE (Remov_fdce_C_CLR)     -0.088     1.315    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.629%)  route 0.151ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.392    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDPE (Prop_fdpe_C_Q)         0.091     1.483 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.151     1.634    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X106Y131       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.334     1.638    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.235     1.403    
    SLICE_X106Y131       FDPE (Remov_fdpe_C_PRE)     -0.090     1.313    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.874%)  route 0.149ns (58.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.392    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y132       FDPE (Prop_fdpe_C_Q)         0.107     1.499 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     1.647    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.639    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.235     1.404    
    SLICE_X109Y132       FDPE (Remov_fdpe_C_PRE)     -0.108     1.296    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.874%)  route 0.149ns (58.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.392    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y132       FDPE (Prop_fdpe_C_Q)         0.107     1.499 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     1.647    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y132       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.335     1.639    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y132       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.235     1.404    
    SLICE_X109Y132       FDPE (Remov_fdpe_C_PRE)     -0.108     1.296    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.168%)  route 0.208ns (63.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.391    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.118     1.509 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208     1.717    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.334     1.638    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.210     1.428    
    SLICE_X110Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.359    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.168%)  route 0.208ns (63.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.391    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.118     1.509 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208     1.717    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.334     1.638    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.210     1.428    
    SLICE_X110Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.359    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.168%)  route 0.208ns (63.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.391    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.118     1.509 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208     1.717    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.334     1.638    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.210     1.428    
    SLICE_X110Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.359    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.168%)  route 0.208ns (63.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.297     1.391    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X106Y131       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y131       FDPE (Prop_fdpe_C_Q)         0.118     1.509 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.208     1.717    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y132       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.334     1.638    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y132       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.210     1.428    
    SLICE_X110Y132       FDCE (Remov_fdce_C_CLR)     -0.069     1.359    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        6.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.204ns (26.056%)  route 0.579ns (73.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.204     3.409 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.579     3.987    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y71        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.841    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.340    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X113Y71        FDPE (Recov_fdpe_C_PRE)     -0.259    10.886    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.015%)  route 0.546ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.223     3.426 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     3.971    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.212    10.932    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.015%)  route 0.546ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.223     3.426 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     3.971    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.212    10.932    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.015%)  route 0.546ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.223     3.426 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     3.971    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.212    10.932    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.015%)  route 0.546ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.223     3.426 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     3.971    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.212    10.932    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.015%)  route 0.546ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.223     3.426 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     3.971    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.212    10.932    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.015%)  route 0.546ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.223     3.426 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     3.971    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y72        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y72        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y72        FDCE (Recov_fdce_C_CLR)     -0.212    10.932    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.015%)  route 0.546ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.223     3.426 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     3.971    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y72        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y72        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y72        FDPE (Recov_fdpe_C_PRE)     -0.178    10.966    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (29.015%)  route 0.546ns (70.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.203    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.223     3.426 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.546     3.971    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y72        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.840    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y72        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.340    11.180    
                         clock uncertainty           -0.035    11.144    
    SLICE_X112Y72        FDPE (Recov_fdpe_C_PRE)     -0.178    10.966    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.630%)  route 0.403ns (66.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.568     3.205    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.204     3.409 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.403     3.811    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.841    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.340    11.181    
                         clock uncertainty           -0.035    11.145    
    SLICE_X115Y71        FDCE (Recov_fdce_C_CLR)     -0.293    10.852    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  7.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.334%)  route 0.121ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.100     1.438 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.121     1.558    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.233     1.350    
    SLICE_X112Y71        FDCE (Remov_fdce_C_CLR)     -0.069     1.281    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.334%)  route 0.121ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.100     1.438 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.121     1.558    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.233     1.350    
    SLICE_X112Y71        FDCE (Remov_fdce_C_CLR)     -0.069     1.281    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.334%)  route 0.121ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.100     1.438 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.121     1.558    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.233     1.350    
    SLICE_X112Y71        FDCE (Remov_fdce_C_CLR)     -0.069     1.281    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.334%)  route 0.121ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.100     1.438 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.121     1.558    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.233     1.350    
    SLICE_X112Y71        FDCE (Remov_fdce_C_CLR)     -0.069     1.281    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.670%)  route 0.138ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138     1.567    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y70        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     1.351    
    SLICE_X112Y70        FDPE (Remov_fdpe_C_PRE)     -0.110     1.241    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.670%)  route 0.138ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y71        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.138     1.567    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y70        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X112Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     1.351    
    SLICE_X112Y70        FDPE (Remov_fdpe_C_PRE)     -0.110     1.241    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.974%)  route 0.194ns (68.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.339    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.091     1.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.194     1.623    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.233     1.350    
    SLICE_X115Y71        FDCE (Remov_fdce_C_CLR)     -0.105     1.245    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.974%)  route 0.194ns (68.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.339    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.091     1.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.194     1.623    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.233     1.350    
    SLICE_X115Y71        FDCE (Remov_fdce_C_CLR)     -0.105     1.245    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.974%)  route 0.194ns (68.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.339    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.091     1.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.194     1.623    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.233     1.350    
    SLICE_X115Y71        FDCE (Remov_fdce_C_CLR)     -0.105     1.245    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.974%)  route 0.194ns (68.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.267     1.339    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y70        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.091     1.430 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.194     1.623    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y71        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y71        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.233     1.350    
    SLICE_X115Y71        FDCE (Remov_fdce_C_CLR)     -0.105     1.245    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        7.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.062%)  route 0.475ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y36         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X13Y36         FDPE (Recov_fdpe_C_PRE)     -0.261    10.868    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.062%)  route 0.475ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y36         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X13Y36         FDPE (Recov_fdpe_C_PRE)     -0.261    10.868    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.062%)  route 0.475ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y36         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X13Y36         FDPE (Recov_fdpe_C_PRE)     -0.261    10.868    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.062%)  route 0.475ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y36         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X13Y36         FDPE (Recov_fdpe_C_PRE)     -0.261    10.868    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.062%)  route 0.475ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y36         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.237    10.892    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.062%)  route 0.475ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y36         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.237    10.892    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.062%)  route 0.475ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y36         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.237    10.892    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.062%)  route 0.475ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X15Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.475     3.867    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y36         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X12Y36         FDCE (Recov_fdce_C_CLR)     -0.237    10.892    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.412     3.805    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y37         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X14Y37         FDPE (Recov_fdpe_C_PRE)     -0.270    10.859    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.859    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.108%)  route 0.412ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.188    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.204     3.392 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.412     3.805    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X14Y37         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.846    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X14Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.318    11.164    
                         clock uncertainty           -0.035    11.129    
    SLICE_X14Y37         FDPE (Recov_fdpe_C_PRE)     -0.270    10.859    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.859    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  7.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.178%)  route 0.155ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.155     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y37         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.677    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y37         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.228     1.449    
    SLICE_X15Y37         FDCE (Remov_fdce_C_CLR)     -0.069     1.380    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.178%)  route 0.155ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.155     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y37         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.677    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y37         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.228     1.449    
    SLICE_X15Y37         FDCE (Remov_fdce_C_CLR)     -0.069     1.380    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.178%)  route 0.155ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.155     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y37         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.677    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.228     1.449    
    SLICE_X15Y37         FDPE (Remov_fdpe_C_PRE)     -0.072     1.377    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.178%)  route 0.155ns (60.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.155     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y37         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.341     1.677    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y37         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.228     1.449    
    SLICE_X15Y37         FDPE (Remov_fdpe_C_PRE)     -0.072     1.377    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.484%)  route 0.199ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.734    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y38         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.228     1.451    
    SLICE_X15Y38         FDCE (Remov_fdce_C_CLR)     -0.069     1.382    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.484%)  route 0.199ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.734    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y38         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.228     1.451    
    SLICE_X15Y38         FDCE (Remov_fdce_C_CLR)     -0.069     1.382    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.484%)  route 0.199ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.734    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y38         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.228     1.451    
    SLICE_X15Y38         FDCE (Remov_fdce_C_CLR)     -0.069     1.382    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.484%)  route 0.199ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.734    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y38         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.228     1.451    
    SLICE_X15Y38         FDCE (Remov_fdce_C_CLR)     -0.069     1.382    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.484%)  route 0.199ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.734    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y38         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.228     1.451    
    SLICE_X15Y38         FDCE (Remov_fdce_C_CLR)     -0.069     1.382    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.484%)  route 0.199ns (66.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.435    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y36         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.734    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y38         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.679    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y38         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.228     1.451    
    SLICE_X15Y38         FDCE (Remov_fdce_C_CLR)     -0.069     1.382    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.274ns (9.948%)  route 2.480ns (90.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.494     5.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X107Y37        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X107Y37        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/C
                         clock pessimism              0.168    10.363    
                         clock uncertainty           -0.125    10.238    
    SLICE_X107Y37        FDCE (Recov_fdce_C_CLR)     -0.305     9.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.274ns (9.948%)  route 2.480ns (90.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.494     5.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X106Y37        FDPE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X106Y37        FDPE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.168    10.363    
                         clock uncertainty           -0.125    10.238    
    SLICE_X106Y37        FDPE (Recov_fdpe_C_PRE)     -0.280     9.958    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                          9.958    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.274ns (9.948%)  route 2.480ns (90.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.494     5.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X106Y37        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X106Y37        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              0.168    10.363    
                         clock uncertainty           -0.125    10.238    
    SLICE_X106Y37        FDCE (Recov_fdce_C_CLR)     -0.247     9.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.274ns (10.647%)  route 2.300ns (89.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.313     4.957    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X109Y37        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X109Y37        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism              0.168    10.363    
                         clock uncertainty           -0.125    10.238    
    SLICE_X109Y37        FDCE (Recov_fdce_C_CLR)     -0.305     9.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.274ns (10.647%)  route 2.300ns (89.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.313     4.957    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X108Y37        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X108Y37        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/C
                         clock pessimism              0.168    10.363    
                         clock uncertainty           -0.125    10.238    
    SLICE_X108Y37        FDCE (Recov_fdce_C_CLR)     -0.247     9.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.274ns (11.049%)  route 2.206ns (88.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.219     4.863    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X109Y36        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X109Y36        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[1]/C
                         clock pessimism              0.168    10.363    
                         clock uncertainty           -0.125    10.238    
    SLICE_X109Y36        FDCE (Recov_fdce_C_CLR)     -0.305     9.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.274ns (11.049%)  route 2.206ns (88.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 10.195 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.219     4.863    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X108Y36        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.324    10.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X108Y36        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.168    10.363    
                         clock uncertainty           -0.125    10.238    
    SLICE_X108Y36        FDCE (Recov_fdce_C_CLR)     -0.247     9.991    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -4.863    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.274ns (11.484%)  route 2.112ns (88.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.194 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.125     4.769    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X109Y35        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.323    10.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X109Y35        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/C
                         clock pessimism              0.168    10.362    
                         clock uncertainty           -0.125    10.237    
    SLICE_X109Y35        FDCE (Recov_fdce_C_CLR)     -0.305     9.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.274ns (11.484%)  route 2.112ns (88.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 10.194 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.125     4.769    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X108Y35        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.323    10.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X108Y35        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]/C
                         clock pessimism              0.168    10.362    
                         clock uncertainty           -0.125    10.237    
    SLICE_X108Y35        FDCE (Recov_fdce_C_CLR)     -0.247     9.990    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -4.769    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.274ns (11.954%)  route 2.018ns (88.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 10.193 - 8.000 ) 
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.454     2.383    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.223     2.606 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.987     3.593    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X93Y31         LUT3 (Prop_lut3_I0_O)        0.051     3.644 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.031     4.675    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X109Y34        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.322    10.193    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X109Y34        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism              0.168    10.361    
                         clock uncertainty           -0.125    10.236    
    SLICE_X109Y34        FDCE (Recov_fdce_C_CLR)     -0.305     9.931    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  5.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.129%)  route 0.108ns (51.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.632     0.974    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.100     1.074 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.108     1.182    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X108Y32        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.851     1.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X108Y32        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.246     0.985    
    SLICE_X108Y32        FDCE (Remov_fdce_C_CLR)     -0.050     0.935    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.544%)  route 0.153ns (60.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.632     0.974    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.100     1.074 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.153     1.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X109Y31        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.850     1.230    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X109Y31        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.246     0.984    
    SLICE_X109Y31        FDCE (Remov_fdce_C_CLR)     -0.069     0.915    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.544%)  route 0.153ns (60.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.632     0.974    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.100     1.074 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.153     1.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X109Y31        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.850     1.230    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X109Y31        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.246     0.984    
    SLICE_X109Y31        FDCE (Remov_fdce_C_CLR)     -0.069     0.915    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.544%)  route 0.153ns (60.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.632     0.974    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.100     1.074 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.153     1.227    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X109Y31        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.850     1.230    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X109Y31        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.246     0.984    
    SLICE_X109Y31        FDCE (Remov_fdce_C_CLR)     -0.069     0.915    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.157ns (46.533%)  route 0.180ns (53.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.617     0.959    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y96          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.091     1.050 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.060     1.110    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.066     1.176 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.296    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y96          FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.820     1.200    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y96          FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.206     0.994    
    SLICE_X2Y96          FDCE (Remov_fdce_C_CLR)     -0.050     0.944    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.157ns (46.533%)  route 0.180ns (53.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.617     0.959    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y96          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.091     1.050 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.060     1.110    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.066     1.176 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.296    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y96          FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.820     1.200    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y96          FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.206     0.994    
    SLICE_X2Y96          FDCE (Remov_fdce_C_CLR)     -0.050     0.944    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.157ns (46.533%)  route 0.180ns (53.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.617     0.959    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y96          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.091     1.050 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.060     1.110    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.066     1.176 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.296    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y96          FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.820     1.200    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y96          FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.206     0.994    
    SLICE_X2Y96          FDCE (Remov_fdce_C_CLR)     -0.050     0.944    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.157ns (46.533%)  route 0.180ns (53.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.617     0.959    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y96          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.091     1.050 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.060     1.110    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.066     1.176 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.296    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y96          FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.820     1.200    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y96          FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.206     0.994    
    SLICE_X2Y96          FDCE (Remov_fdce_C_CLR)     -0.050     0.944    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.157ns (46.533%)  route 0.180ns (53.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.617     0.959    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y96          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.091     1.050 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.060     1.110    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.066     1.176 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.121     1.296    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X2Y96          FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.820     1.200    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y96          FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.206     0.994    
    SLICE_X2Y96          FDCE (Remov_fdce_C_CLR)     -0.050     0.944    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.576%)  route 0.198ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.632     0.974    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/init_clk
    SLICE_X109Y33        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDRE (Prop_fdre_C_Q)         0.100     1.074 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          0.198     1.272    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X109Y30        FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.849     1.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_clk
    SLICE_X109Y30        FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.246     0.983    
    SLICE_X109Y30        FDCE (Remov_fdce_C_CLR)     -0.069     0.914    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.223ns (10.960%)  route 1.812ns (89.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 10.011 - 8.000 ) 
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.283     2.214    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y147       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDPE (Prop_fdpe_C_Q)         0.223     2.437 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.812     4.249    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X109Y136       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.138    10.011    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y136       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
                         clock pessimism              0.151    10.162    
                         clock uncertainty           -0.073    10.089    
    SLICE_X109Y136       FDCE (Recov_fdce_C_CLR)     -0.212     9.877    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.223ns (12.013%)  route 1.633ns (87.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 10.011 - 8.000 ) 
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.283     2.214    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y147       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDPE (Prop_fdpe_C_Q)         0.223     2.437 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.633     4.070    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X109Y137       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.138    10.011    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y137       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.151    10.162    
                         clock uncertainty           -0.073    10.089    
    SLICE_X109Y137       FDCE (Recov_fdce_C_CLR)     -0.212     9.877    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.223ns (12.013%)  route 1.633ns (87.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 10.011 - 8.000 ) 
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.283     2.214    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y147       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDPE (Prop_fdpe_C_Q)         0.223     2.437 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.633     4.070    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X109Y137       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.138    10.011    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X109Y137       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/C
                         clock pessimism              0.151    10.162    
                         clock uncertainty           -0.073    10.089    
    SLICE_X109Y137       FDCE (Recov_fdce_C_CLR)     -0.212     9.877    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.223ns (12.147%)  route 1.613ns (87.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.461     2.392    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDPE (Prop_fdpe_C_Q)         0.223     2.615 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.613     4.228    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X17Y48         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.327    10.200    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y48         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/C
                         clock pessimism              0.168    10.368    
                         clock uncertainty           -0.073    10.295    
    SLICE_X17Y48         FDCE (Recov_fdce_C_CLR)     -0.212    10.083    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[53]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.223ns (12.147%)  route 1.613ns (87.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.461     2.392    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDPE (Prop_fdpe_C_Q)         0.223     2.615 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.613     4.228    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X17Y48         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.327    10.200    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X17Y48         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[53]/C
                         clock pessimism              0.168    10.368    
                         clock uncertainty           -0.073    10.295    
    SLICE_X17Y48         FDCE (Recov_fdce_C_CLR)     -0.212    10.083    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[53]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -4.228    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.223ns (12.382%)  route 1.578ns (87.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 10.201 - 8.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.461     2.392    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDPE (Prop_fdpe_C_Q)         0.223     2.615 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.578     4.193    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X11Y49         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.328    10.201    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y49         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism              0.146    10.347    
                         clock uncertainty           -0.073    10.274    
    SLICE_X11Y49         FDCE (Recov_fdce_C_CLR)     -0.212    10.062    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.223ns (12.382%)  route 1.578ns (87.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 10.201 - 8.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.461     2.392    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDPE (Prop_fdpe_C_Q)         0.223     2.615 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.578     4.193    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X11Y49         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.328    10.201    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y49         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/C
                         clock pessimism              0.146    10.347    
                         clock uncertainty           -0.073    10.274    
    SLICE_X11Y49         FDCE (Recov_fdce_C_CLR)     -0.212    10.062    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.223ns (12.213%)  route 1.603ns (87.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.461     2.392    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDPE (Prop_fdpe_C_Q)         0.223     2.615 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.603     4.218    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X14Y49         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.327    10.200    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X14Y49         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
                         clock pessimism              0.146    10.346    
                         clock uncertainty           -0.073    10.273    
    SLICE_X14Y49         FDCE (Recov_fdce_C_CLR)     -0.154    10.119    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.223ns (12.213%)  route 1.603ns (87.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 10.200 - 8.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.461     2.392    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X17Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDPE (Prop_fdpe_C_Q)         0.223     2.615 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.603     4.218    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X14Y49         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.327    10.200    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X14Y49         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]/C
                         clock pessimism              0.146    10.346    
                         clock uncertainty           -0.073    10.273    
    SLICE_X14Y49         FDCE (Recov_fdce_C_CLR)     -0.154    10.119    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[59]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -4.218    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.223ns (12.620%)  route 1.544ns (87.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 10.010 - 8.000 ) 
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.283     2.214    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y147       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y147       FDPE (Prop_fdpe_C_Q)         0.223     2.437 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          1.544     3.981    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X110Y135       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       1.137    10.010    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X110Y135       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.174    10.184    
                         clock uncertainty           -0.073    10.111    
    SLICE_X110Y135       FDCE (Recov_fdce_C_CLR)     -0.212     9.899    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          9.899    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  5.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U30_19/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_19/U18/WP_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.223%)  route 0.281ns (73.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.589     0.933    U30_19/U18/clk_out2
    SLICE_X61Y33         FDCE                                         r  U30_19/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.100     1.033 f  U30_19/U18/intReset_reg/Q
                         net (fo=16, routed)          0.281     1.314    U30_19/U18/intReset_reg_n_0
    SLICE_X56Y31         FDCE                                         f  U30_19/U18/WP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.803     1.185    U30_19/U18/clk_out2
    SLICE_X56Y31         FDCE                                         r  U30_19/U18/WP_reg[6]/C
                         clock pessimism             -0.066     1.119    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.069     1.050    U30_19/U18/WP_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U30_19/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_19/U18/WP_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.223%)  route 0.281ns (73.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.589     0.933    U30_19/U18/clk_out2
    SLICE_X61Y33         FDCE                                         r  U30_19/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.100     1.033 f  U30_19/U18/intReset_reg/Q
                         net (fo=16, routed)          0.281     1.314    U30_19/U18/intReset_reg_n_0
    SLICE_X56Y31         FDCE                                         f  U30_19/U18/WP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.803     1.185    U30_19/U18/clk_out2
    SLICE_X56Y31         FDCE                                         r  U30_19/U18/WP_reg[7]/C
                         clock pessimism             -0.066     1.119    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.069     1.050    U30_19/U18/WP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U30_19/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_19/U18/WP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.223%)  route 0.281ns (73.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.589     0.933    U30_19/U18/clk_out2
    SLICE_X61Y33         FDCE                                         r  U30_19/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.100     1.033 f  U30_19/U18/intReset_reg/Q
                         net (fo=16, routed)          0.281     1.314    U30_19/U18/intReset_reg_n_0
    SLICE_X56Y31         FDCE                                         f  U30_19/U18/WP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.803     1.185    U30_19/U18/clk_out2
    SLICE_X56Y31         FDCE                                         r  U30_19/U18/WP_reg[8]/C
                         clock pessimism             -0.066     1.119    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.069     1.050    U30_19/U18/WP_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U30_19/U18/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_19/U18/WP_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.223%)  route 0.281ns (73.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.589     0.933    U30_19/U18/clk_out2
    SLICE_X61Y33         FDCE                                         r  U30_19/U18/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.100     1.033 f  U30_19/U18/intReset_reg/Q
                         net (fo=16, routed)          0.281     1.314    U30_19/U18/intReset_reg_n_0
    SLICE_X56Y31         FDCE                                         f  U30_19/U18/WP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.803     1.185    U30_19/U18/clk_out2
    SLICE_X56Y31         FDCE                                         r  U30_19/U18/WP_reg[9]/C
                         clock pessimism             -0.066     1.119    
    SLICE_X56Y31         FDCE (Remov_fdce_C_CLR)     -0.069     1.050    U30_19/U18/WP_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U30_0/U19/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_0/U19/WP_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.685%)  route 0.380ns (76.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.555     0.899    U30_0/U19/clk_out2
    SLICE_X88Y51         FDCE                                         r  U30_0/U19/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDCE (Prop_fdce_C_Q)         0.118     1.017 f  U30_0/U19/intReset_reg/Q
                         net (fo=17, routed)          0.380     1.397    U30_0/U19/intReset_reg_n_0
    SLICE_X101Y49        FDCE                                         f  U30_0/U19/WP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.855     1.237    U30_0/U19/clk_out2
    SLICE_X101Y49        FDCE                                         r  U30_0/U19/WP_reg[5]/C
                         clock pessimism             -0.046     1.191    
    SLICE_X101Y49        FDCE (Remov_fdce_C_CLR)     -0.069     1.122    U30_0/U19/WP_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U30_0/U19/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_0/U19/WP_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.685%)  route 0.380ns (76.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.555     0.899    U30_0/U19/clk_out2
    SLICE_X88Y51         FDCE                                         r  U30_0/U19/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDCE (Prop_fdce_C_Q)         0.118     1.017 f  U30_0/U19/intReset_reg/Q
                         net (fo=17, routed)          0.380     1.397    U30_0/U19/intReset_reg_n_0
    SLICE_X101Y49        FDCE                                         f  U30_0/U19/WP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.855     1.237    U30_0/U19/clk_out2
    SLICE_X101Y49        FDCE                                         r  U30_0/U19/WP_reg[6]/C
                         clock pessimism             -0.046     1.191    
    SLICE_X101Y49        FDCE (Remov_fdce_C_CLR)     -0.069     1.122    U30_0/U19/WP_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U30_0/U19/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_0/U19/WP_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.685%)  route 0.380ns (76.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.555     0.899    U30_0/U19/clk_out2
    SLICE_X88Y51         FDCE                                         r  U30_0/U19/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDCE (Prop_fdce_C_Q)         0.118     1.017 f  U30_0/U19/intReset_reg/Q
                         net (fo=17, routed)          0.380     1.397    U30_0/U19/intReset_reg_n_0
    SLICE_X101Y49        FDCE                                         f  U30_0/U19/WP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.855     1.237    U30_0/U19/clk_out2
    SLICE_X101Y49        FDCE                                         r  U30_0/U19/WP_reg[7]/C
                         clock pessimism             -0.046     1.191    
    SLICE_X101Y49        FDCE (Remov_fdce_C_CLR)     -0.069     1.122    U30_0/U19/WP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U30_0/U19/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_0/U19/WP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.685%)  route 0.380ns (76.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.555     0.899    U30_0/U19/clk_out2
    SLICE_X88Y51         FDCE                                         r  U30_0/U19/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDCE (Prop_fdce_C_Q)         0.118     1.017 f  U30_0/U19/intReset_reg/Q
                         net (fo=17, routed)          0.380     1.397    U30_0/U19/intReset_reg_n_0
    SLICE_X101Y49        FDCE                                         f  U30_0/U19/WP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.855     1.237    U30_0/U19/clk_out2
    SLICE_X101Y49        FDCE                                         r  U30_0/U19/WP_reg[8]/C
                         clock pessimism             -0.046     1.191    
    SLICE_X101Y49        FDCE (Remov_fdce_C_CLR)     -0.069     1.122    U30_0/U19/WP_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U30_0/U19/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U30_0/U19/WP_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.118ns (23.685%)  route 0.380ns (76.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.555     0.899    U30_0/U19/clk_out2
    SLICE_X88Y51         FDCE                                         r  U30_0/U19/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDCE (Prop_fdce_C_Q)         0.118     1.017 f  U30_0/U19/intReset_reg/Q
                         net (fo=17, routed)          0.380     1.397    U30_0/U19/intReset_reg_n_0
    SLICE_X101Y49        FDCE                                         f  U30_0/U19/WP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.855     1.237    U30_0/U19/clk_out2
    SLICE_X101Y49        FDCE                                         r  U30_0/U19/WP_reg[9]/C
                         clock pessimism             -0.046     1.191    
    SLICE_X101Y49        FDCE (Remov_fdce_C_CLR)     -0.069     1.122    U30_0/U19/WP_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.077%)  route 0.094ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.608     0.952    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X116Y69        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y69        FDPE (Prop_fdpe_C_Q)         0.091     1.043 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.094     1.137    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X116Y70        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9419, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=19629, routed)       0.806     1.188    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X116Y70        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.225     0.963    
    SLICE_X116Y70        FDCE (Remov_fdce_C_CLR)     -0.107     0.856    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        6.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.259ns (31.604%)  route 0.561ns (68.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.561     4.075    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X113Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.259ns (31.604%)  route 0.561ns (68.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.561     4.075    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X113Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.259ns (31.718%)  route 0.558ns (68.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.558     4.072    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X113Y150       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.259ns (31.718%)  route 0.558ns (68.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.558     4.072    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X113Y150       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.259ns (31.718%)  route 0.558ns (68.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.558     4.072    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X113Y150       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.259ns (31.718%)  route 0.558ns (68.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.558     4.072    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X113Y150       FDCE (Recov_fdce_C_CLR)     -0.212    10.902    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.259ns (31.718%)  route 0.558ns (68.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.558     4.072    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y150       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.524    10.841    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y150       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.149    
                         clock uncertainty           -0.035    11.114    
    SLICE_X113Y150       FDPE (Recov_fdpe_C_PRE)     -0.178    10.936    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.204ns (32.223%)  route 0.429ns (67.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.204     3.459 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.429     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.342    11.230    
                         clock uncertainty           -0.035    11.195    
    SLICE_X109Y151       FDCE (Recov_fdce_C_CLR)     -0.295    10.900    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.204ns (32.223%)  route 0.429ns (67.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.204     3.459 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.429     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.342    11.230    
                         clock uncertainty           -0.035    11.195    
    SLICE_X109Y151       FDCE (Recov_fdce_C_CLR)     -0.295    10.900    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  7.012    

Slack (MET) :             7.012ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.204ns (32.223%)  route 0.429ns (67.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 10.888 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.204     3.459 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.429     3.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.888    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.342    11.230    
                         clock uncertainty           -0.035    11.195    
    SLICE_X109Y151       FDCE (Recov_fdce_C_CLR)     -0.295    10.900    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  7.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (42.015%)  route 0.148ns (57.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.107     1.472 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.148     1.620    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y151       FDPE (Remov_fdpe_C_PRE)     -0.108     1.295    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (42.015%)  route 0.148ns (57.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.107     1.472 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.148     1.620    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X111Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X111Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y151       FDPE (Remov_fdpe_C_PRE)     -0.108     1.295    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.539%)  route 0.180ns (60.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.664    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.539%)  route 0.180ns (60.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.664    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.539%)  route 0.180ns (60.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.180     1.664    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y150       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y150       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.414%)  route 0.181ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.181     1.665    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y152       FDCE (Remov_fdce_C_CLR)     -0.069     1.334    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.118ns (39.414%)  route 0.181ns (60.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.118     1.483 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.181     1.665    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.613    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.210     1.403    
    SLICE_X111Y152       FDPE (Remov_fdpe_C_PRE)     -0.072     1.331    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.091ns (30.427%)  route 0.208ns (69.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.208     1.664    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDCE (Remov_fdce_C_CLR)     -0.088     1.291    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.091ns (30.427%)  route 0.208ns (69.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.208     1.664    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDPE (Remov_fdpe_C_PRE)     -0.090     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.091ns (30.427%)  route 0.208ns (69.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.208     1.664    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDPE (Remov_fdpe_C_PRE)     -0.090     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.375    





