# High-Level Synthesis Design and Implementation of an Efficient Capsule Network Inference System in an FPGA
