{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703271408396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703271408398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 22 20:56:45 2023 " "Processing started: Fri Dec 22 20:56:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703271408398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271408398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_STURCTURE -c ALU_STURCTURE " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_STURCTURE -c ALU_STURCTURE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271408398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703271409580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703271409580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sturcture.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_sturcture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_STURCTURE " "Found entity 1: ALU_STURCTURE" {  } { { "ALU_STURCTURE.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithematic_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithematic_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arithematic_unit " "Found entity 1: Arithematic_unit" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/logic_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_unit " "Found entity 1: shifter_unit" {  } { { "shifter_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/shifter_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432115 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Reg1.v " "Can't analyze file -- file Reg1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1703271432123 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Reg2.v " "Can't analyze file -- file Reg2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1703271432133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432140 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "logic_unit.bdf " "Can't analyze file -- file logic_unit.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1703271432154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/mux2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432165 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2.bdf " "Can't analyze file -- file mux2.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1703271432182 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Block5.bdf " "Can't analyze file -- file Block5.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1703271432193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/tb_alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703271432264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_STURCTURE " "Elaborating entity \"ALU_STURCTURE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703271432377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithematic_unit Arithematic_unit:b2v_inst " "Elaborating entity \"Arithematic_unit\" for hierarchy \"Arithematic_unit:b2v_inst\"" {  } { { "ALU_STURCTURE.v" "b2v_inst" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703271432431 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Arithematic_unit.v(15) " "Verilog HDL Case Statement warning at Arithematic_unit.v(15): case item expression never matches the case expression" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 15 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703271432468 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_bigger Arithematic_unit.v(12) " "Verilog HDL Always Construct warning at Arithematic_unit.v(12): inferring latch(es) for variable \"A_bigger\", which holds its previous value in one or more paths through the always construct" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703271432469 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_bigger Arithematic_unit.v(12) " "Verilog HDL Always Construct warning at Arithematic_unit.v(12): inferring latch(es) for variable \"B_bigger\", which holds its previous value in one or more paths through the always construct" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703271432469 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_equal_B Arithematic_unit.v(12) " "Verilog HDL Always Construct warning at Arithematic_unit.v(12): inferring latch(es) for variable \"A_equal_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703271432469 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "over_flow Arithematic_unit.v(12) " "Verilog HDL Always Construct warning at Arithematic_unit.v(12): inferring latch(es) for variable \"over_flow\", which holds its previous value in one or more paths through the always construct" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703271432469 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_zero Arithematic_unit.v(12) " "Verilog HDL Always Construct warning at Arithematic_unit.v(12): inferring latch(es) for variable \"flag_zero\", which holds its previous value in one or more paths through the always construct" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703271432469 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_zero Arithematic_unit.v(25) " "Inferred latch for \"flag_zero\" at Arithematic_unit.v(25)" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432469 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "over_flow Arithematic_unit.v(25) " "Inferred latch for \"over_flow\" at Arithematic_unit.v(25)" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432469 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_equal_B Arithematic_unit.v(25) " "Inferred latch for \"A_equal_B\" at Arithematic_unit.v(25)" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432469 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_bigger Arithematic_unit.v(25) " "Inferred latch for \"B_bigger\" at Arithematic_unit.v(25)" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432470 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_bigger Arithematic_unit.v(25) " "Inferred latch for \"A_bigger\" at Arithematic_unit.v(25)" {  } { { "Arithematic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/Arithematic_unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271432470 "|ALU_STURCTURE|Arithematic_unit:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit logic_unit:b2v_inst1 " "Elaborating entity \"logic_unit\" for hierarchy \"logic_unit:b2v_inst1\"" {  } { { "ALU_STURCTURE.v" "b2v_inst1" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703271432471 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "logic_unit.v(12) " "Verilog HDL Case Statement warning at logic_unit.v(12): case item expression never matches the case expression" {  } { { "logic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/logic_unit.v" 12 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703271432500 "|ALU_STURCTURE|logic_unit:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "logic_unit.v(13) " "Verilog HDL Case Statement warning at logic_unit.v(13): case item expression never matches the case expression" {  } { { "logic_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/logic_unit.v" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703271432500 "|ALU_STURCTURE|logic_unit:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_unit shifter_unit:b2v_inst2 " "Elaborating entity \"shifter_unit\" for hierarchy \"shifter_unit:b2v_inst2\"" {  } { { "ALU_STURCTURE.v" "b2v_inst2" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703271432503 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "shifter_unit.v(13) " "Verilog HDL Case Statement warning at shifter_unit.v(13): case item expression never matches the case expression" {  } { { "shifter_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/shifter_unit.v" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703271432536 "|ALU_STURCTURE|shifter_unit:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "shifter_unit.v(14) " "Verilog HDL Case Statement warning at shifter_unit.v(14): case item expression never matches the case expression" {  } { { "shifter_unit.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/shifter_unit.v" 14 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1703271432537 "|ALU_STURCTURE|shifter_unit:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:b2v_inst3 " "Elaborating entity \"mux1\" for hierarchy \"mux1:b2v_inst3\"" {  } { { "ALU_STURCTURE.v" "b2v_inst3" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703271432538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:b2v_inst4 " "Elaborating entity \"mux2\" for hierarchy \"mux2:b2v_inst4\"" {  } { { "ALU_STURCTURE.v" "b2v_inst4" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703271432569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:b2v_inst5 " "Elaborating entity \"register\" for hierarchy \"register:b2v_inst5\"" {  } { { "ALU_STURCTURE.v" "b2v_inst5" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703271432597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flag_zero VCC " "Pin \"flag_zero\" is stuck at VCC" {  } { { "ALU_STURCTURE.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703271434052 "|ALU_STURCTURE|flag_zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "over_flow GND " "Pin \"over_flow\" is stuck at GND" {  } { { "ALU_STURCTURE.v" "" { Text "C:/Users/RoYaa/Desktop/ALU_STURCTURE/ALU_STURCTURE.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703271434052 "|ALU_STURCTURE|over_flow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703271434052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703271434232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703271435016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703271435016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703271435103 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703271435103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703271435103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703271435103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703271435152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 22 20:57:15 2023 " "Processing ended: Fri Dec 22 20:57:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703271435152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703271435152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703271435152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703271435152 ""}
