<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4648" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4648{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4648{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4648{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4648{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4648{left:530px;bottom:998px;letter-spacing:-0.12px;}
#t6_4648{left:530px;bottom:976px;letter-spacing:-0.11px;}
#t7_4648{left:530px;bottom:959px;letter-spacing:-0.11px;}
#t8_4648{left:530px;bottom:943px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4648{left:81px;bottom:918px;letter-spacing:-0.17px;}
#ta_4648{left:138px;bottom:918px;letter-spacing:-0.16px;}
#tb_4648{left:189px;bottom:918px;letter-spacing:-0.15px;}
#tc_4648{left:437px;bottom:918px;letter-spacing:-0.13px;}
#td_4648{left:530px;bottom:918px;letter-spacing:-0.12px;}
#te_4648{left:530px;bottom:897px;letter-spacing:-0.12px;}
#tf_4648{left:81px;bottom:872px;letter-spacing:-0.16px;}
#tg_4648{left:138px;bottom:872px;letter-spacing:-0.16px;}
#th_4648{left:189px;bottom:872px;letter-spacing:-0.16px;}
#ti_4648{left:437px;bottom:872px;letter-spacing:-0.13px;}
#tj_4648{left:530px;bottom:872px;letter-spacing:-0.12px;}
#tk_4648{left:530px;bottom:851px;letter-spacing:-0.12px;}
#tl_4648{left:81px;bottom:826px;letter-spacing:-0.16px;}
#tm_4648{left:138px;bottom:826px;letter-spacing:-0.16px;}
#tn_4648{left:189px;bottom:826px;letter-spacing:-0.15px;}
#to_4648{left:437px;bottom:826px;letter-spacing:-0.13px;}
#tp_4648{left:530px;bottom:826px;letter-spacing:-0.12px;}
#tq_4648{left:530px;bottom:805px;letter-spacing:-0.12px;}
#tr_4648{left:81px;bottom:781px;letter-spacing:-0.16px;}
#ts_4648{left:138px;bottom:781px;letter-spacing:-0.16px;}
#tt_4648{left:189px;bottom:781px;letter-spacing:-0.15px;}
#tu_4648{left:437px;bottom:781px;letter-spacing:-0.14px;}
#tv_4648{left:530px;bottom:781px;letter-spacing:-0.12px;}
#tw_4648{left:189px;bottom:756px;letter-spacing:-0.15px;}
#tx_4648{left:530px;bottom:756px;letter-spacing:-0.12px;}
#ty_4648{left:530px;bottom:735px;letter-spacing:-0.12px;}
#tz_4648{left:189px;bottom:710px;letter-spacing:-0.14px;}
#t10_4648{left:530px;bottom:710px;letter-spacing:-0.13px;}
#t11_4648{left:189px;bottom:686px;letter-spacing:-0.14px;}
#t12_4648{left:530px;bottom:686px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_4648{left:530px;bottom:664px;letter-spacing:-0.12px;}
#t14_4648{left:189px;bottom:640px;letter-spacing:-0.14px;}
#t15_4648{left:530px;bottom:640px;letter-spacing:-0.13px;}
#t16_4648{left:189px;bottom:616px;letter-spacing:-0.14px;}
#t17_4648{left:530px;bottom:616px;letter-spacing:-0.13px;}
#t18_4648{left:530px;bottom:594px;letter-spacing:-0.12px;}
#t19_4648{left:189px;bottom:570px;letter-spacing:-0.14px;}
#t1a_4648{left:530px;bottom:570px;letter-spacing:-0.13px;}
#t1b_4648{left:189px;bottom:545px;letter-spacing:-0.14px;}
#t1c_4648{left:530px;bottom:545px;letter-spacing:-0.13px;}
#t1d_4648{left:530px;bottom:524px;letter-spacing:-0.11px;}
#t1e_4648{left:530px;bottom:507px;letter-spacing:-0.11px;}
#t1f_4648{left:530px;bottom:490px;letter-spacing:-0.11px;}
#t1g_4648{left:530px;bottom:474px;letter-spacing:-0.11px;}
#t1h_4648{left:530px;bottom:457px;letter-spacing:-0.13px;}
#t1i_4648{left:189px;bottom:432px;letter-spacing:-0.12px;}
#t1j_4648{left:530px;bottom:432px;letter-spacing:-0.14px;}
#t1k_4648{left:81px;bottom:408px;letter-spacing:-0.17px;}
#t1l_4648{left:138px;bottom:408px;letter-spacing:-0.16px;}
#t1m_4648{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t1n_4648{left:437px;bottom:408px;letter-spacing:-0.15px;}
#t1o_4648{left:530px;bottom:408px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_4648{left:530px;bottom:386px;letter-spacing:-0.12px;}
#t1q_4648{left:81px;bottom:362px;letter-spacing:-0.17px;}
#t1r_4648{left:138px;bottom:362px;letter-spacing:-0.16px;}
#t1s_4648{left:188px;bottom:362px;letter-spacing:-0.15px;}
#t1t_4648{left:437px;bottom:362px;letter-spacing:-0.14px;}
#t1u_4648{left:530px;bottom:362px;letter-spacing:-0.12px;}
#t1v_4648{left:530px;bottom:341px;letter-spacing:-0.12px;}
#t1w_4648{left:81px;bottom:316px;letter-spacing:-0.17px;}
#t1x_4648{left:138px;bottom:316px;letter-spacing:-0.17px;}
#t1y_4648{left:188px;bottom:316px;letter-spacing:-0.15px;}
#t1z_4648{left:437px;bottom:316px;letter-spacing:-0.14px;}
#t20_4648{left:530px;bottom:316px;letter-spacing:-0.12px;}
#t21_4648{left:530px;bottom:295px;letter-spacing:-0.12px;}
#t22_4648{left:81px;bottom:270px;letter-spacing:-0.16px;}
#t23_4648{left:138px;bottom:270px;letter-spacing:-0.17px;}
#t24_4648{left:188px;bottom:270px;letter-spacing:-0.15px;}
#t25_4648{left:437px;bottom:270px;letter-spacing:-0.14px;}
#t26_4648{left:530px;bottom:270px;letter-spacing:-0.13px;}
#t27_4648{left:530px;bottom:249px;letter-spacing:-0.12px;}
#t28_4648{left:81px;bottom:224px;letter-spacing:-0.17px;}
#t29_4648{left:138px;bottom:224px;letter-spacing:-0.16px;}
#t2a_4648{left:189px;bottom:224px;letter-spacing:-0.15px;}
#t2b_4648{left:437px;bottom:224px;letter-spacing:-0.13px;}
#t2c_4648{left:530px;bottom:224px;letter-spacing:-0.11px;}
#t2d_4648{left:530px;bottom:208px;letter-spacing:-0.12px;}
#t2e_4648{left:530px;bottom:191px;letter-spacing:-0.12px;}
#t2f_4648{left:189px;bottom:166px;letter-spacing:-0.14px;}
#t2g_4648{left:530px;bottom:166px;letter-spacing:-0.12px;}
#t2h_4648{left:530px;bottom:145px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t2i_4648{left:530px;bottom:128px;letter-spacing:-0.12px;}
#t2j_4648{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2k_4648{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2l_4648{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2m_4648{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2n_4648{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2o_4648{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t2p_4648{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2q_4648{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2r_4648{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4648{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4648{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4648{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4648{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4648{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4648" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4648Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4648" style="-webkit-user-select: none;"><object width="935" height="1210" data="4648/4648.svg" type="image/svg+xml" id="pdf4648" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4648" class="t s1_4648">2-126 </span><span id="t2_4648" class="t s1_4648">Vol. 4 </span>
<span id="t3_4648" class="t s2_4648">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4648" class="t s3_4648">63:0 </span><span id="t5_4648" class="t s3_4648">Package C2 Residency Counter (R/O) </span>
<span id="t6_4648" class="t s3_4648">Value since last reset that this package is in </span>
<span id="t7_4648" class="t s3_4648">processor-specific C2 states. Count at the same </span>
<span id="t8_4648" class="t s3_4648">frequency as the TSC. </span>
<span id="t9_4648" class="t s3_4648">610H </span><span id="ta_4648" class="t s3_4648">1552 </span><span id="tb_4648" class="t s3_4648">MSR_PKG_POWER_LIMIT </span><span id="tc_4648" class="t s3_4648">Package </span><span id="td_4648" class="t s3_4648">PKG RAPL Power Limit Control (R/W) </span>
<span id="te_4648" class="t s3_4648">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tf_4648" class="t s3_4648">611H </span><span id="tg_4648" class="t s3_4648">1553 </span><span id="th_4648" class="t s3_4648">MSR_PKG_ENERGY_STATUS </span><span id="ti_4648" class="t s3_4648">Package </span><span id="tj_4648" class="t s3_4648">PKG Energy Status (R/O) </span>
<span id="tk_4648" class="t s3_4648">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tl_4648" class="t s3_4648">613H </span><span id="tm_4648" class="t s3_4648">1555 </span><span id="tn_4648" class="t s3_4648">MSR_PKG_PERF_STATUS </span><span id="to_4648" class="t s3_4648">Package </span><span id="tp_4648" class="t s3_4648">PKG Perf Status (R/O) </span>
<span id="tq_4648" class="t s3_4648">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tr_4648" class="t s3_4648">614H </span><span id="ts_4648" class="t s3_4648">1556 </span><span id="tt_4648" class="t s3_4648">MSR_PKG_POWER_INFO </span><span id="tu_4648" class="t s3_4648">Package </span><span id="tv_4648" class="t s3_4648">PKG RAPL Parameters (R/W) </span>
<span id="tw_4648" class="t s3_4648">14:0 </span><span id="tx_4648" class="t s3_4648">Thermal Spec Power (R/W) </span>
<span id="ty_4648" class="t s3_4648">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tz_4648" class="t s3_4648">15 </span><span id="t10_4648" class="t s3_4648">Reserved </span>
<span id="t11_4648" class="t s3_4648">30:16 </span><span id="t12_4648" class="t s3_4648">Minimum Power (R/W) </span>
<span id="t13_4648" class="t s3_4648">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t14_4648" class="t s3_4648">31 </span><span id="t15_4648" class="t s3_4648">Reserved </span>
<span id="t16_4648" class="t s3_4648">46:32 </span><span id="t17_4648" class="t s3_4648">Maximum Power (R/W) </span>
<span id="t18_4648" class="t s3_4648">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t19_4648" class="t s3_4648">47 </span><span id="t1a_4648" class="t s3_4648">Reserved </span>
<span id="t1b_4648" class="t s3_4648">54:48 </span><span id="t1c_4648" class="t s3_4648">Maximum Time Window (R/W) </span>
<span id="t1d_4648" class="t s3_4648">Specified by 2^Y * (1.0 + Z/4.0) * Time_Unit, where </span>
<span id="t1e_4648" class="t s3_4648">“Y” is the unsigned integer value represented by bits </span>
<span id="t1f_4648" class="t s3_4648">52:48, “Z” is an unsigned integer represented by bits </span>
<span id="t1g_4648" class="t s3_4648">54:53. “Time_Unit” is specified by the “Time Units” </span>
<span id="t1h_4648" class="t s3_4648">field of MSR_RAPL_POWER_UNIT. </span>
<span id="t1i_4648" class="t s3_4648">63:55 </span><span id="t1j_4648" class="t s3_4648">Reserved </span>
<span id="t1k_4648" class="t s3_4648">618H </span><span id="t1l_4648" class="t s3_4648">1560 </span><span id="t1m_4648" class="t s3_4648">MSR_DRAM_POWER_LIMIT </span><span id="t1n_4648" class="t s3_4648">Package </span><span id="t1o_4648" class="t s3_4648">DRAM RAPL Power Limit Control (R/W) </span>
<span id="t1p_4648" class="t s3_4648">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1q_4648" class="t s3_4648">619H </span><span id="t1r_4648" class="t s3_4648">1561 </span><span id="t1s_4648" class="t s3_4648">MSR_DRAM_ENERGY_STATUS </span><span id="t1t_4648" class="t s3_4648">Package </span><span id="t1u_4648" class="t s3_4648">DRAM Energy Status (R/O) </span>
<span id="t1v_4648" class="t s3_4648">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1w_4648" class="t s3_4648">61BH </span><span id="t1x_4648" class="t s3_4648">1563 </span><span id="t1y_4648" class="t s3_4648">MSR_DRAM_PERF_STATUS </span><span id="t1z_4648" class="t s3_4648">Package </span><span id="t20_4648" class="t s3_4648">DRAM Performance Throttling Status (R/O) </span>
<span id="t21_4648" class="t s3_4648">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t22_4648" class="t s3_4648">61CH </span><span id="t23_4648" class="t s3_4648">1564 </span><span id="t24_4648" class="t s3_4648">MSR_DRAM_POWER_INFO </span><span id="t25_4648" class="t s3_4648">Package </span><span id="t26_4648" class="t s3_4648">DRAM RAPL Parameters (R/W) </span>
<span id="t27_4648" class="t s3_4648">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t28_4648" class="t s3_4648">632H </span><span id="t29_4648" class="t s3_4648">1586 </span><span id="t2a_4648" class="t s3_4648">MSR_PKG_C10_RESIDENCY </span><span id="t2b_4648" class="t s3_4648">Package </span><span id="t2c_4648" class="t s3_4648">Note: C-state values are processor specific C-state </span>
<span id="t2d_4648" class="t s3_4648">code names, unrelated to MWAIT extension C-state </span>
<span id="t2e_4648" class="t s3_4648">parameters or ACPI C-states. </span>
<span id="t2f_4648" class="t s3_4648">63:0 </span><span id="t2g_4648" class="t s3_4648">Package C10 Residency Counter (R/O) </span>
<span id="t2h_4648" class="t s3_4648">Value since last reset that the entire SOC is in an S0i3 </span>
<span id="t2i_4648" class="t s3_4648">state. Count at the same frequency as the TSC. </span>
<span id="t2j_4648" class="t s4_4648">Table 2-12. </span><span id="t2k_4648" class="t s4_4648">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2l_4648" class="t s5_4648">Register </span>
<span id="t2m_4648" class="t s5_4648">Address </span><span id="t2n_4648" class="t s5_4648">Register Name / Bit Fields </span><span id="t2o_4648" class="t s5_4648">Scope </span><span id="t2p_4648" class="t s5_4648">Bit Description </span>
<span id="t2q_4648" class="t s5_4648">Hex </span><span id="t2r_4648" class="t s5_4648">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
