============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Feb 19 2025  05:09:02 pm
  Module:                 top_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                           
        Gate         Instances     Area        Library     
-----------------------------------------------------------
CPAD_S_74x50u_IN            13   58240.000    PAD          
CPAD_S_74x50u_OUT           11   49280.000    PAD          
HS65_LLS_XNOR2X6             4      16.640    CORE65LPLVT  
HS65_LLS_XOR2X6             14      58.240    CORE65LPLVT  
HS65_LL_AND2X4             118     306.800    CORE65LPLVT  
HS65_LL_AND3X9               3      10.920    CORE65LPLVT  
HS65_LL_AO12X9               2       7.280    CORE65LPLVT  
HS65_LL_AO212X4              1       4.680    CORE65LPLVT  
HS65_LL_AO222X4             32     183.040    CORE65LPLVT  
HS65_LL_AO22X9               1       4.160    CORE65LPLVT  
HS65_LL_AO32X4               2       9.360    CORE65LPLVT  
HS65_LL_BFX4                11      22.880    CORE65LPLVT  
HS65_LL_BFX9                10      20.800    CORE65LPLVT  
HS65_LL_CB4I1X9              1       4.160    CORE65LPLVT  
HS65_LL_CBI4I6X5             1       3.640    CORE65LPLVT  
HS65_LL_CNIVX7              11      17.160    CLOCK65LPLVT 
HS65_LL_DFPRQX4              3      31.200    CORE65LPLVT  
HS65_LL_DFPRQX9            122    1268.800    CORE65LPLVT  
HS65_LL_FA1X4              116    1085.760    CORE65LPLVT  
HS65_LL_HA1X4               42     218.400    CORE65LPLVT  
HS65_LL_IVX4                 8      12.480    CORE65LPLVT  
HS65_LL_IVX9                80     124.800    CORE65LPLVT  
HS65_LL_MUX21I1X6            4      16.640    CORE65LPLVT  
HS65_LL_MUX21X4              3      12.480    CORE65LPLVT  
HS65_LL_MUXI21X2             5      18.200    CORE65LPLVT  
HS65_LL_MX41X7              18     140.400    CORE65LPLVT  
HS65_LL_NAND2AX7             4      12.480    CORE65LPLVT  
HS65_LL_NAND2X5              1       2.080    CORE65LPLVT  
HS65_LL_NAND2X7             93     193.440    CORE65LPLVT  
HS65_LL_NAND3X5              1       2.600    CORE65LPLVT  
HS65_LL_NOR2AX3              7      18.200    CORE65LPLVT  
HS65_LL_NOR2X6              13      27.040    CORE65LPLVT  
HS65_LL_OAI22X6              2       7.280    CORE65LPLVT  
HS65_LL_OR2X9                2       6.240    CORE65LPLVT  
HS65_LL_PAOI2X1              8      29.120    CORE65LPLVT  
HS65_LL_SDFPRQNX9            1      12.480    CORE65LPLVT  
HS65_LL_SDFPRQX4             1      12.480    CORE65LPLVT  
HS65_LL_SDFPRQX9           281    3506.880    CORE65LPLVT  
ST_SPHDL_160x32m8_L          1   12496.800    SPHD110420   
-----------------------------------------------------------
total                     1051  127446.040                 


   Library   Instances    Area    Instances % 
----------------------------------------------
CLOCK65LPLVT        11     17.160         1.0 
CORE65LPLVT       1015   7412.080        96.6 
PAD                 24 107520.000         2.3 
SPHD110420           1  12496.800         0.1 

                                           
     Type      Instances    Area    Area % 
-------------------------------------------
timing_model          25 120016.800   94.2 
sequential           408   4831.840    3.8 
inverter              99    154.440    0.1 
buffer                21     43.680    0.0 
logic                498   2399.280    1.9 
physical_cells         0      0.000    0.0 
-------------------------------------------
total               1051 127446.040  100.0 

