{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524678037978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524678037996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 10:40:37 2018 " "Processing started: Wed Apr 25 10:40:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524678037996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678037996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part4 -c Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678037996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524678038744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524678038744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXd " "Found entity 1: HexHEXd" {  } { { "HexHEXd.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/HexHEXd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678053592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdtodec.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdtodec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDtoDec " "Found entity 1: HexDtoDec" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/HexDtoDec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678053594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 1 1 " "Found 1 design units, including 1 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678053602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.sv 1 1 " "Found 1 design units, including 1 entities, in source file part3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678053608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/FullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053610 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder_testbench " "Found entity 2: FullAdder_testbench" {  } { { "FullAdder.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/FullAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678053610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fourbitadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/FourBitAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053612 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourBitAdder_testbench " "Found entity 2: FourBitAdder_testbench" {  } { { "FourBitAdder.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/FourBitAdder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678053612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.sv 1 1 " "Found 1 design units, including 1 entities, in source file part4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part4 " "Found entity 1: Part4" {  } { { "Part4.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678053614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_add.sv 2 2 " "Found 2 design units, including 2 entities, in source file bcd_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Add " "Found entity 1: BCD_Add" {  } { { "BCD_Add.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/BCD_Add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053617 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD_AddTest " "Found entity 2: BCD_AddTest" {  } { { "BCD_Add.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/BCD_Add.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524678053617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678053617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s Part2.sv(14) " "Verilog HDL Implicit Net warning at Part2.sv(14): created implicit net for \"s\"" {  } { { "Part2.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524678053617 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CASE_VALUE Part4.sv(32) " "Verilog HDL Implicit Net warning at Part4.sv(32): created implicit net for \"CASE_VALUE\"" {  } { { "Part4.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524678053617 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.sv(13) " "Verilog HDL Instantiation warning at Part3.sv(13): instance has no name" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part3.sv" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524678053618 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Part3.sv(14) " "Verilog HDL Instantiation warning at Part3.sv(14): instance has no name" {  } { { "Part3.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part3.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1524678053618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part4 " "Elaborating entity \"Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524678053711 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tensPotential Part4.sv(36) " "Verilog HDL Always Construct warning at Part4.sv(36): variable \"tensPotential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part4.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1524678053722 "|Part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Add BCD_Add:addition " "Elaborating entity \"BCD_Add\" for hierarchy \"BCD_Add:addition\"" {  } { { "Part4.sv" "addition" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524678053723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder BCD_Add:addition\|FourBitAdder:BCDAddingIsNoDifferent " "Elaborating entity \"FourBitAdder\" for hierarchy \"BCD_Add:addition\|FourBitAdder:BCDAddingIsNoDifferent\"" {  } { { "BCD_Add.sv" "BCDAddingIsNoDifferent" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/BCD_Add.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524678053774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder BCD_Add:addition\|FourBitAdder:BCDAddingIsNoDifferent\|FullAdder:adders\[0\].name " "Elaborating entity \"FullAdder\" for hierarchy \"BCD_Add:addition\|FourBitAdder:BCDAddingIsNoDifferent\|FullAdder:adders\[0\].name\"" {  } { { "FourBitAdder.sv" "adders\[0\].name" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/FourBitAdder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524678053789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDtoDec BCD_Add:addition\|HexDtoDec:decodeandcheck " "Elaborating entity \"HexDtoDec\" for hierarchy \"BCD_Add:addition\|HexDtoDec:decodeandcheck\"" {  } { { "BCD_Add.sv" "decodeandcheck" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/BCD_Add.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524678053800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 HexDtoDec.sv(16) " "Verilog HDL assignment warning at HexDtoDec.sv(16): truncated value with size 5 to match size of target (4)" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/HexDtoDec.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524678053801 "|Part4|BCD_Add:addition|HexDtoDec:decodeandcheck"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HexDtoDec.sv(21) " "Verilog HDL assignment warning at HexDtoDec.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/HexDtoDec.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524678053801 "|Part4|BCD_Add:addition|HexDtoDec:decodeandcheck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHEXd HexHEXd:BCD1 " "Elaborating entity \"HexHEXd\" for hierarchy \"HexHEXd:BCD1\"" {  } { { "Part4.sv" "BCD1" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524678053848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Part4.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524678054790 "|Part4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "Part4.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524678054790 "|Part4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "Part4.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524678054790 "|Part4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Part4.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524678054790 "|Part4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Part4.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part4.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524678054790 "|Part4|HEX1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524678054790 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524678054943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524678055843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524678055843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524678055961 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524678055961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524678055961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524678055961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524678056024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 10:40:56 2018 " "Processing ended: Wed Apr 25 10:40:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524678056024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524678056024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524678056024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524678056024 ""}
