// Seed: 3567189959
module module_0 (
    input  wand id_0,
    input  wire id_1
    , id_5,
    input  wand id_2,
    output tri  id_3
);
  integer id_6;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0
    , id_12,
    input wand id_1,
    input uwire id_2,
    output logic id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_6
  );
  always
    if (1) begin : LABEL_0
      id_12 = 1'd0;
    end else id_6 = id_7;
  wire id_14;
  wand id_15 = 1;
  wire id_16;
  integer id_17;
  initial id_3 <= 1;
endmodule
