<project>
  <core name="" type="" target="">
    <kernel name="sobel" language="clc" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="256">
      <port name="s_axi_CONTROL_BUS" mode="slave" range="0x1000" datawidth="32" portType="addressable" base="0x0"/>
      <arg name="rows" addressQualifier="1" id="0" port="s_axi_CONTROL_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="cols" addressQualifier="1" id="1" port="s_axi_CONTROL_BUS" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR0C0" addressQualifier="1" id="2" port="s_axi_CONTROL_BUS" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR0C1" addressQualifier="1" id="3" port="s_axi_CONTROL_BUS" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR0C2" addressQualifier="1" id="4" port="s_axi_CONTROL_BUS" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR1C0" addressQualifier="1" id="5" port="s_axi_CONTROL_BUS" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR1C1" addressQualifier="1" id="6" port="s_axi_CONTROL_BUS" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR1C2" addressQualifier="1" id="7" port="s_axi_CONTROL_BUS" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR2C0" addressQualifier="1" id="8" port="s_axi_CONTROL_BUS" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR2C1" addressQualifier="1" id="9" port="s_axi_CONTROL_BUS" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_XR2C2" addressQualifier="1" id="10" port="s_axi_CONTROL_BUS" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR0C0" addressQualifier="1" id="11" port="s_axi_CONTROL_BUS" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR0C1" addressQualifier="1" id="12" port="s_axi_CONTROL_BUS" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR0C2" addressQualifier="1" id="13" port="s_axi_CONTROL_BUS" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR1C0" addressQualifier="1" id="14" port="s_axi_CONTROL_BUS" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR1C1" addressQualifier="1" id="15" port="s_axi_CONTROL_BUS" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR1C2" addressQualifier="1" id="16" port="s_axi_CONTROL_BUS" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR2C0" addressQualifier="1" id="17" port="s_axi_CONTROL_BUS" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR2C1" addressQualifier="1" id="18" port="s_axi_CONTROL_BUS" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="C_YR2C2" addressQualifier="1" id="19" port="s_axi_CONTROL_BUS" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="c_high_thresh" addressQualifier="1" id="20" port="s_axi_CONTROL_BUS" size="0x4" offset="0xB0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="c_low_thresh" addressQualifier="1" id="21" port="s_axi_CONTROL_BUS" size="0x4" offset="0xB8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="c_invert" addressQualifier="1" id="22" port="s_axi_CONTROL_BUS" size="0x4" offset="0xC0" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="threshold" addressQualifier="1" id="23" port="s_axi_CONTROL_BUS" size="0x4" offset="0xC8" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="0" y="0" z="0"/>
    </kernel>
  </core>
</project>
