// Seed: 1116542344
module module_0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input wire id_3,
    output supply0 id_4
);
  wire  id_6;
  logic id_7 = id_1#(.id_3(-1 | -1));
  module_0 modCall_1 ();
endmodule
module module_2 (
    inout wor id_0
    , id_11,
    output wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri id_9
);
  assign id_1 = (1 ? id_11 : 1);
  wire id_12;
  module_0 modCall_1 ();
endmodule
