// Seed: 957075964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_5 = -1, id_6, id_7, id_8;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1
);
  parameter id_3 = -1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_2 #(
    parameter id_8 = 32'd41
) (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 _id_8,
    input tri id_9,
    output tri1 id_10,
    input wor id_11,
    input tri id_12
);
  wire [id_8 : -1] id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
