INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_018/project_1/project_1.srcs/sources_1/new/carry_save_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_save_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_018/project_1/project_1.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_018/project_1/project_1.srcs/sim_1/new/carry_save_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_save_adder_tb
