--------------- Build Started: 07/23/2018 22:02:09 Project: synth_psoc, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\psmus\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\Documents\Engineering\Code\synth_psoc\synth_psoc.cydsn\synth_psoc.cyprj -d CY8C4248BZI-L489 -s E:\Documents\Engineering\Code\synth_psoc\synth_psoc.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (88888 SPS) differs from the desired sample rate (92592 SPS) due to the clock configuration in the DWR.
 * E:\Documents\Engineering\Code\synth_psoc\synth_psoc.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)
HDL Generation...
Synthesis...
Tech Mapping...
Error: mpr.M0139: Invalid connection for clock input "\LFO_PWM:cy_m0s8_tcpwm_1\:clock" driven from "Net_598:q". The component requires a clock from the clock block. (App=cydsfit)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 07/23/2018 22:02:12 ---------------
