// Seed: 1396076287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_0
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output tri1  id_3,
    output wand  id_4
);
  assign id_2 = 1;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
