Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Mon Sep  9 15:53:10 2024
| Host              : DESKTOP-BA26H3B running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file gig_ethernet_pcs_pma_0_example_design_timing_summary_routed.rpt -pb gig_ethernet_pcs_pma_0_example_design_timing_summary_routed.pb -rpx gig_ethernet_pcs_pma_0_example_design_timing_summary_routed.rpx -warn_on_violation
| Design            : gig_ethernet_pcs_pma_0_example_design
| Device            : xcku060-ffva1517
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.054        0.000                      0                 1733        0.040        0.000                      0                 1733        0.433        0.000                       0                   970  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
gmii_tx_clk              {0.000 4.000}        8.000           125.000         
gtrefclk                 {0.000 4.000}        8.000           125.000         
  rxoutclk_out[0]        {0.000 8.000}        16.000          62.500          
  txoutclk_out[0]        {0.000 4.000}        8.000           125.000         
    core_clocking_i_n_2  {0.000 8.000}        16.000          62.500          
independent_clock        {0.000 10.000}       20.000          50.000          
io_refclk                {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gmii_tx_clk                    6.400        0.000                      0                  213        0.049        0.000                      0                  213        3.332        0.000                       0                   107  
  rxoutclk_out[0]                                                                                                                                                         14.621        0.000                       0                     1  
  txoutclk_out[0]              4.686        0.000                      0                 1071        0.040        0.000                      0                 1071        3.384        0.000                       0                   572  
    core_clocking_i_n_2       13.155        0.000                      0                   68        0.071        0.000                      0                   68        0.486        0.000                       0                    72  
independent_clock             17.633        0.000                      0                  310        0.045        0.000                      0                  310        8.200        0.000                       0                   194  
io_refclk                      2.178        0.000                      0                   15        0.075        0.000                      0                   15        0.433        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
core_clocking_i_n_2  txoutclk_out[0]            6.629        0.000                      0                   28        0.069        0.000                      0                   28  
txoutclk_out[0]      core_clocking_i_n_2        6.786        0.000                      0                   24        0.060        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  io_refclk          io_refclk                1.054        0.000                      0                    2        0.121        0.000                      0                    2  
**async_default**  txoutclk_out[0]    txoutclk_out[0]          7.308        0.000                      0                    2        0.184        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gmii_tx_clk
  To Clock:  gmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 gmii_txd_iff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.113ns (17.684%)  route 0.526ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 10.482 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.002ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y7          FDRE                                         r  gmii_txd_iff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.849 r  gmii_txd_iff_reg[0]/Q
                         net (fo=1, routed)           0.526     4.375    gmii_txd_iff[0]
    SLICE_X94Y2          FDRE                                         r  gmii_txd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.152    10.482    gmii_tx_clk_bufr
    SLICE_X94Y2          FDRE                                         r  gmii_txd_reg_reg[0]/C
                         clock pessimism              0.268    10.750    
                         clock uncertainty           -0.035    10.715    
    SLICE_X94Y2          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    10.775    gmii_txd_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 gmii_txd_iff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.114ns (19.421%)  route 0.473ns (80.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 10.482 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.002ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y7          FDRE                                         r  gmii_txd_iff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.850 r  gmii_txd_iff_reg[2]/Q
                         net (fo=1, routed)           0.473     4.323    gmii_txd_iff[2]
    SLICE_X94Y2          FDRE                                         r  gmii_txd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.152    10.482    gmii_tx_clk_bufr
    SLICE_X94Y2          FDRE                                         r  gmii_txd_reg_reg[2]/C
                         clock pessimism              0.268    10.750    
                         clock uncertainty           -0.035    10.715    
    SLICE_X94Y2          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    10.774    gmii_txd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.774    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 gmii_txd_iff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.115ns (20.499%)  route 0.446ns (79.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 10.474 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.002ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y6          FDRE                                         r  gmii_txd_iff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.851 r  gmii_txd_iff_reg[3]/Q
                         net (fo=1, routed)           0.446     4.297    gmii_txd_iff[3]
    SLICE_X95Y6          FDRE                                         r  gmii_txd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.144    10.474    gmii_tx_clk_bufr
    SLICE_X95Y6          FDRE                                         r  gmii_txd_reg_reg[3]/C
                         clock pessimism              0.268    10.742    
                         clock uncertainty           -0.035    10.707    
    SLICE_X95Y6          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    10.767    gmii_txd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 gmii_txd_iff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.605%)  route 0.404ns (77.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 10.474 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.002ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y7          FDRE                                         r  gmii_txd_iff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     3.854 r  gmii_txd_iff_reg[1]/Q
                         net (fo=1, routed)           0.404     4.258    gmii_txd_iff[1]
    SLICE_X95Y7          FDRE                                         r  gmii_txd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.144    10.474    gmii_tx_clk_bufr
    SLICE_X95Y7          FDRE                                         r  gmii_txd_reg_reg[1]/C
                         clock pessimism              0.268    10.742    
                         clock uncertainty           -0.035    10.707    
    SLICE_X95Y7          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    10.766    gmii_txd_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 gmii_txd_iff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.117ns (22.631%)  route 0.400ns (77.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 10.482 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.002ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y7          FDRE                                         r  gmii_txd_iff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.853 r  gmii_txd_iff_reg[4]/Q
                         net (fo=1, routed)           0.400     4.253    gmii_txd_iff[4]
    SLICE_X94Y2          FDRE                                         r  gmii_txd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.152    10.482    gmii_tx_clk_bufr
    SLICE_X94Y2          FDRE                                         r  gmii_txd_reg_reg[4]/C
                         clock pessimism              0.268    10.750    
                         clock uncertainty           -0.035    10.715    
    SLICE_X94Y2          FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    10.775    gmii_txd_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 gmii_txd_iff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.114ns (22.574%)  route 0.391ns (77.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 10.482 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.002ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y7          FDRE                                         r  gmii_txd_iff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.850 r  gmii_txd_iff_reg[5]/Q
                         net (fo=1, routed)           0.391     4.241    gmii_txd_iff[5]
    SLICE_X94Y2          FDRE                                         r  gmii_txd_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.152    10.482    gmii_tx_clk_bufr
    SLICE_X94Y2          FDRE                                         r  gmii_txd_reg_reg[5]/C
                         clock pessimism              0.268    10.750    
                         clock uncertainty           -0.035    10.715    
    SLICE_X94Y2          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    10.775    gmii_txd_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.775    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  6.534    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 gmii_txd_iff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.117ns (24.894%)  route 0.353ns (75.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 10.474 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.002ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y7          FDRE                                         r  gmii_txd_iff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.853 r  gmii_txd_iff_reg[6]/Q
                         net (fo=1, routed)           0.353     4.206    gmii_txd_iff[6]
    SLICE_X95Y7          FDRE                                         r  gmii_txd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.144    10.474    gmii_tx_clk_bufr
    SLICE_X95Y7          FDRE                                         r  gmii_txd_reg_reg[6]/C
                         clock pessimism              0.268    10.742    
                         clock uncertainty           -0.035    10.707    
    SLICE_X95Y7          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    10.767    gmii_txd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                          -4.206    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 gmii_tx_er_iff_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_tx_er_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.117ns (29.032%)  route 0.286ns (70.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 10.474 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.002ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y7          FDRE                                         r  gmii_tx_er_iff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y7          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.853 r  gmii_tx_er_iff_reg/Q
                         net (fo=1, routed)           0.286     4.139    gmii_tx_er_iff
    SLICE_X95Y7          FDRE                                         r  gmii_tx_er_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.144    10.474    gmii_tx_clk_bufr
    SLICE_X95Y7          FDRE                                         r  gmii_tx_er_reg_reg/C
                         clock pessimism              0.268    10.742    
                         clock uncertainty           -0.035    10.707    
    SLICE_X95Y7          FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061    10.768    gmii_tx_er_reg_reg
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 gmii_txd_iff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txd_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.117ns (29.032%)  route 0.286ns (70.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 10.474 - 8.000 ) 
    Source Clock Delay      (SCD):    3.736ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.725ns, distribution 1.316ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.002ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  receive_gmii_tx_clk/O
    X3Y0 (CLOCK_ROOT)    net (fo=10, routed)          2.041     3.736    gmii_tx_clk_bufio
    SLICE_X95Y6          FDRE                                         r  gmii_txd_iff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y6          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.853 r  gmii_txd_iff_reg[7]/Q
                         net (fo=1, routed)           0.286     4.139    gmii_txd_iff[7]
    SLICE_X95Y6          FDRE                                         r  gmii_txd_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.144    10.474    gmii_tx_clk_bufr
    SLICE_X95Y6          FDRE                                         r  gmii_txd_reg_reg[7]/C
                         clock pessimism              0.268    10.742    
                         clock uncertainty           -0.035    10.707    
    SLICE_X95Y6          FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061    10.768    gmii_txd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 tx_elastic_buffer_inst/wr_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/gen_tx_en_fifo/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_tx_clk rise@8.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.113ns (14.599%)  route 0.661ns (85.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 10.476 - 8.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.002ns, distribution 1.309ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.002ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.727     0.727 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.819    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.862 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.750     1.612    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.695 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.311     3.006    tx_elastic_buffer_inst/CLK
    SLICE_X94Y2          FDRE                                         r  tx_elastic_buffer_inst/wr_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y2          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.119 r  tx_elastic_buffer_inst/wr_enable_reg/Q
                         net (fo=32, routed)          0.661     3.780    tx_elastic_buffer_inst/gen_tx_en_fifo/WE
    SLICE_X95Y5          RAMD32                                       r  tx_elastic_buffer_inst/gen_tx_en_fifo/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      8.000     8.000 r  
    AL17                                              0.000     8.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.515     8.515 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     8.574    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     8.606 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.649     9.255    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.330 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          1.146    10.476    tx_elastic_buffer_inst/gen_tx_en_fifo/WCLK
    SLICE_X95Y5          RAMD32                                       r  tx_elastic_buffer_inst/gen_tx_en_fifo/DP/CLK
                         clock pessimism              0.395    10.871    
                         clock uncertainty           -0.035    10.836    
    SLICE_X95Y5          RAMD32 (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.404    10.432    tx_elastic_buffer_inst/gen_tx_en_fifo/DP
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  6.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/gmii_txd_wr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/DP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.048ns (31.579%)  route 0.104ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.559     1.257    tx_elastic_buffer_inst/CLK
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/gmii_txd_wr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y2          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.305 r  tx_elastic_buffer_inst/gmii_txd_wr_reg_reg[2]/Q
                         net (fo=2, routed)           0.104     1.409    tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/D
    SLICE_X95Y5          RAMD32                                       r  tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.646     1.707    tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/WCLK
    SLICE_X95Y5          RAMD32                                       r  tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/DP/CLK
                         clock pessimism             -0.409     1.298    
    SLICE_X95Y5          RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.062     1.360    tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/DP
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/gmii_txd_wr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/SP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.048ns (31.579%)  route 0.104ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.002ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.559     1.257    tx_elastic_buffer_inst/CLK
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/gmii_txd_wr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y2          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.305 r  tx_elastic_buffer_inst/gmii_txd_wr_reg_reg[2]/Q
                         net (fo=2, routed)           0.104     1.409    tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/D
    SLICE_X95Y5          RAMD32                                       r  tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.646     1.707    tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/WCLK
    SLICE_X95Y5          RAMD32                                       r  tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/SP/CLK
                         clock pessimism             -0.409     1.298    
    SLICE_X95Y5          RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     1.360    tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/SP
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/wr_addr_plus2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/wr_addrgray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.094ns (63.087%)  route 0.055ns (36.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.002ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.572     1.270    tx_elastic_buffer_inst/CLK
    SLICE_X93Y2          FDSE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y2          FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.319 r  tx_elastic_buffer_inst/wr_addr_plus2_reg[1]/Q
                         net (fo=5, routed)           0.039     1.358    tx_elastic_buffer_inst/wr_addr_plus2_reg_n_0_[1]
    SLICE_X93Y2          LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     1.403 r  tx_elastic_buffer_inst/wr_addrgray[1]_i_1/O
                         net (fo=1, routed)           0.016     1.419    tx_elastic_buffer_inst/wr_addrgray[1]_i_1_n_0
    SLICE_X93Y2          FDRE                                         r  tx_elastic_buffer_inst/wr_addrgray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.667     1.728    tx_elastic_buffer_inst/CLK
    SLICE_X93Y2          FDRE                                         r  tx_elastic_buffer_inst/wr_addrgray_reg[1]/C
                         clock pessimism             -0.422     1.306    
    SLICE_X93Y2          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.362    tx_elastic_buffer_inst/wr_addrgray_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/wr_addr_plus2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/wr_addr_plus1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.048ns (30.380%)  route 0.110ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.002ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.572     1.270    tx_elastic_buffer_inst/CLK
    SLICE_X93Y2          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y2          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.318 r  tx_elastic_buffer_inst/wr_addr_plus2_reg[0]/Q
                         net (fo=5, routed)           0.110     1.428    tx_elastic_buffer_inst/wr_addr_plus2_reg_n_0_[0]
    SLICE_X93Y1          FDSE                                         r  tx_elastic_buffer_inst/wr_addr_plus1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.664     1.725    tx_elastic_buffer_inst/CLK
    SLICE_X93Y1          FDSE                                         r  tx_elastic_buffer_inst/wr_addr_plus1_reg[0]/C
                         clock pessimism             -0.411     1.314    
    SLICE_X93Y1          FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.370    tx_elastic_buffer_inst/wr_addr_plus1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/ipg_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/ipg_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.079ns (59.398%)  route 0.054ns (40.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      0.560ns (routing 0.002ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.560     1.258    tx_elastic_buffer_inst/CLK
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y2          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.306 r  tx_elastic_buffer_inst/ipg_count_reg[1]/Q
                         net (fo=3, routed)           0.039     1.345    tx_elastic_buffer_inst/ipg_count_reg_n_0_[1]
    SLICE_X95Y2          LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.031     1.376 r  tx_elastic_buffer_inst/ipg_count[2]_i_1/O
                         net (fo=1, routed)           0.015     1.391    tx_elastic_buffer_inst/ipg_count[2]_i_1_n_0
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.649     1.710    tx_elastic_buffer_inst/CLK
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[2]/C
                         clock pessimism             -0.447     1.263    
    SLICE_X95Y2          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.319    tx_elastic_buffer_inst/ipg_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.002ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.574     1.272    tx_elastic_buffer_inst/CLK
    SLICE_X93Y1          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y1          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.321 r  tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/Q
                         net (fo=4, routed)           0.036     1.357    tx_elastic_buffer_inst/wr_addr_plus2_reg_n_0_[3]
    SLICE_X93Y1          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.038     1.395 r  tx_elastic_buffer_inst/wr_addr_plus2[3]_i_1/O
                         net (fo=1, routed)           0.011     1.406    tx_elastic_buffer_inst/p_0_in__0[3]
    SLICE_X93Y1          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.667     1.728    tx_elastic_buffer_inst/CLK
    SLICE_X93Y1          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/C
                         clock pessimism             -0.451     1.277    
    SLICE_X93Y1          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.333    tx_elastic_buffer_inst/wr_addr_plus2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/ipg_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/ipg_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.086ns (63.235%)  route 0.050ns (36.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      0.560ns (routing 0.002ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.560     1.258    tx_elastic_buffer_inst/CLK
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y2          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.306 r  tx_elastic_buffer_inst/ipg_count_reg[1]/Q
                         net (fo=3, routed)           0.039     1.345    tx_elastic_buffer_inst/ipg_count_reg_n_0_[1]
    SLICE_X95Y2          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.038     1.383 r  tx_elastic_buffer_inst/ipg_count[1]_i_1/O
                         net (fo=1, routed)           0.011     1.394    tx_elastic_buffer_inst/ipg_count[1]_i_1_n_0
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.649     1.710    tx_elastic_buffer_inst/CLK
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[1]/C
                         clock pessimism             -0.447     1.263    
    SLICE_X95Y2          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.319    tx_elastic_buffer_inst/ipg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/ipg_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/ipg_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.087ns (62.590%)  route 0.052ns (37.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      0.560ns (routing 0.002ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.560     1.258    tx_elastic_buffer_inst/CLK
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y2          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.306 r  tx_elastic_buffer_inst/ipg_count_reg[1]/Q
                         net (fo=3, routed)           0.039     1.345    tx_elastic_buffer_inst/ipg_count_reg_n_0_[1]
    SLICE_X95Y2          LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.039     1.384 r  tx_elastic_buffer_inst/ipg_count[3]_i_1/O
                         net (fo=1, routed)           0.013     1.397    tx_elastic_buffer_inst/ipg_count[3]_i_1_n_0
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.649     1.710    tx_elastic_buffer_inst/CLK
    SLICE_X95Y2          FDRE                                         r  tx_elastic_buffer_inst/ipg_count_reg[3]/C
                         clock pessimism             -0.447     1.263    
    SLICE_X95Y2          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.319    tx_elastic_buffer_inst/ipg_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/wr_addr_plus2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/wr_addr_plus2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.366%)  route 0.089ns (48.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      0.572ns (routing 0.002ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.002ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.572     1.270    tx_elastic_buffer_inst/CLK
    SLICE_X93Y2          FDSE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y2          FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.319 r  tx_elastic_buffer_inst/wr_addr_plus2_reg[1]/Q
                         net (fo=5, routed)           0.073     1.392    tx_elastic_buffer_inst/wr_addr_plus2_reg_n_0_[1]
    SLICE_X93Y1          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.437 r  tx_elastic_buffer_inst/wr_addr_plus2[2]_i_1/O
                         net (fo=1, routed)           0.016     1.453    tx_elastic_buffer_inst/p_0_in__0[2]
    SLICE_X93Y1          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.667     1.728    tx_elastic_buffer_inst/CLK
    SLICE_X93Y1          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[2]/C
                         clock pessimism             -0.411     1.317    
    SLICE_X93Y1          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.373    tx_elastic_buffer_inst/wr_addr_plus2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/wr_addr_plus1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_tx_clk rise@0.000ns - gmii_tx_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.049ns (29.167%)  route 0.119ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.002ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.341     0.341 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.366    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.381 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.290     0.671    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.698 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.574     1.272    tx_elastic_buffer_inst/CLK
    SLICE_X93Y1          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y1          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.321 r  tx_elastic_buffer_inst/wr_addr_plus2_reg[3]/Q
                         net (fo=4, routed)           0.119     1.440    tx_elastic_buffer_inst/wr_addr_plus2_reg_n_0_[3]
    SLICE_X93Y1          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_tx_clk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  gmii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_tx_clk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  gmii_tx_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.639    gmii_tx_clk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.661 r  gmii_tx_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.369     1.030    gmii_tx_clk_IBUF
    BUFGCE_X2Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.061 r  drive_tx_clk/O
    X4Y0 (CLOCK_ROOT)    net (fo=95, routed)          0.664     1.725    tx_elastic_buffer_inst/CLK
    SLICE_X93Y1          FDRE                                         r  tx_elastic_buffer_inst/wr_addr_plus1_reg[3]/C
                         clock pessimism             -0.422     1.303    
    SLICE_X93Y1          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.359    tx_elastic_buffer_inst/wr_addr_plus1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_tx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         8.000       6.621      BUFGCE_X2Y14  drive_tx_clk/I
Min Period        n/a     BUFGCE/I    n/a            1.379         8.000       6.621      BUFGCE_X2Y3   receive_gmii_tx_clk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_en_fifo/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_en_fifo/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_er_fifo/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_er_fifo/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[0].gen_txd_fifo_bit/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[0].gen_txd_fifo_bit/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[1].gen_txd_fifo_bit/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         8.000       6.664      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[1].gen_txd_fifo_bit/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_en_fifo/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_en_fifo/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_en_fifo/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_en_fifo/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_er_fifo/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_er_fifo/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_er_fifo/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_er_fifo/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[0].gen_txd_fifo_bit/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[0].gen_txd_fifo_bit/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_en_fifo/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_en_fifo/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_er_fifo/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_tx_er_fifo/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[0].gen_txd_fifo_bit/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[0].gen_txd_fifo_bit/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[1].gen_txd_fifo_bit/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[1].gen_txd_fifo_bit/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         4.000       3.332      SLICE_X95Y5   tx_elastic_buffer_inst/gen_txd_fifo_bus[2].gen_txd_fifo_bit/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         16.000      14.621     BUFG_GT_X1Y2  core_support_i/core_clocking_i/rxrecclk_bufg_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRPISK_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.422ns (12.796%)  route 2.876ns (87.204%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.607ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.550ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.846     2.243    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X96Y22         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.357 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]/Q
                         net (fo=26, routed)          2.096     4.453    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/Q[1]
    SLICE_X95Y6          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.573 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1/O
                         net (fo=4, routed)           0.753     5.326    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0
    SLICE_X96Y6          LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.188     5.514 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRPISK_i_1/O
                         net (fo=1, routed)           0.027     5.541    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRPISK_i_1_n_0
    SLICE_X96Y6          FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRPISK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.643     9.972    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X96Y6          FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRPISK_reg/C
                         clock pessimism              0.231    10.203    
                         clock uncertainty           -0.035    10.168    
    SLICE_X96Y6          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.227    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRPISK_reg
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/SYNC_DISPARITY_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.423ns (13.756%)  route 2.652ns (86.244%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 9.972 - 8.000 ) 
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.846ns (routing 0.607ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.550ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.846     2.243    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X96Y22         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y22         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.357 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/NO_MANAGEMENT.CONFIGURATION_VECTOR_REG_reg[3]/Q
                         net (fo=26, routed)          2.090     4.447    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/Q[1]
    SLICE_X95Y6          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     4.563 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/SYNC_DISPARITY_i_2/O
                         net (fo=1, routed)           0.527     5.090    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/INSERT_IDLE
    SLICE_X96Y6          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     5.283 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/SYNC_DISPARITY_i_1/O
                         net (fo=1, routed)           0.035     5.318    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/SYNC_DISPARITY_i_1_n_0
    SLICE_X96Y6          FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/SYNC_DISPARITY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.643     9.972    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X96Y6          FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/SYNC_DISPARITY_reg/C
                         clock pessimism              0.231    10.203    
                         clock uncertainty           -0.035    10.168    
    SLICE_X96Y6          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    10.231    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/SYNC_DISPARITY_reg
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.114ns (4.471%)  route 2.436ns (95.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 9.980 - 8.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.607ns, distribution 1.561ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.550ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.168     2.565    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y16         FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.679 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=77, routed)          2.436     5.115    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET
    SLICE_X106Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.651     9.980    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X106Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]/C
                         clock pessimism              0.176    10.156    
                         clock uncertainty           -0.035    10.120    
    SLICE_X106Y7         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    10.036    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[1]
  -------------------------------------------------------------------
                         required time                         10.036    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.114ns (4.471%)  route 2.436ns (95.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 9.980 - 8.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.607ns, distribution 1.561ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.550ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.168     2.565    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y16         FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.679 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=77, routed)          2.436     5.115    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET
    SLICE_X106Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.651     9.980    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X106Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]/C
                         clock pessimism              0.176    10.156    
                         clock uncertainty           -0.035    10.120    
    SLICE_X106Y7         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082    10.038    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[3]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.558ns (18.928%)  route 2.390ns (81.072%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.970ns = ( 9.970 - 8.000 ) 
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.607ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.550ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.879     2.276    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X97Y13         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y13         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.391 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/Q
                         net (fo=14, routed)          1.433     3.824    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_IDLE
    SLICE_X94Y13         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     3.996 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/FALSE_CARRIER_i_3/O
                         net (fo=1, routed)           0.773     4.769    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_reg_0
    SLICE_X97Y13         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     4.906 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_i_2/O
                         net (fo=1, routed)           0.149     5.055    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER0
    SLICE_X96Y13         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     5.189 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_i_1/O
                         net (fo=1, routed)           0.035     5.224    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_i_1_n_0
    SLICE_X96Y13         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.641     9.970    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X96Y13         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_reg/C
                         clock pessimism              0.168    10.138    
                         clock uncertainty           -0.035    10.103    
    SLICE_X96Y13         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    10.165    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FALSE_CARRIER_reg
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.114ns (4.814%)  route 2.254ns (95.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.987 - 8.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.607ns, distribution 1.561ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.550ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.168     2.565    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y16         FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.679 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=77, routed)          2.254     4.933    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.658     9.987    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]/C
                         clock pessimism              0.176    10.163    
                         clock uncertainty           -0.035    10.127    
    SLICE_X110Y7         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    10.043    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[2]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.114ns (4.814%)  route 2.254ns (95.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.987 - 8.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.607ns, distribution 1.561ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.550ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.168     2.565    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y16         FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.679 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=77, routed)          2.254     4.933    core_support_i/pcs_pma_i/inst/transceiver_inst/SR[0]
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.658     9.987    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[0]/C
                         clock pessimism              0.176    10.163    
                         clock uncertainty           -0.035    10.127    
    SLICE_X110Y7         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084    10.043    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[0]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.114ns (4.814%)  route 2.254ns (95.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.987 - 8.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.607ns, distribution 1.561ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.550ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.168     2.565    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y16         FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.679 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=77, routed)          2.254     4.933    core_support_i/pcs_pma_i/inst/transceiver_inst/SR[0]
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.658     9.987    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[2]/C
                         clock pessimism              0.176    10.163    
                         clock uncertainty           -0.035    10.127    
    SLICE_X110Y7         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084    10.043    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[2]
  -------------------------------------------------------------------
                         required time                         10.043    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.114ns (4.814%)  route 2.254ns (95.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.987 - 8.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.607ns, distribution 1.561ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.550ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.168     2.565    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y16         FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.679 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=77, routed)          2.254     4.933    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.658     9.987    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]/C
                         clock pessimism              0.176    10.163    
                         clock uncertainty           -0.035    10.127    
    SLICE_X110Y7         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082    10.045    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[4]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.114ns (4.814%)  route 2.254ns (95.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 9.987 - 8.000 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.607ns, distribution 1.561ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.550ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.168     2.565    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y16         FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.679 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=77, routed)          2.254     4.933    core_support_i/pcs_pma_i/inst/transceiver_inst/SR[0]
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.658     9.987    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[1]/C
                         clock pessimism              0.176    10.163    
                         clock uncertainty           -0.035    10.127    
    SLICE_X110Y7         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082    10.045    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[1]
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                  5.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.103ns (15.871%)  route 0.546ns (84.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.643ns (routing 0.550ns, distribution 1.093ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.607ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.643     1.972    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X98Y11         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.075 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXNOTINTABLE_INT_reg/Q
                         net (fo=9, routed)           0.546     2.621    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RXNOTINTABLE_INT
    SLICE_X95Y11         SRL16E                                       r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.132     2.529    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X95Y11         SRL16E                                       r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE/CLK
                         clock pessimism             -0.176     2.353    
    SLICE_X95Y11         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.228     2.581    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/DELAY_ERROR_TXOUTCLK.DELAY_RXNOTINTABLE
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.826ns (routing 0.327ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.372ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.826     0.944    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X97Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.992 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[13]/Q
                         net (fo=7, routed)           0.137     1.129    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[16]_0[13]
    SLICE_X96Y18         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.995     1.160    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X96Y18         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[13]/C
                         clock pessimism             -0.136     1.024    
    SLICE_X96Y18         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.080    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.305%)  route 0.088ns (52.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      0.850ns (routing 0.327ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.032ns (routing 0.372ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.850     0.968    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y7         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.016 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[0]/Q
                         net (fo=1, routed)           0.072     1.088    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/rxdata[0]
    SLICE_X110Y6         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     1.119 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT[0]_i_1/O
                         net (fo=1, routed)           0.016     1.135    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER_n_21
    SLICE_X110Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.032     1.197    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X110Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]/C
                         clock pessimism             -0.168     1.029    
    SLICE_X110Y6         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.085    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXDATA_INT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.048ns (32.432%)  route 0.100ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.991ns (routing 0.327ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.372ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.991     1.109    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y15         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y15         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.157 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[5]/Q
                         net (fo=2, routed)           0.100     1.257    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg_n_0_[5]
    SLICE_X90Y16         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.167     1.332    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X90Y16         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]/C
                         clock pessimism             -0.181     1.151    
    SLICE_X90Y16         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.207    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.832ns (routing 0.327ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.372ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.832     0.950    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X96Y18         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y18         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.998 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[15]/Q
                         net (fo=1, routed)           0.032     1.030    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg_n_0_[15]
    SLICE_X96Y18         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     1.045 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_i_1/O
                         net (fo=1, routed)           0.016     1.061    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_COMB
    SLICE_X96Y18         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.995     1.160    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X96Y18         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_reg/C
                         clock pessimism             -0.205     0.955    
    SLICE_X96Y18         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.011    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_reg
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 tx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_elastic_buffer_inst/rd_occupancy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.078ns (44.828%)  route 0.096ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.985ns (routing 0.327ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.372ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.985     1.103    tx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg1_1
    SLICE_X91Y3          FDRE                                         r  tx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y3          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.151 r  tx_elastic_buffer_inst/reclock_wr_addrgray[2].sync_wr_addrgray/data_sync_reg6/Q
                         net (fo=4, routed)           0.080     1.231    tx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/rd_occupancy_reg[1]_0
    SLICE_X93Y4          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030     1.261 r  tx_elastic_buffer_inst/reclock_wr_addrgray[0].sync_wr_addrgray/rd_occupancy[1]_i_1/O
                         net (fo=1, routed)           0.016     1.277    tx_elastic_buffer_inst/rd_occupancy00_out[1]
    SLICE_X93Y4          FDRE                                         r  tx_elastic_buffer_inst/rd_occupancy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.160     1.325    tx_elastic_buffer_inst/data_sync_reg6
    SLICE_X93Y4          FDRE                                         r  tx_elastic_buffer_inst/rd_occupancy_reg[1]/C
                         clock pessimism             -0.155     1.170    
    SLICE_X93Y4          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.226    tx_elastic_buffer_inst/rd_occupancy_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.104ns (69.799%)  route 0.045ns (30.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      0.856ns (routing 0.327ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.372ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.856     0.974    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y6         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.023 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.034     1.057    core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_double[0]
    SLICE_X111Y6         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.055     1.112 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_i_1/O
                         net (fo=1, routed)           0.011     1.123    core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_i_1_n_0
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.031     1.196    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg/C
                         clock pessimism             -0.180     1.016    
    SLICE_X111Y6         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.072    core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/K28p5_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DISP.DISPARITY_reg/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      0.836ns (routing 0.327ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.372ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.836     0.954    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X96Y5          FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/K28p5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y5          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.002 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/K28p5_reg/Q
                         net (fo=1, routed)           0.034     1.036    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/K28p5
    SLICE_X96Y5          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045     1.081 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DISP.DISPARITY_i_1/O
                         net (fo=1, routed)           0.016     1.097    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DISP.DISPARITY_i_1_n_0
    SLICE_X96Y5          FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DISP.DISPARITY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.002     1.167    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/userclk2
    SLICE_X96Y5          FDSE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DISP.DISPARITY_reg/C
                         clock pessimism             -0.177     0.990    
    SLICE_X96Y5          FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.046    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DISP.DISPARITY_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.063ns (55.752%)  route 0.050ns (44.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      0.836ns (routing 0.327ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.372ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.836     0.954    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/userclk2
    SLICE_X98Y13         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.002 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[10]/Q
                         net (fo=2, routed)           0.034     1.036    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg_n_0_[10]
    SLICE_X98Y13         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.015     1.051 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[4]_i_1/O
                         net (fo=1, routed)           0.016     1.067    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[4]_i_1_n_0
    SLICE_X98Y13         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.004     1.169    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/userclk2
    SLICE_X98Y13         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[4]/C
                         clock pessimism             -0.210     0.959    
    SLICE_X98Y13         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.015    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_2_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.960ns (routing 0.327ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.372ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.960     1.078    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X94Y21         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y21         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.126 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_2_reg/Q
                         net (fo=1, routed)           0.034     1.160    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_2
    SLICE_X94Y21         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.205 r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_i_1/O
                         net (fo=1, routed)           0.016     1.221    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH0
    SLICE_X94Y21         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.137     1.302    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X94Y21         FDRE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_reg/C
                         clock pessimism             -0.190     1.112    
    SLICE_X94Y21         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.168    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_MATCH_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFG_GT/I         n/a            1.379         8.000       6.621      BUFG_GT_X1Y1          core_support_i/core_clocking_i/usrclk2_bufg_inst/I
Min Period        n/a     BUFG_GT/I         n/a            1.379         8.000       6.621      BUFG_GT_X1Y0          core_support_i/core_clocking_i/usrclk_bufg_inst/I
Min Period        n/a     OSERDESE3/CLKDIV  n/a            1.369         8.000       6.631      BITSLICE_RX_TX_X2Y22  rx_clk_ddr_iob/CLKDIV
Min Period        n/a     SRL16E/CLK        n/a            1.116         8.000       6.884      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Min Period        n/a     SRL16E/CLK        n/a            1.116         8.000       6.884      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Min Period        n/a     SRL16E/CLK        n/a            1.116         8.000       6.884      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Min Period        n/a     SRL16E/CLK        n/a            1.116         8.000       6.884      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
Min Period        n/a     SRL16E/CLK        n/a            1.116         8.000       6.884      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
Min Period        n/a     SRL16E/CLK        n/a            1.116         8.000       6.884      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5/CLK
Min Period        n/a     SRL16E/CLK        n/a            1.116         8.000       6.884      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5/CLK
Low Pulse Width   Fast    OSERDESE3/CLKDIV  n/a            0.616         4.000       3.384      BITSLICE_RX_TX_X2Y22  rx_clk_ddr_iob/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV  n/a            0.616         4.000       3.384      BITSLICE_RX_TX_X2Y22  rx_clk_ddr_iob/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5/CLK
High Pulse Width  Slow    OSERDESE3/CLKDIV  n/a            0.616         4.000       3.384      BITSLICE_RX_TX_X2Y22  rx_clk_ddr_iob/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV  n/a            0.616         4.000       3.384      BITSLICE_RX_TX_X2Y22  rx_clk_ddr_iob/CLKDIV
High Pulse Width  Fast    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.558         4.000       3.442      SLICE_X95Y12          core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clocking_i_n_2
  To Clock:  core_clocking_i_n_2

Setup :            0  Failing Endpoints,  Worst Slack       13.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.155ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.158ns (43.880%)  route 1.481ns (56.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 18.005 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.558ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      1.158     3.560 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[6]
                         net (fo=1, routed)           1.481     5.041    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_int[6]
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.676    18.005    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[6]/C
                         clock pessimism              0.167    18.172    
                         clock uncertainty           -0.035    18.137    
    SLICE_X111Y8         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    18.196    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                 13.155    

Slack (MET) :             13.357ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.085ns (44.504%)  route 1.353ns (55.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 18.005 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.558ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[7])
                                                      1.085     3.487 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[7]
                         net (fo=1, routed)           1.353     4.840    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_int[7]
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.676    18.005    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[7]/C
                         clock pessimism              0.167    18.172    
                         clock uncertainty           -0.035    18.137    
    SLICE_X111Y8         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    18.197    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                 13.357    

Slack (MET) :             13.358ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.188ns (48.549%)  route 1.259ns (51.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 18.016 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.558ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      1.188     3.590 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[4]
                         net (fo=1, routed)           1.259     4.849    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_int[4]
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.687    18.016    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[4]/C
                         clock pessimism              0.167    18.183    
                         clock uncertainty           -0.035    18.148    
    SLICE_X112Y6         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    18.207    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.207    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 13.358    

Slack (MET) :             13.374ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.046ns (42.975%)  route 1.388ns (57.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 18.016 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.558ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      1.046     3.448 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[1]
                         net (fo=1, routed)           1.388     4.836    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_int[1]
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.687    18.016    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[1]/C
                         clock pessimism              0.167    18.183    
                         clock uncertainty           -0.035    18.148    
    SLICE_X112Y6         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    18.210    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.210    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                 13.374    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.968ns (40.000%)  route 1.452ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXCTRL2[0])
                                                      0.968     3.370 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXCTRL2[0]
                         net (fo=1, routed)           1.452     4.822    core_support_i/pcs_pma_i/inst/transceiver_inst/rxctrl2_out[0]
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_reg_reg[0]/C
                         clock pessimism              0.167    18.182    
                         clock uncertainty           -0.035    18.147    
    SLICE_X112Y6         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    18.207    core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.207    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 1.095ns (45.229%)  route 1.326ns (54.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[13])
                                                      1.095     3.497 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[13]
                         net (fo=1, routed)           1.326     4.823    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_int[13]
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[13]/C
                         clock pessimism              0.167    18.182    
                         clock uncertainty           -0.035    18.147    
    SLICE_X112Y6         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    18.208    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         18.208    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.423ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.146ns (48.050%)  route 1.239ns (51.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 18.016 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.558ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      1.146     3.548 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[3]
                         net (fo=1, routed)           1.239     4.787    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_int[3]
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.687    18.016    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[3]/C
                         clock pessimism              0.167    18.183    
                         clock uncertainty           -0.035    18.148    
    SLICE_X112Y6         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062    18.210    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.210    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                 13.423    

Slack (MET) :             13.427ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 1.048ns (44.071%)  route 1.330ns (55.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[11])
                                                      1.048     3.450 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[11]
                         net (fo=1, routed)           1.330     4.780    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_int[11]
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[11]/C
                         clock pessimism              0.167    18.182    
                         clock uncertainty           -0.035    18.147    
    SLICE_X112Y6         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    18.207    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         18.207    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 13.427    

Slack (MET) :             13.441ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 1.077ns (45.520%)  route 1.289ns (54.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 18.016 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.558ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      1.077     3.479 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[0]
                         net (fo=1, routed)           1.289     4.768    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_int[0]
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.687    18.016    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/C
                         clock pessimism              0.167    18.183    
                         clock uncertainty           -0.035    18.148    
    SLICE_X112Y6         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    18.209    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.209    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 13.441    

Slack (MET) :             13.446ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (core_clocking_i_n_2 rise@16.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.987ns (41.840%)  route 1.372ns (58.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.016ns = ( 18.016 - 16.000 ) 
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.616ns, distribution 1.389ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.558ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.005     2.402    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXCTRL0[0])
                                                      0.987     3.389 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXCTRL0[0]
                         net (fo=1, routed)           1.372     4.761    core_support_i/pcs_pma_i/inst/transceiver_inst/rxctrl0_out[0]
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.687    18.016    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg_reg[0]/C
                         clock pessimism              0.167    18.183    
                         clock uncertainty           -0.035    18.148    
    SLICE_X112Y6         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    18.207    core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.207    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 13.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      0.982ns (routing 0.334ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.379ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.982     1.100    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.148 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.108     1.256    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.157     1.322    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                         clock pessimism             -0.193     1.129    
    SLICE_X93Y17         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.185    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      0.990ns (routing 0.334ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.379ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.990     1.108    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.156 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.115     1.271    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.168     1.333    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                         clock pessimism             -0.195     1.138    
    SLICE_X90Y11         FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.194    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      0.982ns (routing 0.334ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.379ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.982     1.100    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.149 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.096     1.245    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.160     1.325    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.220     1.105    
    SLICE_X93Y17         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.161    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      0.990ns (routing 0.334ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.379ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.990     1.108    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.157 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.112     1.269    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.170     1.335    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.222     1.113    
    SLICE_X90Y11         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.169    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      0.982ns (routing 0.334ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.379ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.982     1.100    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.149 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/Q
                         net (fo=1, routed)           0.127     1.276    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.160     1.325    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X93Y17         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.220     1.105    
    SLICE_X93Y17         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.161    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      0.847ns (routing 0.334ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.379ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.847     0.965    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X97Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y10         FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.013 r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync3/Q
                         net (fo=1, routed)           0.130     1.143    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_stage3
    SLICE_X97Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.010     1.175    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X97Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync4/C
                         clock pessimism             -0.205     0.970    
    SLICE_X97Y10         FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.026    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.049ns (24.020%)  route 0.155ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.847ns (routing 0.334ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.379ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.847     0.965    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X97Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y10         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.014 r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync4/Q
                         net (fo=1, routed)           0.155     1.169    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_stage4
    SLICE_X97Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.008     1.173    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X97Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync5/C
                         clock pessimism             -0.178     0.995    
    SLICE_X97Y10         FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.050    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.048ns (21.719%)  route 0.173ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.846ns (routing 0.334ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.379ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.846     0.964    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X97Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y10         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.012 r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.173     1.185    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X97Y11         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.002     1.167    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X97Y11         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.167     1.000    
    SLICE_X97Y11         FDPE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.056    core_support_i/pcs_pma_i/inst/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txpowerdown_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.049ns (10.166%)  route 0.433ns (89.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.945ns (routing 0.334ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.379ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.945     1.063    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X129Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txpowerdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y8         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.112 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txpowerdown_reg/Q
                         net (fo=3, routed)           0.433     1.545    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txpd_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPD[0]
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.082     1.247    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.144     1.103    
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXPD[0])
                                                      0.301     1.404    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/D
                            (rising edge-triggered cell FDCE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.048ns (20.870%)  route 0.182ns (79.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      0.990ns (routing 0.334ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.379ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.990     1.108    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y11         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.156 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/Q
                         net (fo=1, routed)           0.182     1.338    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.170     1.335    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y11         FDCE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.222     1.113    
    SLICE_X90Y11         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.169    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clocking_i_n_2
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { core_support_i/core_clocking_i/usrclk_bufg_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X111Y8        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[14]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X112Y6        core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[10]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.017       0.503      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.575         0.030       0.545      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   0.882         0.017       0.865      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.914         0.017       0.897      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   1.005         0.030       0.975      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  independent_clock
  To Clock:  independent_clock

Setup :            0  Failing Endpoints,  Worst Slack       17.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.633ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.479ns (20.990%)  route 1.803ns (79.010%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 22.463 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.002ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.002ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.280     2.974    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.088 f  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.384     3.472    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
    SLICE_X94Y7          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.646 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.381     4.027    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X95Y3          LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.218 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          1.038     5.256    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.134    22.463    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]/C
                         clock pessimism              0.508    22.971    
                         clock uncertainty           -0.035    22.935    
    SLICE_X95Y4          FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047    22.888    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.888    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 17.633    

Slack (MET) :             17.633ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.479ns (20.990%)  route 1.803ns (79.010%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 22.463 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.002ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.002ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.280     2.974    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.088 f  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.384     3.472    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
    SLICE_X94Y7          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.646 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.381     4.027    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X95Y3          LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.218 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          1.038     5.256    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.134    22.463    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism              0.508    22.971    
                         clock uncertainty           -0.035    22.935    
    SLICE_X95Y4          FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    22.888    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.888    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                 17.633    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.616ns (28.866%)  route 1.518ns (71.134%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 22.382 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.283ns (routing 0.002ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.002ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.283     2.977    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y21         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y21         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.091 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/Q
                         net (fo=3, routed)           0.363     3.454    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]
    SLICE_X94Y23         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.626 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_6/O
                         net (fo=1, routed)           0.258     3.884    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_6_n_0
    SLICE_X95Y23         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     4.021 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2/O
                         net (fo=1, routed)           0.862     4.883    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2_n_0
    SLICE_X98Y19         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     5.076 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1/O
                         net (fo=1, routed)           0.035     5.111    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1_n_0
    SLICE_X98Y19         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.053    22.382    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y19         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/C
                         clock pessimism              0.387    22.769    
                         clock uncertainty           -0.035    22.733    
    SLICE_X98Y19         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    22.796    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg
  -------------------------------------------------------------------
                         required time                         22.796    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 17.686    

Slack (MET) :             17.903ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.380ns (20.948%)  route 1.434ns (79.052%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 22.382 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.276ns (routing 0.002ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.002ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.276     2.970    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y24         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.084 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.830     3.914    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_rx_datapath_dly
    SLICE_X97Y17         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.105 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.068     4.173    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X97Y17         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.248 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.536     4.784    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X97Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.053    22.382    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism              0.387    22.769    
                         clock uncertainty           -0.035    22.733    
    SLICE_X97Y17         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    22.686    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                 17.903    

Slack (MET) :             17.903ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.380ns (20.994%)  route 1.430ns (79.006%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 22.378 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.276ns (routing 0.002ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.002ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.276     2.970    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y24         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.084 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.830     3.914    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_rx_datapath_dly
    SLICE_X97Y17         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.105 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.068     4.173    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X97Y17         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.248 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.532     4.780    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.049    22.378    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                         clock pessimism              0.387    22.765    
                         clock uncertainty           -0.035    22.729    
    SLICE_X98Y17         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    22.682    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         22.682    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 17.903    

Slack (MET) :             17.903ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.380ns (20.994%)  route 1.430ns (79.006%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 22.378 - 20.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.276ns (routing 0.002ns, distribution 1.274ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.002ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.276     2.970    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y24         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y24         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.084 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.830     3.914    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/gtwiz_reset_rx_datapath_dly
    SLICE_X97Y17         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     4.105 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_rx[2]_i_5/O
                         net (fo=1, routed)           0.068     4.173    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx_reg[0]_1
    SLICE_X97Y17         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.248 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/FSM_sequential_sm_reset_rx[2]_i_1/O
                         net (fo=3, routed)           0.532     4.780    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.049    22.378    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]/C
                         clock pessimism              0.387    22.765    
                         clock uncertainty           -0.035    22.729    
    SLICE_X98Y17         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    22.682    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         22.682    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 17.903    

Slack (MET) :             17.992ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.479ns (26.161%)  route 1.352ns (73.839%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 22.483 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.002ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.002ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.280     2.974    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.088 f  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.384     3.472    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
    SLICE_X94Y7          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.646 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.381     4.027    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X95Y3          LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.218 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.587     4.805    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.154    22.483    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]/C
                         clock pessimism              0.398    22.880    
                         clock uncertainty           -0.035    22.845    
    SLICE_X93Y7          FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    22.797    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.797    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 17.992    

Slack (MET) :             17.992ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.479ns (26.161%)  route 1.352ns (73.839%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 22.483 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.002ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.002ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.280     2.974    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.088 f  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.384     3.472    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
    SLICE_X94Y7          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.646 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.381     4.027    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X95Y3          LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.218 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.587     4.805    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.154    22.483    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]/C
                         clock pessimism              0.398    22.880    
                         clock uncertainty           -0.035    22.845    
    SLICE_X93Y7          FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    22.797    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.797    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                 17.992    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.479ns (26.203%)  route 1.349ns (73.797%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 22.483 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.002ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.002ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.280     2.974    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.088 f  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.384     3.472    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
    SLICE_X94Y7          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.646 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.381     4.027    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X95Y3          LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.218 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.584     4.802    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.154    22.483    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]/C
                         clock pessimism              0.398    22.880    
                         clock uncertainty           -0.035    22.845    
    SLICE_X93Y7          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    22.798    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.798    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (independent_clock rise@20.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.479ns (26.203%)  route 1.349ns (73.797%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 22.483 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.280ns (routing 0.002ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.002ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.726     0.726 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.818    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.861 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.611    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.694 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.280     2.974    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y4          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y4          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.088 f  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=4, routed)           0.384     3.472    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
    SLICE_X94Y7          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.646 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3/O
                         net (fo=1, routed)           0.381     4.027    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_3_n_0
    SLICE_X95Y3          LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.218 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1/O
                         net (fo=10, routed)          0.584     4.802    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                     20.000    20.000 r  
    AM19                                              0.000    20.000 r  independent_clock (IN)
                         net (fo=0)                   0.000    20.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.514    20.514 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059    20.573    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.605 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649    21.254    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    21.329 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         1.154    22.483    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]/C
                         clock pessimism              0.398    22.880    
                         clock uncertainty           -0.035    22.845    
    SLICE_X93Y7          FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    22.798    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.798    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 17.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDPE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDPE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.048ns (29.814%)  route 0.113ns (70.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      0.550ns (routing 0.002ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.002ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.550     1.247    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X91Y16         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDPE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.295 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.113     1.408    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_sync3
    SLICE_X93Y16         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.633     1.693    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y16         FDPE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
                         clock pessimism             -0.386     1.306    
    SLICE_X93Y16         FDPE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.362    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Net Delay (Source):      0.543ns (routing 0.002ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.002ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.543     1.240    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y10         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y10         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.289 f  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg/Q
                         net (fo=5, routed)           0.080     1.369    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/plllock_tx_sync
    SLICE_X95Y10         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     1.400 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gttxreset_out_i_1/O
                         net (fo=1, routed)           0.016     1.416    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X95Y10         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.634     1.694    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y10         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg/C
                         clock pessimism             -0.386     1.307    
    SLICE_X95Y10         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.363    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gttxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.493ns (routing 0.002ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.580ns (routing 0.002ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.493     1.190    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.239 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/Q
                         net (fo=2, routed)           0.037     1.276    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gen_gtwizard_gthe3.rxprogdivreset_int
    SLICE_X98Y17         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.015     1.291 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/rxprogdivreset_out_i_1/O
                         net (fo=1, routed)           0.012     1.303    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_2
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.580     1.640    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                         clock pessimism             -0.446     1.194    
    SLICE_X98Y17         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.250    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Net Delay (Source):      0.493ns (routing 0.002ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.580ns (routing 0.002ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.493     1.190    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.238 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/Q
                         net (fo=2, routed)           0.036     1.274    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gen_gtwizard_gthe3.rxuserrdy_int
    SLICE_X98Y17         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.289 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/rxuserrdy_out_i_1/O
                         net (fo=1, routed)           0.016     1.305    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.580     1.640    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg/C
                         clock pessimism             -0.446     1.194    
    SLICE_X98Y17         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.250    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Net Delay (Source):      0.554ns (routing 0.002ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.554     1.251    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y7          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.299 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.036     1.335    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat
    SLICE_X93Y7          LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.350 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     1.366    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1_n_0
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.645     1.705    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y7          FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                         clock pessimism             -0.450     1.255    
    SLICE_X93Y7          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.311    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.065ns (55.556%)  route 0.052ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.634ns (routing 0.002ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.545     1.242    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y10         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y10         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.291 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/Q
                         net (fo=2, routed)           0.037     1.328    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gen_gtwizard_gthe3.txuserrdy_int
    SLICE_X95Y10         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.016     1.344 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/txuserrdy_out_i_1/O
                         net (fo=1, routed)           0.015     1.359    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_3
    SLICE_X95Y10         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.634     1.694    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y10         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                         clock pessimism             -0.447     1.247    
    SLICE_X95Y10         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.303    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Net Delay (Source):      0.495ns (routing 0.002ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.002ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.495     1.192    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y19         FDSE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y19         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.240 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/Q
                         net (fo=28, routed)          0.039     1.279    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr
    SLICE_X98Y19         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.294 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_1/O
                         net (fo=1, routed)           0.016     1.310    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X98Y19         FDSE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.586     1.646    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y19         FDSE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                         clock pessimism             -0.450     1.196    
    SLICE_X98Y19         FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.252    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Net Delay (Source):      0.496ns (routing 0.002ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.496     1.193    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y17         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.242 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/Q
                         net (fo=16, routed)          0.038     1.280    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx[2]
    SLICE_X97Y17         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.016     1.296 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2/O
                         net (fo=1, routed)           0.016     1.312    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx[2]_i_2_n_0
    SLICE_X97Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.582     1.642    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y17         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
                         clock pessimism             -0.444     1.198    
    SLICE_X97Y17         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.254    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.063ns (52.500%)  route 0.057ns (47.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Net Delay (Source):      0.551ns (routing 0.002ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.002ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.551     1.248    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y15         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.296 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/Q
                         net (fo=9, routed)           0.043     1.339    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all[1]
    SLICE_X93Y15         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.015     1.354 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1/O
                         net (fo=1, routed)           0.014     1.368    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1_n_0
    SLICE_X93Y15         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.642     1.702    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y15         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism             -0.450     1.252    
    SLICE_X93Y15         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.308    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by independent_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             independent_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (independent_clock rise@0.000ns - independent_clock rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.111ns (67.683%)  route 0.053ns (32.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      0.495ns (routing 0.002ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.002ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.340     0.340 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.365    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.380 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.670    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.697 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.495     1.192    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y19         FDSE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y19         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.240 f  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/Q
                         net (fo=28, routed)          0.042     1.282    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr
    SLICE_X98Y19         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.063     1.345 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1/O
                         net (fo=1, routed)           0.011     1.356    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1_n_0
    SLICE_X98Y19         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock independent_clock rise edge)
                                                      0.000     0.000 r  
    AM19                                              0.000     0.000 r  independent_clock (IN)
                         net (fo=0)                   0.000     0.000    independent_clock_IBUF_inst/I
    AM19                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.596     0.596 r  independent_clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.638    independent_clock_IBUF_inst/OUT
    AM19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.660 r  independent_clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.029    independent_clock_IBUF
    BUFGCE_X2Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.060 r  bufg_independent_clock/O
    X4Y0 (CLOCK_ROOT)    net (fo=193, routed)         0.589     1.649    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y19         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/C
                         clock pessimism             -0.413     1.236    
    SLICE_X98Y19         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.292    core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         independent_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { independent_clock }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.379         20.000      18.621     BUFGCE_X2Y8         bufg_independent_clock/I
Min Period        n/a     FDRE/C                n/a            0.550         20.000      19.450     SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         20.000      19.450     SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         20.000      19.450     SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         20.000      19.450     SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         20.000      19.450     SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         20.000      19.450     SLICE_X95Y9         core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         20.000      19.450     SLICE_X95Y11        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C                n/a            0.550         20.000      19.450     SLICE_X95Y9         core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y21        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y21        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X97Y17        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y20        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[4]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y20        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y20        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y20        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[7]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y21        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[8]/C
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTHE3_CHANNEL_X1Y0  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X99Y14        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y9         core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y11        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.275         10.000      9.725      SLICE_X95Y11        core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  io_refclk
  To Clock:  io_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.305ns (26.967%)  route 0.826ns (73.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 5.712 - 3.333 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.002ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.002ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.192     2.892    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.006 r  idelay_reset_cnt_reg[1]/Q
                         net (fo=4, routed)           0.324     3.330    idelay_reset_cnt_reg_n_0_[1]
    SLICE_X97Y15         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     3.521 r  idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.502     4.023    idelayctrl_reset_i_1_n_0
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.044     5.712    io_refclk_bufg
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/C
                         clock pessimism              0.464     6.176    
                         clock uncertainty           -0.035     6.141    
    SLICE_X97Y15         FDSE (Setup_EFF_SLICEM_C_D)
                                                      0.060     6.201    idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          6.201    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.117ns (22.763%)  route 0.397ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.713 - 3.333 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.002ns, distribution 1.171ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.002ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.173     2.873    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.990 r  idelayctrl_reset_gen/reset_sync6/Q
                         net (fo=5, routed)           0.397     3.387    idelayctrl_reset_sync
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.045     5.713    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.384     6.097    
                         clock uncertainty           -0.035     6.062    
    SLICE_X97Y15         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     5.978    idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.117ns (22.763%)  route 0.397ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.713 - 3.333 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.002ns, distribution 1.171ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.002ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.173     2.873    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.990 r  idelayctrl_reset_gen/reset_sync6/Q
                         net (fo=5, routed)           0.397     3.387    idelayctrl_reset_sync
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.045     5.713    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.384     6.097    
                         clock uncertainty           -0.035     6.062    
    SLICE_X97Y15         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084     5.978    idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.117ns (22.763%)  route 0.397ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.713 - 3.333 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.002ns, distribution 1.171ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.002ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.173     2.873    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.990 r  idelayctrl_reset_gen/reset_sync6/Q
                         net (fo=5, routed)           0.397     3.387    idelayctrl_reset_sync
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.045     5.713    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.384     6.097    
                         clock uncertainty           -0.035     6.062    
    SLICE_X97Y15         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.082     5.980    idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.117ns (22.763%)  route 0.397ns (77.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.713 - 3.333 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.002ns, distribution 1.171ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.002ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.173     2.873    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.990 r  idelayctrl_reset_gen/reset_sync6/Q
                         net (fo=5, routed)           0.397     3.387    idelayctrl_reset_sync
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.045     5.713    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.384     6.097    
                         clock uncertainty           -0.035     6.062    
    SLICE_X97Y15         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     5.980    idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.980    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelayctrl_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.117ns (23.032%)  route 0.391ns (76.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 5.712 - 3.333 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.173ns (routing 0.002ns, distribution 1.171ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.002ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.173     2.873    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.990 r  idelayctrl_reset_gen/reset_sync6/Q
                         net (fo=5, routed)           0.391     3.381    idelayctrl_reset_sync
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.044     5.712    io_refclk_bufg
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/C
                         clock pessimism              0.384     6.096    
                         clock uncertainty           -0.035     6.061    
    SLICE_X97Y15         FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.083     5.978    idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 idelayctrl_reset_gen/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelayctrl_reset_gen/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.116ns (17.496%)  route 0.547ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 5.704 - 3.333 ) 
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.002ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.002ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.182     2.882    idelayctrl_reset_gen/CLK
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y16         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.998 r  idelayctrl_reset_gen/reset_sync5/Q
                         net (fo=1, routed)           0.547     3.545    idelayctrl_reset_gen/reset_stage5
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.036     5.704    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
                         clock pessimism              0.445     6.149    
                         clock uncertainty           -0.035     6.114    
    SLICE_X96Y17         FDPE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     6.175    idelayctrl_reset_gen/reset_sync6
  -------------------------------------------------------------------
                         required time                          6.175    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.324ns (45.957%)  route 0.381ns (54.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.713 - 3.333 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.002ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.002ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.192     2.892    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.006 r  idelay_reset_cnt_reg[1]/Q
                         net (fo=4, routed)           0.346     3.352    idelay_reset_cnt_reg_n_0_[1]
    SLICE_X97Y15         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.562 r  idelay_reset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.035     3.597    idelay_reset_cnt[3]
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.045     5.713    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.509     6.222    
                         clock uncertainty           -0.035     6.187    
    SLICE_X97Y15         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.250    idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.250    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.326ns (46.439%)  route 0.376ns (53.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.713 - 3.333 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.002ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.002ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.192     2.892    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.006 r  idelay_reset_cnt_reg[1]/Q
                         net (fo=4, routed)           0.340     3.346    idelay_reset_cnt_reg_n_0_[1]
    SLICE_X97Y15         LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.212     3.558 r  idelay_reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.036     3.594    idelay_reset_cnt[2]
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.045     5.713    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.509     6.222    
                         clock uncertainty           -0.035     6.187    
    SLICE_X97Y15         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062     6.249    idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.305ns (45.185%)  route 0.370ns (54.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.713 - 3.333 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.192ns (routing 0.002ns, distribution 1.190ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.002ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.192     2.892    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.006 r  idelay_reset_cnt_reg[1]/Q
                         net (fo=4, routed)           0.340     3.346    idelay_reset_cnt_reg_n_0_[1]
    SLICE_X97Y15         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.191     3.537 r  idelay_reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.030     3.567    idelay_reset_cnt[1]
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.045     5.713    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.509     6.222    
                         clock uncertainty           -0.035     6.187    
    SLICE_X97Y15         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.246    idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.246    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  2.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.078ns (57.353%)  route 0.058ns (42.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.492ns (routing 0.002ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.002ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     1.195    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.243 f  idelay_reset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.042     1.285    idelay_reset_cnt_reg_n_0_[2]
    SLICE_X97Y15         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     1.315 r  idelay_reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     1.331    idelay_reset_cnt[1]
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.577     1.643    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.443     1.200    
    SLICE_X97Y15         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.256    idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.079ns (57.246%)  route 0.059ns (42.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.492ns (routing 0.002ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.002ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     1.195    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.243 f  idelay_reset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.043     1.286    idelay_reset_cnt_reg_n_0_[2]
    SLICE_X97Y15         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     1.317 r  idelay_reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.333    idelay_reset_cnt[0]
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.577     1.643    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.443     1.200    
    SLICE_X97Y15         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.256    idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.086ns (61.870%)  route 0.053ns (38.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.492ns (routing 0.002ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.002ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     1.195    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.243 r  idelay_reset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.042     1.285    idelay_reset_cnt_reg_n_0_[2]
    SLICE_X97Y15         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.038     1.323 r  idelay_reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.011     1.334    idelay_reset_cnt[2]
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.577     1.643    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.443     1.200    
    SLICE_X97Y15         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.256    idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.088ns (61.538%)  route 0.055ns (38.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.492ns (routing 0.002ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.002ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.492     1.195    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.243 r  idelay_reset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.043     1.286    idelay_reset_cnt_reg_n_0_[2]
    SLICE_X97Y15         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.040     1.326 r  idelay_reset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.012     1.338    idelay_reset_cnt[3]
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.577     1.643    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.443     1.200    
    SLICE_X97Y15         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.256    idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelayctrl_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      0.489ns (routing 0.002ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.002ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.489     1.192    idelayctrl_reset_gen/CLK
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y16         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.240 r  idelayctrl_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.120     1.360    idelayctrl_reset_gen/reset_stage3
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.573     1.639    idelayctrl_reset_gen/CLK
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
                         clock pessimism             -0.442     1.197    
    SLICE_X96Y16         FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.253    idelayctrl_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelayctrl_reset_gen/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      0.489ns (routing 0.002ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.002ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.489     1.192    idelayctrl_reset_gen/CLK
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y16         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.241 r  idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=1, routed)           0.148     1.389    idelayctrl_reset_gen/reset_stage4
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.570     1.636    idelayctrl_reset_gen/CLK
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync5/C
                         clock pessimism             -0.416     1.221    
    SLICE_X96Y16         FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.276    idelayctrl_reset_gen/reset_sync5
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelayctrl_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      0.489ns (routing 0.002ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.573ns (routing 0.002ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.489     1.192    idelayctrl_reset_gen/CLK
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y16         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.240 r  idelayctrl_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.143     1.383    idelayctrl_reset_gen/reset_stage2
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.573     1.639    idelayctrl_reset_gen/CLK
    SLICE_X96Y16         FDPE                                         r  idelayctrl_reset_gen/reset_sync3/C
                         clock pessimism             -0.442     1.197    
    SLICE_X96Y16         FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.253    idelayctrl_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelayctrl_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.484ns (routing 0.002ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.002ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.484     1.187    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.236 r  idelayctrl_reset_gen/reset_sync6/Q
                         net (fo=5, routed)           0.181     1.417    idelayctrl_reset_sync
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.575     1.641    io_refclk_bufg
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/C
                         clock pessimism             -0.373     1.268    
    SLICE_X97Y15         FDSE (Hold_EFF_SLICEM_C_S)
                                                      0.005     1.273    idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.049ns (21.030%)  route 0.184ns (78.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.484ns (routing 0.002ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.002ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.484     1.187    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.236 r  idelayctrl_reset_gen/reset_sync6/Q
                         net (fo=5, routed)           0.184     1.420    idelayctrl_reset_sync
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.577     1.643    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.373     1.270    
    SLICE_X97Y15         FDRE (Hold_DFF_SLICEM_C_R)
                                                      0.005     1.275    idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 idelayctrl_reset_gen/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             io_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.049ns (21.030%)  route 0.184ns (78.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.484ns (routing 0.002ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.577ns (routing 0.002ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.484     1.187    idelayctrl_reset_gen/CLK
    SLICE_X96Y17         FDPE                                         r  idelayctrl_reset_gen/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y17         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.236 r  idelayctrl_reset_gen/reset_sync6/Q
                         net (fo=5, routed)           0.184     1.420    idelayctrl_reset_sync
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.577     1.643    io_refclk_bufg
    SLICE_X97Y15         FDRE                                         r  idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.373     1.270    
    SLICE_X97Y15         FDRE (Hold_CFF_SLICEM_C_R)
                                                      0.005     1.275    idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_refclk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { io_refclk }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y18  gmii_data_bus[0].delay_gmii_txd/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y15  gmii_data_bus[1].delay_gmii_txd/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y16  gmii_data_bus[2].delay_gmii_txd/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y13  gmii_data_bus[3].delay_gmii_txd/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y14  gmii_data_bus[4].delay_gmii_txd/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y10  gmii_data_bus[5].delay_gmii_txd/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y11  gmii_data_bus[6].delay_gmii_txd/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y8   gmii_data_bus[7].delay_gmii_txd/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y9   delay_gmii_tx_en/CLK
Min Period        n/a     IDELAYE3/CLK  n/a            2.740         3.333       0.593      BITSLICE_RX_TX_X2Y6   delay_gmii_tx_er/CLK
Low Pulse Width   Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y18  gmii_data_bus[0].delay_gmii_txd/CLK
Low Pulse Width   Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y11  gmii_data_bus[6].delay_gmii_txd/CLK
Low Pulse Width   Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y9   delay_gmii_tx_en/CLK
Low Pulse Width   Fast    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y18  gmii_data_bus[0].delay_gmii_txd/CLK
Low Pulse Width   Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y14  gmii_data_bus[4].delay_gmii_txd/CLK
Low Pulse Width   Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y8   gmii_data_bus[7].delay_gmii_txd/CLK
Low Pulse Width   Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y6   delay_gmii_tx_er/CLK
Low Pulse Width   Fast    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y15  gmii_data_bus[1].delay_gmii_txd/CLK
Low Pulse Width   Fast    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y13  gmii_data_bus[3].delay_gmii_txd/CLK
Low Pulse Width   Fast    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y11  gmii_data_bus[6].delay_gmii_txd/CLK
High Pulse Width  Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y15  gmii_data_bus[1].delay_gmii_txd/CLK
High Pulse Width  Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y16  gmii_data_bus[2].delay_gmii_txd/CLK
High Pulse Width  Fast    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y16  gmii_data_bus[2].delay_gmii_txd/CLK
High Pulse Width  Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y13  gmii_data_bus[3].delay_gmii_txd/CLK
High Pulse Width  Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y14  gmii_data_bus[4].delay_gmii_txd/CLK
High Pulse Width  Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y10  gmii_data_bus[5].delay_gmii_txd/CLK
High Pulse Width  Fast    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y10  gmii_data_bus[5].delay_gmii_txd/CLK
High Pulse Width  Slow    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y8   gmii_data_bus[7].delay_gmii_txd/CLK
High Pulse Width  Fast    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y8   gmii_data_bus[7].delay_gmii_txd/CLK
High Pulse Width  Fast    IDELAYE3/CLK  n/a            1.233         1.666       0.433      BITSLICE_RX_TX_X2Y9   delay_gmii_tx_en/CLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clocking_i_n_2
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.116ns (10.632%)  route 0.975ns (89.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 9.986 - 8.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.616ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.550ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.895     2.292    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.408 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.975     3.383    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[15]
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.657     9.986    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.000     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X110Y8         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.061    10.012    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.114ns (13.119%)  route 0.755ns (86.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 9.980 - 8.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.616ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.550ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.045     2.442    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X125Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y9         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.556 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           0.755     3.311    core_support_i/pcs_pma_i/inst/transceiver_inst/p_0_in
    SLICE_X107Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.651     9.980    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X107Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.000     9.980    
                         clock uncertainty           -0.035     9.945    
    SLICE_X107Y9         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    10.005    core_support_i/pcs_pma_i/inst/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.116ns (14.303%)  route 0.695ns (85.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 9.989 - 8.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.616ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.550ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.045     2.442    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X125Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y9         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.558 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           0.695     3.253    core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X112Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.660     9.989    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X112Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism              0.000     9.989    
                         clock uncertainty           -0.035     9.954    
    SLICE_X112Y9         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059    10.013    core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.114ns (12.166%)  route 0.823ns (87.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 9.986 - 8.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.616ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.550ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.895     2.292    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.406 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.823     3.229    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[14]
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.657     9.986    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.000     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X110Y8         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    10.011    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.792ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.114ns (14.597%)  route 0.667ns (85.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 9.989 - 8.000 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.045ns (routing 0.616ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.550ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          2.045     2.442    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X125Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y9         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.556 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           0.667     3.223    core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X112Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.660     9.989    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X112Y9         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism              0.000     9.989    
                         clock uncertainty           -0.035     9.954    
    SLICE_X112Y9         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061    10.015    core_support_i/pcs_pma_i/inst/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         10.015    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  6.792    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.113ns (12.598%)  route 0.784ns (87.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 9.999 - 8.000 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.616ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.550ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.919     2.316    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.429 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.784     3.213    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[12]
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.670     9.999    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.000     9.999    
                         clock uncertainty           -0.035     9.964    
    SLICE_X111Y6         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    10.024    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.117ns (13.280%)  route 0.764ns (86.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 9.986 - 8.000 ) 
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.616ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.550ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.919     2.316    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.433 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.764     3.197    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[0]
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.657     9.986    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.000     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X110Y7         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    10.011    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -3.197    
  -------------------------------------------------------------------
                         slack                                  6.814    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.114ns (12.653%)  route 0.787ns (87.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 9.986 - 8.000 ) 
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.616ns, distribution 1.279ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.550ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.895     2.292    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.406 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.787     3.193    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[6]
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.657     9.986    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.000     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X110Y8         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    10.010    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.117ns (14.391%)  route 0.696ns (85.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 9.986 - 8.000 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.616ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.550ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.916     2.313    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     2.430 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.696     3.126    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[9]
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.657     9.986    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism              0.000     9.986    
                         clock uncertainty           -0.035     9.951    
    SLICE_X110Y7         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    10.011    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.114ns (13.886%)  route 0.707ns (86.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 9.999 - 8.000 ) 
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.616ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.550ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.916     2.313    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.427 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.707     3.134    core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.670     9.999    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.000     9.999    
                         clock uncertainty           -0.035     9.964    
    SLICE_X111Y6         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    10.024    core_support_i/pcs_pma_i/inst/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -3.134    
  -------------------------------------------------------------------
                         slack                                  6.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.048ns (15.335%)  route 0.265ns (84.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.873ns (routing 0.334ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.372ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.873     0.991    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.039 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.265     1.304    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[3]
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.014     1.179    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.000     1.179    
    SLICE_X110Y7         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     1.235    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.048ns (14.590%)  route 0.281ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.862ns (routing 0.334ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.372ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.862     0.980    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.028 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           0.281     1.309    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.013     1.178    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.000     1.178    
    SLICE_X110Y8         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     1.234    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.048ns (14.243%)  route 0.289ns (85.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.862ns (routing 0.334ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.372ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.862     0.980    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.028 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           0.289     1.317    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.013     1.178    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.000     1.178    
    SLICE_X110Y8         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.234    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.048ns (14.590%)  route 0.281ns (85.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.334ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.372ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.872     0.990    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.038 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.281     1.319    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[10]
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.014     1.179    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism              0.000     1.179    
    SLICE_X110Y7         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.234    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.049ns (15.312%)  route 0.271ns (84.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.945ns (routing 0.334ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.372ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.945     1.063    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X129Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y3         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.112 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.271     1.383    core_support_i/pcs_pma_i/inst/transceiver_inst/txbufstatus_reg[1]
    SLICE_X121Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.069     1.234    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X121Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.000     1.234    
    SLICE_X121Y3         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.290    core_support_i/pcs_pma_i/inst/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.048ns (13.833%)  route 0.299ns (86.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.862ns (routing 0.334ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.372ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.862     0.980    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X111Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y8         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.028 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.299     1.327    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[7]
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.013     1.178    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y8         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.000     1.178    
    SLICE_X110Y8         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.233    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.049ns (13.803%)  route 0.306ns (86.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.334ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.372ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.872     0.990    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.039 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           0.306     1.345    core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.028     1.193    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.000     1.193    
    SLICE_X111Y6         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.248    core_support_i/pcs_pma_i/inst/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.049ns (13.725%)  route 0.308ns (86.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.873ns (routing 0.334ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.372ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.873     0.991    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.040 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.308     1.348    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[5]
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.028     1.193    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.000     1.193    
    SLICE_X111Y6         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.249    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.048ns (13.714%)  route 0.302ns (86.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.334ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.372ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.872     0.990    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.038 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           0.302     1.340    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[8]
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.014     1.179    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X110Y7         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.000     1.179    
    SLICE_X110Y7         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.235    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - core_clocking_i_n_2 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.049ns (13.462%)  route 0.315ns (86.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.873ns (routing 0.334ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.372ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          0.873     0.991    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X112Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y6         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.040 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.315     1.355    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_reg[4]
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.028     1.193    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X111Y6         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.000     1.193    
    SLICE_X111Y6         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.249    core_support_i/pcs_pma_i/inst/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  core_clocking_i_n_2

Setup :            0  Failing Endpoints,  Worst Slack        6.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.968ns  (logic 0.114ns (11.777%)  route 0.854ns (88.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 10.285 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.888ns (routing 0.607ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.888    10.285    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y4         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    10.399 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.854    11.253    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[0]
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.000    18.015    
                         clock uncertainty           -0.035    17.980    
    SLICE_X116Y4         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    18.039    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         18.039    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.910ns  (logic 0.117ns (12.857%)  route 0.793ns (87.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 18.013 - 16.000 ) 
    Source Clock Delay      (SCD):    2.290ns = ( 10.290 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.893ns (routing 0.607ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.558ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.893    10.290    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X116Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y5         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    10.407 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.793    11.200    core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispmode_double[1]
    SLICE_X116Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.684    18.013    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X116Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.000    18.013    
                         clock uncertainty           -0.035    17.978    
    SLICE_X116Y5         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    18.038    core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.038    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.867ns  (logic 0.114ns (13.149%)  route 0.753ns (86.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.285ns = ( 10.285 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.888ns (routing 0.607ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.888    10.285    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y4         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    10.399 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.753    11.152    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[1]
    SLICE_X117Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.000    18.015    
                         clock uncertainty           -0.035    17.980    
    SLICE_X117Y4         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    18.039    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.039    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  6.887    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.865ns  (logic 0.114ns (13.179%)  route 0.751ns (86.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 17.978 - 16.000 ) 
    Source Clock Delay      (SCD):    2.246ns = ( 10.246 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.607ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.558ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.849    10.246    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X98Y15         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y15         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    10.360 r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           0.751    11.111    core_support_i/pcs_pma_i/inst/transceiver_inst/rxpowerdown_reg__0
    SLICE_X98Y15         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.649    17.978    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X98Y15         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism              0.000    17.978    
                         clock uncertainty           -0.035    17.943    
    SLICE_X98Y15         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    18.002    core_support_i/pcs_pma_i/inst/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         18.002    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.843ns  (logic 0.114ns (13.523%)  route 0.729ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.294ns = ( 10.294 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.607ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.897    10.294    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y5         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    10.408 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.729    11.137    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[10]
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.000    18.015    
                         clock uncertainty           -0.035    17.980    
    SLICE_X117Y5         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    18.039    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         18.039    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.832ns  (logic 0.117ns (14.062%)  route 0.715ns (85.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 18.009 - 16.000 ) 
    Source Clock Delay      (SCD):    2.292ns = ( 10.292 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.607ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.558ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.895    10.292    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X113Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    10.409 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.715    11.124    core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_double[0]
    SLICE_X113Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.680    18.009    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X113Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.000    18.009    
                         clock uncertainty           -0.035    17.974    
    SLICE_X113Y3         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060    18.034    core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         18.034    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.819ns  (logic 0.115ns (14.042%)  route 0.704ns (85.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.294ns = ( 10.294 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.607ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.897    10.294    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y5         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    10.409 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.704    11.113    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[7]
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.000    18.015    
                         clock uncertainty           -0.035    17.980    
    SLICE_X117Y5         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    18.040    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.040    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.814ns  (logic 0.117ns (14.373%)  route 0.697ns (85.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.294ns = ( 10.294 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.607ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.897    10.294    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y4         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    10.411 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.697    11.108    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[12]
    SLICE_X117Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.000    18.015    
                         clock uncertainty           -0.035    17.980    
    SLICE_X117Y4         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    18.041    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         18.041    
                         arrival time                         -11.108    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.811ns  (logic 0.114ns (14.057%)  route 0.697ns (85.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.294ns = ( 10.294 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.607ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.897    10.294    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y3         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    10.408 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.697    11.105    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[14]
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.000    18.015    
                         clock uncertainty           -0.035    17.980    
    SLICE_X117Y3         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    18.039    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         18.039    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  6.934    

Slack (MET) :             6.936ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (core_clocking_i_n_2 rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.810ns  (logic 0.113ns (13.951%)  route 0.697ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 18.015 - 16.000 ) 
    Source Clock Delay      (SCD):    2.294ns = ( 10.294 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.607ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.558ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.897    10.294    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y3         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    10.407 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.697    11.104    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[5]
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000    16.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.686    18.015    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.000    18.015    
                         clock uncertainty           -0.035    17.980    
    SLICE_X117Y3         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    18.040    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         18.040    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  6.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.049ns (14.454%)  route 0.290ns (85.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.859ns (routing 0.327ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.859     0.977    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y4         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.026 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.290     1.316    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[8]
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.000     1.200    
    SLICE_X116Y4         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.256    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.049ns (14.583%)  route 0.287ns (85.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.327ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.864     0.982    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y5         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.031 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.287     1.318    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[2]
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.000     1.200    
    SLICE_X117Y3         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.255    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.049ns (14.286%)  route 0.294ns (85.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.327ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.864     0.982    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y3         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.031 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.294     1.325    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[13]
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.000     1.200    
    SLICE_X117Y3         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.255    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.048ns (13.833%)  route 0.299ns (86.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.327ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.864     0.982    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y4         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.030 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.299     1.329    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[3]
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.000     1.200    
    SLICE_X117Y3         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.256    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.048ns (13.913%)  route 0.297ns (86.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.861ns (routing 0.327ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.379ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.861     0.979    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X113Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y3         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.027 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.297     1.324    core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_double[1]
    SLICE_X113Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.030     1.195    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X113Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.000     1.195    
    SLICE_X113Y3         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.250    core_support_i/pcs_pma_i/inst/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.049ns (13.803%)  route 0.306ns (86.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.859ns (routing 0.327ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.859     0.977    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y4         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.026 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.306     1.332    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[9]
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X116Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.000     1.200    
    SLICE_X116Y4         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.256    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.049ns (13.881%)  route 0.304ns (86.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.327ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.864     0.982    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y3         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.031 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.304     1.335    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[6]
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.000     1.200    
    SLICE_X117Y3         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.256    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.049ns (13.573%)  route 0.312ns (86.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.327ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.864     0.982    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y4         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y4         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.031 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.312     1.343    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[4]
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y3         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.000     1.200    
    SLICE_X117Y3         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.256    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.048ns (13.008%)  route 0.321ns (86.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.861ns (routing 0.327ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.861     0.979    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X116Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y5         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.027 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.321     1.348    core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispval_double[0]
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.000     1.200    
    SLICE_X117Y5         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.255    core_support_i/pcs_pma_i/inst/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by core_clocking_i_n_2  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             core_clocking_i_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clocking_i_n_2 rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.048ns (13.043%)  route 0.320ns (86.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.327ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.379ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.864     0.982    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk2
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y5         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.030 r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.320     1.350    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_double[15]
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clocking_i_n_2 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y0         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=72, routed)          1.035     1.200    core_support_i/pcs_pma_i/inst/transceiver_inst/userclk
    SLICE_X117Y5         FDRE                                         r  core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.000     1.200    
    SLICE_X117Y5         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.255    core_support_i/pcs_pma_i/inst/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  io_refclk
  To Clock:  io_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_idelayctrl_i/RST
                            (recovery check against rising-edge clock io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.114ns (7.585%)  route 1.389ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 5.732 - 3.333 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.002ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.002ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.189     2.889    io_refclk_bufg
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.003 f  idelayctrl_reset_reg/Q
                         net (fo=2, routed)           1.389     4.392    idelayctrl_reset
    BITSLICE_CONTROL_X2Y1
                         IDELAYCTRL                                   f  core_idelayctrl_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.064     5.732    io_refclk_bufg
    BITSLICE_CONTROL_X2Y1
                         IDELAYCTRL                                   r  core_idelayctrl_i/REFCLK
                         clock pessimism              0.383     6.115    
                         clock uncertainty           -0.035     6.080    
    BITSLICE_CONTROL_X2Y1
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.633     5.447    core_idelayctrl_i
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_idelayctrl_i_REPLICATED_0/RST
                            (recovery check against rising-edge clock io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (io_refclk rise@3.333ns - io_refclk rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.114ns (8.309%)  route 1.258ns (91.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 5.729 - 3.333 ) 
    Source Clock Delay      (SCD):    2.889ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.002ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.002ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.732     0.732 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.824    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.867 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.617    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.700 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.189     2.889    io_refclk_bufg
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.003 f  idelayctrl_reset_reg/Q
                         net (fo=2, routed)           1.258     4.261    idelayctrl_reset
    BITSLICE_CONTROL_X2Y2
                         IDELAYCTRL                                   f  core_idelayctrl_i_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      3.333     3.333 r  
    AN18                                              0.000     3.333 r  io_refclk (IN)
                         net (fo=0)                   0.000     3.333    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.520     3.853 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     3.912    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     3.944 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     4.593    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.668 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          1.061     5.729    io_refclk_bufg
    BITSLICE_CONTROL_X2Y2
                         IDELAYCTRL                                   r  core_idelayctrl_i_REPLICATED_0/REFCLK
                         clock pessimism              0.383     6.112    
                         clock uncertainty           -0.035     6.077    
    BITSLICE_CONTROL_X2Y2
                         IDELAYCTRL (Recov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                     -0.500     5.577    core_idelayctrl_i_REPLICATED_0
  -------------------------------------------------------------------
                         required time                          5.577    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  1.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_idelayctrl_i_REPLICATED_0/RST
                            (removal check against rising-edge clock io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.049ns (7.993%)  route 0.564ns (92.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.491ns (routing 0.002ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.562ns (routing 0.002ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.491     1.194    io_refclk_bufg
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.243 f  idelayctrl_reset_reg/Q
                         net (fo=2, routed)           0.564     1.807    idelayctrl_reset
    BITSLICE_CONTROL_X2Y2
                         IDELAYCTRL                                   f  core_idelayctrl_i_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.562     1.628    io_refclk_bufg
    BITSLICE_CONTROL_X2Y2
                         IDELAYCTRL                                   r  core_idelayctrl_i_REPLICATED_0/REFCLK
                         clock pessimism             -0.373     1.255    
    BITSLICE_CONTROL_X2Y2
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.431     1.686    core_idelayctrl_i_REPLICATED_0
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 idelayctrl_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_idelayctrl_i/RST
                            (removal check against rising-edge clock io_refclk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_refclk rise@0.000ns - io_refclk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.049ns (7.292%)  route 0.623ns (92.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.491ns (routing 0.002ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.002ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.346     0.346 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.371    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.386 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.290     0.676    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.703 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.491     1.194    io_refclk_bufg
    SLICE_X97Y15         FDSE                                         r  idelayctrl_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.243 f  idelayctrl_reset_reg/Q
                         net (fo=2, routed)           0.623     1.866    idelayctrl_reset
    BITSLICE_CONTROL_X2Y1
                         IDELAYCTRL                                   f  core_idelayctrl_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock io_refclk rise edge)
                                                      0.000     0.000 r  
    AN18                                              0.000     0.000 r  io_refclk (IN)
                         net (fo=0)                   0.000     0.000    io_refclk_IBUF_inst/I
    AN18                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.602     0.602 r  io_refclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.644    io_refclk_IBUF_inst/OUT
    AN18                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.666 r  io_refclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.369     1.035    io_refclk_IBUF
    BUFGCE_X2Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.066 r  bufg_io_refclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=23, routed)          0.564     1.630    io_refclk_bufg
    BITSLICE_CONTROL_X2Y1
                         IDELAYCTRL                                   r  core_idelayctrl_i/REFCLK
                         clock pessimism             -0.373     1.257    
    BITSLICE_CONTROL_X2Y1
                         IDELAYCTRL (Remov_CONTROL_BITSLICE_CONTROL_REFCLK_RST)
                                                      0.466     1.723    core_idelayctrl_i
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        7.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.117ns (23.447%)  route 0.382ns (76.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 10.237 - 8.000 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 0.607ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.550ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.167     2.564    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X91Y14         FDPE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.681 f  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.382     3.063    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X91Y10         FDPE                                         f  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.908    10.237    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X91Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.251    10.488    
                         clock uncertainty           -0.035    10.453    
    SLICE_X91Y10         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    10.371    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         10.371    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.117ns (23.447%)  route 0.382ns (76.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 10.237 - 8.000 ) 
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.167ns (routing 0.607ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.550ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         2.167     2.564    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X91Y14         FDPE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.681 f  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.382     3.063    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X91Y10         FDPE                                         f  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     8.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.908    10.237    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X91Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.251    10.488    
                         clock uncertainty           -0.035    10.453    
    SLICE_X91Y10         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    10.371    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         10.371    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  7.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.988ns (routing 0.327ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.372ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.988     1.106    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X91Y14         FDPE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.155 f  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.181     1.336    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X91Y10         FDPE                                         f  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.163     1.328    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X91Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.181     1.147    
    SLICE_X91Y10         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.152    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      0.988ns (routing 0.327ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.372ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         0.988     1.106    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X91Y14         FDPE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.155 f  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.181     1.336    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X91Y10         FDPE                                         f  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                0.000     0.000 r  core_support_i/pcs_pma_i/inst/transceiver_inst/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    core_support_i/core_clocking_i/txoutclk
    BUFG_GT_X1Y1         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  core_support_i/core_clocking_i/usrclk2_bufg_inst/O
    X4Y0 (CLOCK_ROOT)    net (fo=570, routed)         1.163     1.328    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X91Y10         FDPE                                         r  core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.181     1.147    
    SLICE_X91Y10         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.152    core_support_i/pcs_pma_i/inst/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.184    





