// Seed: 3875404208
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  logic id_4;
  reg   id_5;
  always @(posedge 1'b0 or 1) id_2 <= id_5;
endmodule
