// Seed: 3907164575
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_5, id_6 = id_6, id_7, id_8, id_9;
  assign id_7 = -1;
  always id_3 = id_5;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_10(
      id_9[-1]
  );
  assign id_1 = id_10;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_9 = 0;
endmodule
