Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 13:04:58 2019
| Host         : DESKTOP-B8MAG06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_control_sets_placed.rpt
| Design       : board
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            2 |
|      6 |            1 |
|     11 |            1 |
|    16+ |           33 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1024 |          527 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------+------------------+------------------+----------------+
|                 Clock Signal                 |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------+------------------+------------------+----------------+
|  myCPU/myInstruction_Decoder/ALU_OP_reg[1]_0 |                                           |                  |                1 |              1 |
|  myCPU/myInstructions/ALU_OP_reg[2]_i_4_0[0] |                                           |                  |                1 |              3 |
| ~clk_IBUF_BUFG                               |                                           |                  |                1 |              3 |
|  swb_IBUF_BUFG[1]                            |                                           |                  |                4 |              6 |
|  clk_IBUF_BUFG                               |                                           |                  |                3 |             11 |
| ~swb_IBUF_BUFG[1]                            |                                           | swb_IBUF[0]      |                8 |             30 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myInstructions/E[0]                 | swb_IBUF[0]      |               23 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[0]__0_n_0  | swb_IBUF[0]      |               22 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[14]__0_n_0 | swb_IBUF[0]      |               12 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[11]__0_n_0 | swb_IBUF[0]      |               16 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[15]__0_n_0 | swb_IBUF[0]      |               16 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[13]__0_n_0 | swb_IBUF[0]      |               23 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[17]__0_n_0 | swb_IBUF[0]      |               15 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[18]__0_n_0 | swb_IBUF[0]      |               17 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[19]__0_n_0 | swb_IBUF[0]      |               12 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[16]__0_n_0 | swb_IBUF[0]      |               19 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[1]__0_n_0  | swb_IBUF[0]      |               13 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[20]__0_n_0 | swb_IBUF[0]      |               15 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[21]__0_n_0 | swb_IBUF[0]      |                9 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[10]__0_n_0 | swb_IBUF[0]      |               18 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[12]__0_n_0 | swb_IBUF[0]      |               14 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[22]__0_n_0 | swb_IBUF[0]      |               15 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[23]__0_n_0 | swb_IBUF[0]      |               16 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[26]__0_n_0 | swb_IBUF[0]      |               14 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[30]__0_n_0 | swb_IBUF[0]      |               20 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[8]__0_n_0  | swb_IBUF[0]      |               19 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[28]__0_n_0 | swb_IBUF[0]      |               19 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[6]__0_n_0  | swb_IBUF[0]      |               14 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[27]__0_n_0 | swb_IBUF[0]      |               15 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[5]__0_n_0  | swb_IBUF[0]      |               17 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[25]__0_n_0 | swb_IBUF[0]      |               12 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[2]__0_n_0  | swb_IBUF[0]      |               14 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[4]__0_n_0  | swb_IBUF[0]      |               16 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[7]__0_n_0  | swb_IBUF[0]      |               16 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[24]__0_n_0 | swb_IBUF[0]      |               21 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[29]__0_n_0 | swb_IBUF[0]      |               18 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[9]__0_n_0  | swb_IBUF[0]      |               20 |             32 |
| ~swb_IBUF_BUFG[1]                            | myCPU/myRegister/REG_Files_reg[3]__0_n_0  | swb_IBUF[0]      |               17 |             32 |
+----------------------------------------------+-------------------------------------------+------------------+------------------+----------------+


