Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date             : Thu Feb 09 13:27:37 2017
| Host             : DAQ-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.666 |
| Dynamic (W)              | 0.489 |
| Device Static (W)        | 0.176 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 83.8  |
| Junction Temperature (C) | 26.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.025 |       13 |       --- |             --- |
| Slice Logic             |     0.004 |     8593 |       --- |             --- |
|   LUT as Logic          |     0.004 |     3050 |    203800 |            1.49 |
|   Register              |    <0.001 |     4424 |    407600 |            1.08 |
|   CARRY4                |    <0.001 |      175 |     50950 |            0.34 |
|   LUT as Shift Register |    <0.001 |       85 |     64000 |            0.13 |
|   F7/F8 Muxes           |    <0.001 |       21 |    203800 |            0.01 |
|   Others                |     0.000 |      247 |       --- |             --- |
| Signals                 |     0.006 |     6554 |       --- |             --- |
| Block RAM               |     0.013 |       19 |       445 |            4.26 |
| MMCM                    |     0.212 |        2 |        10 |           20.00 |
| I/O                     |    <0.001 |        4 |       500 |            0.80 |
| GTX                     |     0.229 |        1 |        16 |            6.25 |
| Static Power            |     0.176 |          |           |                 |
| Total                   |     0.666 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.129 |       0.058 |      0.071 |
| Vccaux    |       1.800 |     0.146 |       0.117 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.125 |       0.120 |      0.004 |
| MGTAVtt   |       1.200 |     0.087 |       0.082 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                         | Domain                                                                                | Constraint (ns) |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| CLKFBIN_1                                                                                     | infra/clocks/CLKFBIN                                                                  |             8.0 |
| n_4_mmcm                                                                                      | infra/eth/n_4_mmcm                                                                    |            16.0 |
| n_6_mmcm                                                                                      | infra/eth/n_6_mmcm                                                                    |             8.0 |
| infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txoutclk |            16.0 |
| eth_refclk                                                                                    | eth_clk_p                                                                             |             8.0 |
| clk_dc                                                                                        | infra/eth/decoupled_clk                                                               |            16.0 |
| CLKOUT1                                                                                       | infra/clocks/CLKOUT1                                                                  |            32.0 |
| CLKFBIN                                                                                       | infra/eth/CLKFBIN                                                                     |            16.0 |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |     0.489 |
|   infra                                        |     0.488 |
|     clocks                                     |     0.108 |
|       clkdiv                                   |     0.002 |
|     eth                                        |     0.347 |
|       mac                                      |     0.006 |
|         U0                                     |     0.006 |
|           temac_gbe_v9_0_core                  |     0.006 |
|             addr_filter_top                    |    <0.001 |
|               address_filter_inst              |    <0.001 |
|                 resync_promiscuous_mode        |    <0.001 |
|             flow                               |    <0.001 |
|               rx                               |     0.000 |
|               rx_pause                         |    <0.001 |
|               tx                               |    <0.001 |
|               tx_pause                         |    <0.001 |
|                 sync_good_rx                   |    <0.001 |
|             rx_axi_shim                        |    <0.001 |
|             rxgen                              |     0.003 |
|               CONFIG_SELECT.CALCULATE_CRC2     |    <0.001 |
|                 CRC1                           |    <0.001 |
|                 CRC2                           |    <0.001 |
|                 CRC3                           |    <0.001 |
|                 CRC4                           |    <0.001 |
|                 CRC5                           |    <0.001 |
|               CONFIG_SELECT.SPEED_1_SYNC       |    <0.001 |
|               FCS_CHECK                        |     0.001 |
|               FRAME_CHECKER                    |    <0.001 |
|               FRAME_DECODER                    |    <0.001 |
|               RX_SM                            |    <0.001 |
|             sync_rx_reset_i                    |    <0.001 |
|             sync_tx_reset_i                    |    <0.001 |
|             tx_axi_intf.tx_axi_shim            |    <0.001 |
|             txgen                              |     0.001 |
|               CONFIG_SELECT.CRCGEN2            |    <0.001 |
|                 CRC1                           |    <0.001 |
|                 CRC2                           |    <0.001 |
|                 CRC3                           |    <0.001 |
|                 CRC4                           |    <0.001 |
|                 CRC5                           |    <0.001 |
|               CONFIG_SELECT.SPEED_1_SYNC       |    <0.001 |
|               TX_SM1                           |    <0.001 |
|                 CRCGEN                         |    <0.001 |
|       phy                                      |     0.235 |
|         U0                                     |     0.235 |
|           gig_eth_pcs_pma_basex_v15_1_core     |     0.001 |
|             gpcs_pma_inst                      |     0.001 |
|               RECEIVER                         |    <0.001 |
|               SYNCHRONISATION                  |    <0.001 |
|               SYNC_SIGNAL_DETECT               |    <0.001 |
|               TRANSMITTER                      |    <0.001 |
|           sync_block_reset_done                |    <0.001 |
|           transceiver_inst                     |     0.233 |
|             gtwizard_inst                      |     0.232 |
|               U0                               |     0.232 |
|                 cpll_reset_sync                |    <0.001 |
|                 gt0_rxresetfsm_i               |     0.001 |
|                   sync_RXRESETDONE             |    <0.001 |
|                   sync_cplllock                |    <0.001 |
|                   sync_data_valid              |    <0.001 |
|                   sync_mmcm_lock_reclocked     |    <0.001 |
|                   sync_run_phase_alignment_int |    <0.001 |
|                   sync_time_out_wait_bypass    |    <0.001 |
|                   sync_tx_fsm_reset_done_int   |    <0.001 |
|                 gt0_txresetfsm_i               |    <0.001 |
|                   sync_TXRESETDONE             |    <0.001 |
|                   sync_cplllock                |    <0.001 |
|                   sync_mmcm_lock_reclocked     |    <0.001 |
|                   sync_run_phase_alignment_int |    <0.001 |
|                   sync_time_out_wait_bypass    |    <0.001 |
|                   sync_tx_fsm_reset_done_int   |    <0.001 |
|                 gtwizard_i                     |     0.230 |
|                   gt0_GTWIZARD_i               |     0.230 |
|                 sync_block_gtrxreset           |    <0.001 |
|             reclock_encommaalign               |    <0.001 |
|             reclock_rxreset                    |    <0.001 |
|             reclock_txreset                    |    <0.001 |
|             reset_wtd_timer                    |    <0.001 |
|             sync_block_data_valid              |    <0.001 |
|     ipbus                                      |     0.032 |
|       trans                                    |     0.003 |
|         cfg                                    |    <0.001 |
|         iface                                  |     0.002 |
|         sm                                     |     0.001 |
|       udp_if                                   |     0.030 |
|         ARP                                    |    <0.001 |
|         IPADDR                                 |    <0.001 |
|         RARP_block                             |     0.002 |
|         clock_crossing_if                      |    <0.001 |
|         internal_ram                           |    <0.001 |
|         internal_ram_selector                  |    <0.001 |
|         internal_ram_shim                      |    <0.001 |
|         ipbus_rx_ram                           |     0.008 |
|         ipbus_tx_ram                           |     0.005 |
|         payload                                |    <0.001 |
|         ping                                   |    <0.001 |
|         resend                                 |    <0.001 |
|         rx_byte_sum                            |    <0.001 |
|         rx_packet_parser                       |     0.003 |
|         rx_ram_mux                             |    <0.001 |
|         rx_ram_selector                        |    <0.001 |
|         rx_reset_block                         |    <0.001 |
|         rx_transactor                          |    <0.001 |
|         status                                 |     0.001 |
|         status_buffer                          |     0.002 |
|         tx_byte_sum                            |    <0.001 |
|         tx_main                                |     0.001 |
|         tx_ram_selector                        |    <0.001 |
|         tx_transactor                          |     0.001 |
|     stretch                                    |    <0.001 |
|       clkdiv                                   |    <0.001 |
|   slaves                                       |    <0.001 |
|     fabric                                     |    <0.001 |
|     slave0                                     |    <0.001 |
|     slave1                                     |    <0.001 |
|     slave4                                     |    <0.001 |
|     slave5                                     |    <0.001 |
+------------------------------------------------+-----------+


