cp_hqd_eop_base_addr_lo	,	V_453
AMDGPU_IB_FLAG_CE	,	V_689
"amdgpu: failed to get ib (%d).\n"	,	L_6
"ring test on %d succeeded in %d usecs\n"	,	L_3
AMDGPU_UCODE_ID_CP_PFP	,	V_84
golden_settings_fiji_a10	,	V_11
"Failed to load gfx firmware!\n"	,	L_28
reset_work	,	V_741
ARRAY_2D_TILED_THICK	,	V_240
mec_fw_version	,	V_76
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_47
mmSH_MEM_APE1_BASE	,	V_299
"amdgpu/%s_rlc.bin"	,	L_19
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_48
gfx_v8_0_set_eop_interrupt_state	,	F_155
cp_hqd_pq_rptr_report_addr_hi	,	V_489
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_49
AMDGPU_GEM_DOMAIN_OA	,	V_211
unlikely	,	F_34
AMDGPU_UCODE_ID_CP_ME	,	V_90
gpu_clock_mutex	,	V_595
ring_obj	,	V_185
scratch	,	V_27
"amdgpu: failed to get scratch reg (%d).\n"	,	L_5
gfx_v8_0_cp_compute_resume	,	F_101
GB_EDC_MODE	,	V_124
gfx_v8_0_set_priv_inst_fault_state	,	F_154
"  TA_CNTL_AUX=0x%08X\n"	,	L_66
gfx_v8_0_gpu_early_init	,	F_50
AMD_CG_STATE_GATE	,	V_669
"(%d) pin HDP EOP bo failed\n"	,	L_25
gfx_v8_0_priv_inst_irq_funcs	,	V_749
golden_settings_tonga_a11	,	V_15
golden_settings_iceland_a11	,	V_7
gfx_v8_0_scratch_init	,	F_4
amdgpu_ring_init	,	F_54
CP_RB_DOORBELL_RANGE_LOWER	,	V_416
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_386
gfx_v8_0_rlc_start	,	F_82
temp1	,	V_659
RREG32	,	F_14
num_tile_pipes	,	V_159
amdgpu_ib_schedule	,	F_19
mmPA_SC_FORCE_EOV_MAX_CNTS	,	V_548
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT	,	V_289
GRBM_STATUS__CB_BUSY_MASK	,	V_574
active_cu_number	,	V_759
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_664
amdgpu_gds_reg_offset	,	V_610
CP_RB0_CNTL	,	V_396
f	,	V_44
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
data1	,	V_660
i	,	V_25
j	,	V_279
k	,	V_319
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_703
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_168
r	,	V_35
CP_HQD_PQ_CONTROL	,	V_478
mmSX_DEBUG_1	,	V_537
ADDR_SURF_SAMPLE_SPLIT_2	,	V_233
cp_hqd_pq_base_hi	,	V_474
ADDR_SURF_SAMPLE_SPLIT_1	,	V_238
ADDR_SURF_SAMPLE_SPLIT_8	,	V_234
mmCP_RB0_WPTR	,	V_405
cp_hqd_eop_base_addr_hi	,	V_454
gfx_v8_0_setup_rb	,	F_70
cp_hqd_pq_rptr	,	V_459
gfx_v8_0_set_compute_eop_interrupt_state	,	F_152
EVENT_TYPE	,	F_48
GRBM_SOFT_RESET	,	V_337
max_texture_channel_caches	,	V_144
gfx_v8_0_ring_funcs_gfx	,	V_743
cs_section_def	,	V_366
"  DB_DEBUG2=0x%08X\n"	,	L_70
mmGPU_HDP_FLUSH_DONE	,	V_678
WAIT_REG_MEM_OPERATION	,	F_136
mmCP_CPF_STALLED_STAT1	,	V_530
reg_mem_engine	,	V_672
gfx_v8_0_ring_emit_vm_flush	,	F_146
gfx_v8_0_get_cu_active_bitmap	,	F_161
mmCP_HQD_PERSISTENT_STATE	,	V_504
mmGDS_VMID0_SIZE	,	V_750
ucode_id	,	V_85
AMDGPU_RING_TYPE_GFX	,	V_192
reg	,	V_31
RLC_SERDES_WR_CTRL__POWER_UP_MASK	,	V_629
irq_type	,	V_194
amdgpu_ring_fini	,	F_56
"  RLC_LB_CNTR_INIT=0x%08X\n"	,	L_104
num_reg	,	V_28
mmMC_SHARED_CHMAP	,	V_157
AMDGPU_DOORBELL_KIQ	,	V_498
mmCP_CPF_DEBUG	,	V_555
gfx_v8_0_early_init	,	F_118
CMP_BUSY_INT_ENABLE	,	V_331
mmMC_ARB_RAMCFG	,	V_158
EN	,	V_452
"  CP_CPC_STATUS = 0x%08x\n"	,	L_55
"  PA_SC_LINE_STIPPLE_STATE=0x%08X\n"	,	L_80
mmGRBM_GFX_INDEX	,	V_272
int_sel	,	V_698
AMDGPU_DOORBELL_GFX_RING0	,	V_189
tonga_golden_common_all	,	V_16
amdgpu_gfx_scratch_get	,	F_6
gfx_v8_0_rlc_reset	,	F_81
"  DB_DEBUG=0x%08X\n"	,	L_69
"(%d) create HDP EOP bo failed\n"	,	L_24
RPTR_BLOCK_SIZE	,	V_480
"  CP_MAX_CONTEXT=0x%08X\n"	,	L_84
AMDGPU_UCODE_ID_RLC_G	,	V_92
sh_mem_bases	,	V_286
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_322
num_rbs	,	V_284
sc_prim_fifo_size_backend	,	V_149
gfx_v8_0_select_se_sh	,	F_67
"Too many (%d) compute rings!\n"	,	L_31
mmSCRATCH_REG0	,	V_30
GUI_ACTIVE	,	V_517
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_582
le32_to_cpu	,	F_28
ARRAY_3D_TILED_THICK	,	V_241
fiji_update_gfx_clock_gating	,	F_128
"  se: %d\n"	,	L_58
"comp %d.%d.%d"	,	L_32
CP_PQ_WPTR_POLL_CNTL	,	V_451
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_50
AMDGPU_GEM_DOMAIN_GTT	,	V_102
MC_ARB_RAMCFG	,	V_170
GRBM_STATUS2	,	V_585
mmVGT_NUM_INSTANCES	,	V_546
mmCP_RB_WPTR_DELAY	,	V_393
GRBM_STATUS__SC_BUSY_MASK	,	V_568
mmCP_RB_DOORBELL_CONTROL	,	V_412
mmRLC_LB_CNTR_INIT	,	V_559
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_708
DEFAULT_SH_MEM_BASES	,	V_287
GRBM_STATUS__BCI_BUSY_MASK	,	V_569
cp_hqd_pq_base_lo	,	V_473
stoney_golden_settings_a11	,	V_23
DRM_DEBUG	,	F_24
GMCON_DEBUG	,	V_591
gfx_v8_0_hw_init	,	F_104
gfx_v8_0_eop_irq	,	F_156
num_gpus	,	V_173
pfp_fw	,	V_58
RLC_BUSY	,	V_586
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_640
modearray	,	V_214
mem_size	,	V_612
number	,	V_763
gfx_v8_0_cp_compute_load_microcode	,	F_99
tmp	,	V_34
mmCP_CE_UCODE_ADDR	,	V_361
CP_ME_CNTL	,	V_352
mmCP_PQ_WPTR_POLL_CNTL	,	V_450
mec2_fw_version	,	V_79
gfx_v8_0_ring_emit_pipeline_sync	,	F_144
GFX8_NUM_GFX_RINGS	,	V_614
"  PA_SC_RASTER_CONFIG_1=0x%08X\n"	,	L_60
RLC_SERDES_WR_CTRL__POWER_DOWN_MASK	,	V_628
rb_bitmap_width_per_sh	,	V_281
handle	,	V_177
gfx_v8_0_set_clockgating_state	,	F_129
gfx_v8_0_hw_fini	,	F_105
INDIRECT_BUFFER_VALID	,	V_693
mmCP_MEC_CNTL	,	V_421
rlc_fw_version	,	V_73
amdgpu_irq_add_id	,	F_53
mmPA_CL_ENHANCE	,	V_552
mmSCRATCH_ADDR	,	V_556
cmd	,	V_619
DRM_INFO	,	F_16
GRBM_STATUS__GDS_BUSY_MASK	,	V_575
max_cu_per_sh	,	V_141
mmCP_HQD_EOP_BASE_ADDR	,	V_438
mmCP_SEM_WAIT_TIMER	,	V_554
"  CP_RB0_WPTR=0x%08X\n"	,	L_91
amd_clockgating_state	,	V_668
gfx_v8_0_eop_irq_funcs	,	V_747
MEC_HPD_SIZE	,	V_101
multi_gpu_tile_size	,	V_174
amdgpu_cu_info	,	V_756
ucode_feature_version	,	V_65
err	,	V_51
RLC_CGTT_MGCG_OVERRIDE__CPF_MASK	,	V_644
common_firmware_header	,	V_54
cz_mgcg_cgcg_init	,	V_18
TOPAZ_GB_ADDR_CONFIG_GOLDEN	,	V_152
gfx_v8_0_late_init	,	F_122
COMPUTE_DISPATCH_INITIATOR	,	V_120
mmCB_CGTT_SCLK_CTRL	,	V_667
"  CP_RB_WPTR_DELAY=0x%08X\n"	,	L_88
PACKET3_INDIRECT_BUFFER_CONST	,	V_690
PACKET3_SET_CONTEXT_REG	,	V_382
"amdgpu: fence wait failed (%d).\n"	,	L_7
num_tile_mode_states	,	V_216
ce_ram_size	,	V_213
CP_MQD_CONTROL	,	V_470
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_325
TILE_SPLIT	,	F_60
gws	,	V_207
gfx_v8_0_rlc_load_microcode	,	F_83
amdgpu_ring	,	V_32
need_ctx_switch	,	V_681
RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT	,	V_635
ADDR_SURF_THIN_MICRO_TILING	,	V_235
gfx_v8_0_cp_gfx_resume	,	F_93
CHIP_FIJI	,	V_9
mmCC_GC_EDC_CONFIG	,	V_127
TONGA_GB_ADDR_CONFIG_GOLDEN	,	V_153
CP_RB_DOORBELL_CONTROL	,	V_413
cp_int_cntl	,	V_715
use_doorbell	,	V_187
pipe	,	V_198
DOORBELL_HIT	,	V_502
RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK	,	V_623
queue_id	,	V_739
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_232
mmSPI_CONFIG_CNTL_1	,	V_545
amdgpu_ib	,	V_41
vi_cs_data	,	V_370
shader_engine_tile_size	,	V_172
cz_golden_settings_a11	,	V_19
DOORBELL_RANGE_LOWER	,	V_417
DIMM1ADDRMAP	,	V_166
gfx_v8_0_cp_gfx_load_microcode	,	F_88
"amdgpu: cp failed to lock ring (%d).\n"	,	L_34
current_ctx	,	V_682
cp_hqd_active	,	V_511
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK	,	V_656
ADDR_SURF_P4_16x16	,	V_260
CC_GC_EDC_CONFIG	,	V_128
gfx_v8_0_ring_emit_fence_gfx	,	F_141
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_598
mmCP_RB0_RPTR_ADDR_HI	,	V_409
"SRBM_SOFT_RESET=0x%08X\n"	,	L_116
GRBM_STATUS__SPI_BUSY_MASK	,	V_576
mem_row_size_in_kb	,	V_169
mc_shared_chmap	,	V_132
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_709
se_num	,	V_264
"Failed to init MEC BOs!\n"	,	L_29
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_455
"  SPI_CONFIG_CNTL_1=0x%08X\n"	,	L_73
"  CP_INT_CNTL_RING0=0x%08X\n"	,	L_100
pfp_fw_version	,	V_62
dimm11_addr_map	,	V_137
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_45
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_423
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_291
BPM_REG_CGCG_OVERRIDE	,	V_662
"  CP_RB_VMID=0x%08X\n"	,	L_89
CP_HQD_EOP_CONTROL	,	V_442
tonga_mgcg_cgcg_init	,	V_14
sc_earlyz_tile_fifo_size	,	V_151
mmCP_HQD_PQ_RPTR	,	V_463
ENDIAN_SWAP	,	V_482
READ_TIMEOUT	,	V_304
SOFT_RESET_GRBM	,	V_584
SET_BPM_SERDES_CMD	,	V_658
PACKET3_SET_CONTEXT_REG_START	,	V_384
AMDGPU_FENCE_FLAG_64BIT	,	V_697
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_674
ADDR_SURF_TILE_SPLIT_256B	,	V_226
"  CP_CPF_DEBUG=0x%08X\n"	,	L_97
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_419
ring	,	V_33
EOP_TC_WB_ACTION_EN	,	V_713
amdgpu_ring_alloc	,	F_9
vgpr_offset	,	V_106
mmRLC_UCODE_CNTL	,	V_564
GRBM_STATUS__VGT_BUSY_MASK	,	V_572
mmCP_PFP_UCODE_DATA	,	V_360
GFX8_NUM_COMPUTE_RINGS	,	V_615
dimm00_addr_map	,	V_134
cp_mqd_base_addr_hi	,	V_466
"  PA_SC_FORCE_EOV_MAX_CNTS=0x%08X\n"	,	L_77
GENERIC2_INT_ENABLE	,	V_510
PACKET3	,	F_12
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_200
FIRST_COMPUTE_VMID	,	V_296
state	,	V_617
compute_static_thread_mgmt_se1	,	V_446
compute_static_thread_mgmt_se0	,	V_445
gfx_v8_0_ring_set_wptr_gfx	,	F_132
compute_static_thread_mgmt_se3	,	V_448
compute_static_thread_mgmt_se2	,	V_447
ext	,	V_369
me_fw_version	,	V_67
vmid	,	V_599
mmRLC_SERDES_WR_NONCU_MASTER_MASK	,	V_621
ctx	,	V_683
gfx_v8_0_ring_get_rptr_compute	,	F_147
asic_type	,	V_3
"  RLC_CNTL=0x%08X\n"	,	L_102
priv_reg_irq	,	V_179
"(%d) map MQD bo failed\n"	,	L_38
RLC_CGTT_MGCG_OVERRIDE__MGCG_MASK	,	V_646
gfx_v8_0_ring_test_ib	,	F_17
VMID	,	V_471
CHIP_STONEY	,	V_21
max_backends_per_se	,	V_143
cz_golden_common_all	,	V_20
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_44
DIS_EDC	,	V_129
cp_hqd_dequeue_request	,	V_458
mmVM_INVALIDATE_REQUEST	,	V_710
cu_info	,	V_757
RB_BUFSZ	,	V_397
"  CP_ME_CNTL=0x%08X\n"	,	L_83
GRBM_STATUS__CP_BUSY_MASK	,	V_581
mutex_unlock	,	F_72
active_rbs	,	V_280
"  CP_MEQ_THRESHOLDS=0x%08X\n"	,	L_64
BUG	,	F_25
gfx_v8_0_ring_emit_ib_gfx	,	F_139
num_gfx_rings	,	V_183
cs_partition_size	,	V_751
SH_MEM_ADDRESS_MODE_HSA64	,	V_288
macrotile_mode_array	,	V_219
hpd_eop_gpu_addr	,	V_103
MTYPE_UC	,	V_310
DRM_UDELAY	,	F_15
fw_data	,	V_341
RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK	,	V_634
gfx_v8_0_rlc_stop	,	F_80
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_497
gfx_v8_0_set_gfx_eop_interrupt_state	,	F_151
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_496
"  HDP_ADDR_CONFIG=0x%08X\n"	,	L_62
MICRO_TILE_MODE_NEW	,	F_61
"invalid pipe %d\n"	,	L_117
mutex_lock	,	F_71
mmGB_EDC_MODE	,	V_110
mmCP_MQD_BASE_ADDR_HI	,	V_468
mmCP_RB_VMID	,	V_394
mmCB_HW_CONTROL	,	V_544
mec_hdr	,	V_424
mdelay	,	F_96
ucode_version	,	V_63
RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK	,	V_627
gds_gfx_bo	,	V_206
source	,	V_724
ARRAY_3D_TILED_XTHICK	,	V_244
fw_size	,	V_87
"amdgpu: ib submit failed (%d).\n"	,	L_27
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_42
PRIV_STATE	,	V_485
fiji_update_coarse_grain_clock_gating	,	F_127
"  RLC_LB_PARAMS=0x%08X\n"	,	L_107
mmRLC_CGCG_CGLS_CTRL	,	V_345
sh_mem_config	,	V_285
ADDR_SURF_TILE_SPLIT_128B	,	V_225
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_753
mmCP_CPC_STATUS	,	V_534
mmCP_HQD_DEQUEUE_REQUEST	,	V_462
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_439
ETIMEDOUT	,	V_519
pp_enabled	,	V_347
fence_put	,	F_21
GB_ADDR_CONFIG	,	V_175
amdgpu_bo_pin	,	F_41
name	,	V_186
mmRLC_PG_CNTL	,	V_346
gfx_v8_0_set_gds_init	,	F_121
RLC_SERDES_WR_CTRL__BPM_DATA_MASK	,	V_631
"  VGT_GS_VERTEX_REUSE=0x%08X\n"	,	L_79
WREG32	,	F_8
gpu_addr	,	V_108
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_734
ME_HALT	,	V_353
mmHDP_ADDR_CONFIG	,	V_306
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_54
gfx_v8_0_get_csb_size	,	F_90
RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK	,	V_633
mmCP_PQ_STATUS	,	V_512
"amdgpu/%s_mec2.bin"	,	L_21
mmRLC_LB_PARAMS	,	V_562
amdgpu_irq_put	,	F_106
DOORBELL_SOURCE	,	V_501
amdgpu_ring_write	,	F_11
mmGB_MACROTILE_MODE0	,	V_258
CP_HQD_PERSISTENT_STATE	,	V_505
"amdgpu/%s_pfp.bin"	,	L_16
PACKET3_SET_SH_REG_START	,	V_117
ptr	,	V_46
__BIG_ENDIAN	,	F_95
__le32	,	T_3
AMDGPU_UCODE_ID_CP_CE	,	V_91
"(%d) reserve MQD bo failed\n"	,	L_35
me_fw	,	V_66
hdr	,	V_340
GRBM_STATUS	,	V_516
CHIP_TOPAZ	,	V_4
RLC_SERDES_WR_CTRL__P1_SELECT_MASK	,	V_625
gfx_v8_0_ring_emit_gds_switch	,	F_115
PACKET3_SET_UCONFIG_REG	,	V_37
next_rptr_gpu_addr	,	V_687
gfx_firmware_header_v1_0	,	V_56
uint64_t	,	T_4
AMDGPU_GEM_DOMAIN_GWS	,	V_208
CP_HQD_PQ_DOORBELL_CONTROL	,	V_456
fiji_send_serdes_cmd	,	F_125
"(%d) map HDP EOP bo failed\n"	,	L_26
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_403
me_id	,	V_737
backend_enable_mask	,	V_283
mmSRBM_STATUS	,	V_587
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_315
"Unknown chip type (%d) in function gfx_v8_0_tiling_mode_table_init() falling through to CHIP_CARRIZO\n"	,	L_33
ADDR_SURF_P16_32x32_16x16	,	V_259
PACKET3_PREAMBLE_CNTL	,	V_379
EOP_SIZE	,	V_443
CHIP_TONGA	,	V_13
mmCP_MAX_CONTEXT	,	V_376
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_499
compute_ring	,	V_104
mc_arb_ramcfg	,	V_133
wptr	,	V_404
mmCGTS_SM_CTRL_REG	,	V_650
mmSH_MEM_CONFIG	,	V_298
"  SCRATCH_ADDR=0x%08X\n"	,	L_98
gfx_v8_0_priv_reg_irq	,	F_158
mmCP_MEC_ME1_UCODE_ADDR	,	V_425
mmRLC_CGTT_MGCG_OVERRIDE	,	V_643
ce_hdr	,	V_357
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_729
CP_PQ_STATUS	,	V_513
PAGE_SIZE	,	V_89
DED_MODE	,	V_125
"(%d) create MQD bo failed\n"	,	L_36
"  CB_HW_CONTROL=0x%08X\n"	,	L_72
SH_MEM_CONFIG__PRIVATE_ATC_MASK	,	V_294
rptr_offs	,	V_407
err2	,	V_48
err1	,	V_45
flags	,	V_161
mec_int_cntl_reg	,	V_720
ARRAY_2D_TILED_THIN1	,	V_221
WRITE_DATA_DST_SEL	,	F_117
amdgpu_ring_test_ring	,	F_97
mmCP_HQD_VMID	,	V_440
ucode_array_offset_bytes	,	V_342
amdgpu_bo_kmap	,	F_42
"Illegal register access in command stream\n"	,	L_120
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_733
ROQ_PQ_IB_FLIP	,	V_484
gfx_v8_0_priv_reg_irq_funcs	,	V_748
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_665
ADDR_SURF_BANK_HEIGHT_1	,	V_254
cp_hqd_pq_rptr_report_addr_lo	,	V_488
ADDR_SURF_BANK_HEIGHT_2	,	V_253
ADDR_SURF_BANK_HEIGHT_4	,	V_247
mmCP_HQD_PQ_CONTROL	,	V_477
ADDR_SURF_BANK_HEIGHT_8	,	V_255
"  CP_RB0_BASE_HI=0x%08X\n"	,	L_95
rb_bufsz	,	V_390
AMDGPU_DOORBELL_MEC_RING0	,	V_196
mmCP_STAT	,	V_525
sgpr1_init_regs	,	V_112
CE_PARTITION_BASE	,	V_389
RLC_CGTT_MGCG_OVERRIDE__CGCG_MASK	,	V_661
AMDGPU_DOORBELL_MEC_RING7	,	V_500
SOFT_RESET_GFX	,	V_580
mmGRBM_CNTL	,	V_302
gfx_v8_0_set_irq_funcs	,	F_120
DATA_SEL	,	F_142
mmCP_HQD_PQ_BASE	,	V_475
"\n"	,	L_10
sgpr2_init_regs	,	V_113
EVENT_INDEX	,	F_49
gws_gfx_bo	,	V_209
next_rptr	,	V_685
"  CP_DEVICE_ID=0x%08X\n"	,	L_86
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_675
GRBM_GFX_INDEX	,	V_266
section	,	V_371
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_728
gfx_current_status	,	V_181
cp_mqd_base_addr_lo	,	V_465
wptr_offs	,	V_492
mmCP_MEC_ME2_UCODE_DATA	,	V_429
num_secondary_tile_mode_states	,	V_218
rlc_firmware_header_v2_0	,	V_339
pd_addr	,	V_707
"Illegal instruction in command stream\n"	,	L_121
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_655
SE_BROADCAST_WRITES	,	V_269
mec2_fw	,	V_78
mem_max_burst_length_bytes	,	V_160
PRELOAD_SIZE	,	V_506
mmCP_RB0_CNTL	,	V_402
wb_gpu_addr	,	V_434
amdgpu_ucode_print_rlc_hdr	,	F_84
max_tile_pipes	,	V_140
rlc_feature_version	,	V_74
gfx_v8_0_cp_compute_fini	,	F_100
PACKET3_SET_SH_REG	,	V_116
gb_addr_config	,	V_131
AMDGPU_CP_IRQ_GFX_EOP	,	V_191
RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT	,	V_637
BPM_REG_CGLS_EN	,	V_663
LAST_COMPUTE_VMID	,	V_297
mmCP_ME_CNTL	,	V_351
amdgpu_ib_free	,	F_22
"  RLC_UCODE_CNTL=0x%08X\n"	,	L_109
WAIT_REG_MEM_ENGINE	,	F_135
rlc_fw	,	V_72
WR_CONFIRM	,	V_679
"  GB_ADDR_CONFIG=0x%08X\n"	,	L_61
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_732
gfx_v8_0_enable_gui_idle_interrupt	,	F_79
addr	,	V_694
PACKET3_CONTEXT_CONTROL	,	V_381
check_fw_load_finish	,	V_350
temp	,	V_638
SOFT_RESET_CP	,	V_579
gfx_v8_0_get_cu_info	,	F_162
MACRO_TILE_ASPECT	,	F_65
mmSQ_CONFIG	,	V_540
PROP_FED	,	V_126
"  RLC_LB_CNTR_MAX=0x%08X\n"	,	L_105
mmRLC_GPM_UCODE_DATA	,	V_344
SAMPLE_SPLIT	,	F_62
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_495
funcs	,	V_742
extent	,	V_372
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_9
mmPA_SC_RASTER_CONFIG	,	V_385
mmCP_HQD_ACTIVE	,	V_461
smu_load	,	V_82
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_642
num_compute_rings	,	V_193
upper_32_bits	,	F_46
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_422
dev	,	V_59
ADDR_SURF_ROTATED_MICRO_TILING	,	V_245
gfx_v8_0_init_microcode	,	F_23
bitmap	,	V_760
gfx_v8_0_priv_inst_irq	,	F_160
"stoney"	,	L_15
gfx_v8_0_ring_emit_fence_compute	,	F_150
GRBM_STATUS__IA_BUSY_MASK	,	V_577
ARRAY_SIZE	,	F_3
"tonga"	,	L_12
"(%d) pin MQD bo failed\n"	,	L_37
mmSCRATCH_UMSK	,	V_557
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_731
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_491
fence_drv	,	V_705
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_752
AMD_IS_APU	,	V_162
mmGC_USER_RB_BACKEND_DISABLE	,	V_276
MTYPE_CC	,	V_292
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_721
RLC_CGTT_MGCG_OVERRIDE__RLC_MASK	,	V_645
PACKET3_SWITCH_BUFFER	,	V_688
mmPA_SC_ENHANCE	,	V_553
SRBM_SOFT_RESET	,	V_583
gfx_v8_0_init_compute_vmid	,	F_74
WDOORBELL32	,	F_133
INT_SEL	,	F_143
gws_base	,	V_602
dimm10_addr_map	,	V_136
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT	,	V_657
mmCP_ENDIAN_SWAP	,	V_377
vgpr_init_compute_shader	,	V_114
ALIGNMENT_MODE	,	V_312
RLC_CGTT_MGCG_OVERRIDE__GRBM_MASK	,	V_647
amdgpu_interrupt_state	,	V_714
rptr_addr	,	V_392
ARRAY_PRT_TILED_THIN1	,	V_230
gds_size	,	V_601
hpd	,	V_97
cp_mqd_control	,	V_472
order_base_2	,	F_94
mmCP_MEQ_THRESHOLDS	,	V_536
seq	,	V_695
gfx_v8_0_tiling_mode_table_init	,	F_57
doorbell_index	,	V_188
amd_powergating_state	,	V_616
ROW_SIZE	,	V_176
pfp_feature_version	,	V_64
mmRLC_CNTL	,	V_333
gfx_v8_0_soft_reset	,	F_113
ce_fw	,	V_69
mmCP_CPF_STATUS	,	V_531
GRBM_STATUS__PA_BUSY_MASK	,	V_567
me_hdr	,	V_358
PACKET3_SET_UCONFIG_REG_START	,	V_38
mmRLC_MC_CNTL	,	V_563
amdgpu_bo_unreserve	,	F_37
COMPUTE_SHADER_EN	,	V_121
mec_fw	,	V_75
usepfp	,	V_704
amdgpu_bo_reserve	,	F_33
config	,	V_138
"  SH_MEM_APE1_BASE=0x%08X\n"	,	L_112
AMDGPU_GFX_NORMAL_MODE	,	V_182
mmCP_CPF_BUSY_STAT	,	V_529
oa_size	,	V_605
BANK_WIDTH	,	F_63
CP_ME1_PIPE0_INT_CNTL	,	V_722
num_types	,	V_745
amdgpu_firmware_info	,	V_52
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_321
"  GRBM_STATUS2=0x%08X\n"	,	L_41
"(%d) reserve HPD EOP bo failed\n"	,	L_23
info	,	V_53
ADDR_SURF_8_BANK	,	V_249
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_730
"  RLC_LB_CNTL=0x%08X\n"	,	L_101
amdgpu_ucode_print_gfx_hdr	,	F_89
CNTX_EMPTY_INT_ENABLE	,	V_330
gfx_v8_0_resume	,	F_108
count	,	V_365
gfx_v8_0_set_ring_funcs	,	F_119
"  PA_SC_ENHANCE=0x%08X\n"	,	L_82
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_43
"  CP_CPF_STATUS = 0x%08x\n"	,	L_52
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_673
DRM_ERROR	,	F_7
PRIV_REG_INT_ENABLE	,	V_725
sgpr_offset	,	V_107
smumgr_funcs	,	V_349
CGTS_SM_CTRL_REG__SM_MODE__SHIFT	,	V_652
sh_num	,	V_265
RLC_SERDES_WR_CTRL__REG_ADDR_MASK	,	V_632
cp_hqd_pq_control	,	V_487
ADDR_SURF_16_BANK	,	V_256
fw	,	V_86
AMDGPU_IB_FLAG_PREAMBLE	,	V_686
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_164
"GFX 8.x registers\n"	,	L_39
iceland_golden_common_all	,	V_8
"gfx"	,	L_30
vi_mqd	,	V_436
mmPA_SC_LINE_STIPPLE_STATE	,	V_551
oa_gfx_bo	,	V_212
mmPA_SC_FIFO_SIZE	,	V_314
counter	,	V_758
stoney_mgcg_cgcg_init	,	V_22
sync_seq	,	V_706
fiji_mgcg_cgcg_init	,	V_10
mmCP_HQD_EOP_CONTROL	,	V_441
WAIT_REG_MEM_MEM_SPACE	,	F_145
sc_prim_fifo_size_frontend	,	V_148
mmCP_DEVICE_ID	,	V_378
mmCP_RB0_BASE	,	V_410
amdgpu_ring_commit	,	F_13
mmDMIF_ADDR_CALC	,	V_307
PACKET3_BASE_INDEX	,	F_92
fw_name	,	V_50
cp_hqd_pq_doorbell_control	,	V_457
vgpr_init_regs	,	V_111
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_654
AMDGPU_GWS_SHIFT	,	V_607
rptr	,	V_670
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_316
mmSH_MEM_APE1_LIMIT	,	V_300
vm_id	,	V_692
max_hw_contexts	,	V_147
"  SH_MEM_CONFIG=0x%08X\n"	,	L_111
gds_base	,	V_600
ib	,	V_42
fence_wait	,	F_20
id	,	V_373
"  RLC_LB_INIT_CU_MASK=0x%08X\n"	,	L_106
EOP_TCL1_ACTION_EN	,	V_701
fiji_update_medium_grain_clock_gating	,	F_126
BANK_HEIGHT	,	F_64
gfx_v8_0_cp_compute_enable	,	F_98
"invalid me %d\n"	,	L_118
PACKET3_EVENT_WRITE_EOP	,	V_700
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_317
mmCP_CPC_BUSY_STAT	,	V_532
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
mmGRBM_STATUS_SE2	,	V_523
mmGRBM_STATUS_SE3	,	V_524
mmTA_CNTL_AUX	,	V_538
mmGRBM_STATUS_SE0	,	V_521
amdgpu_bo_kunmap	,	F_43
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_518
mmGRBM_STATUS_SE1	,	V_522
mmCC_RB_BACKEND_DISABLE	,	V_275
ARRAY_2D_TILED_XTHICK	,	V_243
MTYPE_NC	,	V_313
max_gs_threads	,	V_146
compute_pipelinestat_enable	,	V_444
mmCP_INT_CNTL_RING0	,	V_327
ring_size	,	V_395
cp_hqd_pq_wptr_poll_addr_hi	,	V_494
dimm01_addr_map	,	V_135
ALIGN	,	F_29
num_mec	,	V_98
amdgpu_iv_entry	,	V_735
"  RLC_MC_CNTL=0x%08X\n"	,	L_108
ao_bitmap	,	V_761
smu	,	V_348
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_51
RLC_SERDES_WR_CTRL__READ_COMMAND_MASK	,	V_624
mmDB_DEBUG	,	V_541
gfx_v8_0_ring_emit_hdp_invalidate	,	F_138
cp_hqd_pq_wptr	,	V_460
gfx_v8_0_cp_gfx_enable	,	F_87
MTYPE	,	V_399
"  PA_CL_ENHANCE=0x%08X\n"	,	L_81
SOFT_RESET_RLC	,	V_338
gfx_v8_0_do_edc_gpr_workarounds	,	F_44
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_277
GRBM_STATUS__DB_BUSY_MASK	,	V_573
reg_offset	,	V_220
gfx_v8_0_suspend	,	F_107
gws_size	,	V_603
AMDGPU_IRQ_STATE_DISABLE	,	V_716
length_dw	,	V_47
UNORD_DISPATCH	,	V_483
GRBM_CNTL	,	V_303
ADDR_SURF_TILE_SPLIT_2KB	,	V_228
ucode	,	V_83
PRIV_INSTR_INT_ENABLE	,	V_726
gfx_v8_0_mec_fini	,	F_32
WAIT_REG_MEM_FUNCTION	,	F_137
GRBM_STATUS__SX_BUSY_MASK	,	V_570
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_597
cp_hqd_pq_wptr_poll_addr	,	V_493
ARRAY_MODE	,	F_58
gfx_v8_0_cp_enable	,	F_103
pdev	,	V_154
u32	,	V_6
eop_gpu_addr	,	V_433
amdgpu_bo_create	,	F_40
me	,	V_197
"  SQ_CONFIG=0x%08X\n"	,	L_68
amdgpu_program_register_sequence	,	F_2
"  SPI_CONFIG_CNTL=0x%08X\n"	,	L_67
"amdgpu/%s_mec.bin"	,	L_20
mmCP_STALLED_STAT1	,	V_526
"carrizo"	,	L_13
mmCP_STALLED_STAT2	,	V_527
mmCP_STALLED_STAT3	,	V_528
num_pipe	,	V_99
entry	,	V_736
"gfx8: Failed to load firmware \"%s\"\n"	,	L_22
header	,	V_55
RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK	,	V_630
mmGB_TILE_MODE0	,	V_257
cp_hqd_vmid	,	V_503
mmCP_CE_UCODE_DATA	,	V_362
mec	,	V_95
oa	,	V_210
mem	,	V_203
"  CP_RB0_RPTR_ADDR=0x%08X\n"	,	L_92
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_167
ADDR_SURF_DEPTH_MICRO_TILING	,	V_224
request_firmware	,	F_26
reg_base	,	V_29
mmGRBM_STATUS2	,	V_520
AMDGPU_OA_SHIFT	,	V_608
gfx_v8_0_cp_resume	,	F_102
amdgpu_gfx_scratch_free	,	F_10
DOORBELL_EN	,	V_415
mmDB_DEBUG3	,	V_543
"  SH_MEM_APE1_LIMIT=0x%08X\n"	,	L_113
mmDB_DEBUG2	,	V_542
src	,	V_727
total_size	,	V_105
mmCP_ME1_PIPE3_INT_CNTL	,	V_508
dev_warn	,	F_35
control	,	V_684
amdgpu_ucode_validate	,	F_27
srbm_mutex	,	V_295
u64	,	T_2
"  GRBM_STATUS=0x%08X\n"	,	L_40
me_feature_version	,	V_68
CLE_BPM_SERDES_CMD	,	V_649
fence	,	V_43
amdgpu_fence_process	,	F_157
gfx_v8_0_init_golden_registers	,	F_1
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_323
mmSH_MEM_BASES	,	V_301
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_596
gfx_v8_0_wait_for_idle	,	F_110
gfx_v8_0_ring_get_wptr_gfx	,	F_131
"amdgpu/%s_me.bin"	,	L_17
cs_extent_def	,	V_368
gfx_v8_0_is_idle	,	F_109
"  VGT_CACHE_INVALIDATION=0x%08X\n"	,	L_78
AMDGPU_MAX_COMPUTE_RINGS	,	V_195
"  SCRATCH_UMSK=0x%08X\n"	,	L_99
sec_ded_counter_registers	,	V_130
mmCP_MQD_BASE_ADDR	,	V_467
gfx_v8_0_ring_set_wptr_compute	,	F_149
mec_int_cntl	,	V_719
srbm_soft_reset	,	V_566
AMDGPU_IRQ_STATE_ENABLE	,	V_718
mmRLC_SERDES_WR_CU_MASTER_MASK	,	V_620
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK	,	V_653
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_53
gfx_v8_0_mec_init	,	F_39
ADDR_SURF_THICK_MICRO_TILING	,	V_239
AMDGPU_GPU_PAGE_SIZE	,	V_481
"  CP_RB0_RPTR_ADDR_HI=0x%08X\n"	,	L_93
NOOFCOLS	,	V_171
amdgpu_irq_get	,	F_123
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_163
PACKET3_RELEASE_MEM	,	V_712
mmCP_RB0_BASE_HI	,	V_411
PACKET3_NOP	,	V_190
PACKET3_EVENT_WRITE	,	V_122
PACKET3_INDIRECT_BUFFER	,	V_691
GFX_IDLE_INT_ENABLE	,	V_332
gfx_v8_0_set_powergating_state	,	F_124
gfx_v8_0_get_gpu_clock_counter	,	F_114
ce_fw_version	,	V_70
AMDGPU_GDS_SHIFT	,	V_606
gfx_v8_0_ring_funcs_compute	,	V_744
mmRLC_LB_CNTR_MAX	,	V_560
MIN_IB_AVAILSZ	,	V_400
"  CP_RB0_BASE=0x%08X\n"	,	L_94
u8	,	T_5
"IH: CP EOP\n"	,	L_119
GFX_CLEAR	,	V_593
hweight32	,	F_73
uint32_t	,	T_1
PACKET3_WAIT_REG_MEM	,	V_676
reg_index	,	V_383
SECT_CONTEXT	,	V_374
mmRLC_SERDES_CU_MASTER_BUSY	,	V_320
chip_name	,	V_49
buf	,	V_435
ADDR_SURF_BANK_WIDTH_4	,	V_246
ADDR_SURF_BANK_WIDTH_2	,	V_250
sect	,	V_367
ADDR_SURF_BANK_WIDTH_1	,	V_251
mod2array	,	V_215
CP_ME1_PIPE3_INT_CNTL	,	V_509
mmPA_SC_RASTER_CONFIG_1	,	V_535
ring_id	,	V_740
hqd_gpu_addr	,	V_431
EOP_TC_ACTION_EN	,	V_702
"amdgpu/%s_ce.bin"	,	L_18
PACKET3_DISPATCH_DIRECT	,	V_119
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_755
compute_misc_reserved	,	V_449
mmCOMPUTE_PGM_LO	,	V_118
gfx_v8_0_ring_get_wptr_compute	,	F_148
APE1_MTYPE	,	V_311
RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT	,	V_636
ARRAY_1D_TILED_THIN1	,	V_229
gfx_v8_0_ring_emit_hdp_flush	,	F_134
mmGRBM_SOFT_RESET	,	V_336
mmRLC_LB_INIT_CU_MASK	,	V_561
mmCP_RB0_RPTR_ADDR	,	V_408
grbm_soft_reset	,	V_565
GRBM_STATUS__TA_BUSY_MASK	,	V_571
CE_HALT	,	V_355
"  DB_DEBUG3=0x%08X\n"	,	L_71
write64bit	,	V_696
max_gprs	,	V_145
BUF_SWAP	,	V_401
ADDR_SURF_MACRO_ASPECT_2	,	V_248
ADDR_SURF_MACRO_ASPECT_1	,	V_261
ADDR_SURF_MACRO_ASPECT_4	,	V_252
gfx_v8_0_sw_init	,	F_52
bit_width	,	V_273
ADDR_SURF_P8_32x32_16x16	,	V_263
vi_srbm_select	,	F_75
cp_hqd_persistent_state	,	V_507
mmCP_CPC_STALLED_STAT1	,	V_533
idx	,	V_36
gfx_ring	,	V_184
ADDR_SURF_TILE_SPLIT_64B	,	V_223
"  DMIF_ADDR_CALC=0x%08X\n"	,	L_63
mec2_feature_version	,	V_80
AMDGPU_CP_IRQ_LAST	,	V_746
NUM_BANKS	,	F_66
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_490
"  CP_PERFMON_CNTL=0x%08X\n"	,	L_76
gfx_v8_0_gpu_init	,	F_76
wb	,	V_406
"  PA_SC_RASTER_CONFIG=0x%08X\n"	,	L_59
mqd_gpu_addr	,	V_432
DIMM0ADDRMAP	,	V_165
PACKET3_WRITE_DATA	,	V_609
dev_err	,	F_30
amdgpu_bo_unpin	,	F_36
SE_INDEX	,	V_271
ce_feature_version	,	V_71
CNTX_BUSY_INT_ENABLE	,	V_329
"  GB_MACROTILE_MODE%d=0x%08X\n"	,	L_57
PACKET3_PFP_SYNC_ME	,	V_711
mask	,	V_274
"topaz"	,	L_11
mmCP_MEC_ME1_UCODE_DATA	,	V_426
CHIP_CARRIZO	,	V_17
amdgpu_ib_get	,	F_18
mmGPU_HDP_FLUSH_REQ	,	V_677
release_firmware	,	F_31
tile_mode_array	,	V_217
priv_inst_irq	,	V_180
AMDGPU_GEM_DOMAIN_GDS	,	V_205
"  PA_SC_FIFO_SIZE=0x%08X\n"	,	L_74
reg_addr	,	V_618
num_queue	,	V_100
ARRAY_LINEAR_ALIGNED	,	V_231
mmRLC_LB_CNTL	,	V_558
mmVGT_CACHE_INVALIDATION	,	V_549
INSTANCE_BROADCAST_WRITES	,	V_267
dev_info	,	F_112
pipe_id	,	V_738
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_318
PACKET3_CLEAR_STATE	,	V_387
gfx_v8_0_wait_for_rlc_serdes	,	F_77
ARRAY_3D_TILED_THIN1	,	V_236
reg_count	,	V_375
DEFAULT_MTYPE	,	V_309
mmCP_MEM_SLP_CNTL	,	V_641
enable	,	V_326
mmCP_PERFMON_CNTL	,	V_547
gfx_v8_0_ring_emit_ib_compute	,	F_140
gfx_v8_0_ring_get_rptr_gfx	,	F_130
gfx_v8_0_sw_fini	,	F_55
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_420
mmCP_ME_RAM_DATA	,	V_364
gfx_v8_0_cp_gfx_start	,	F_91
RLC_CGTT_MGCG_OVERRIDE__CGLS_MASK	,	V_666
ARRAY_PRT_TILED_THICK	,	V_242
mmCP_ME_RAM_WADDR	,	V_363
mmGMCON_DEBUG	,	V_590
"  RLC_CGCG_CGLS_CTRL=0x%08X\n"	,	L_103
fail	,	V_123
GRBM_RQ_PENDING	,	V_589
mmCP_HQD_PQ_WPTR	,	V_464
gds	,	V_202
eop_irq	,	V_178
SRBM_STATUS	,	V_588
KMD_QUEUE	,	V_486
RLC_ENABLE_F32	,	V_335
mmRLC_SERDES_WR_CTRL	,	V_622
mqd	,	V_437
usec_timeout	,	V_39
DOORBELL_ENABLE	,	V_514
"  VM %d:\n"	,	L_110
SH_BROADCAST_WRITES	,	V_268
PIPE_CONFIG	,	F_59
gfx_v8_0_rlc_resume	,	F_86
out	,	V_60
SH_INDEX	,	V_270
mmHDP_DEBUG0	,	V_680
mmCP_MQD_CONTROL	,	V_469
"  VGT_NUM_INSTANCES=0x%08X\n"	,	L_75
firmware	,	V_81
REG_GET_FIELD	,	F_51
mmCP_MEC_ME2_UCODE_ADDR	,	V_428
max_shader_engines	,	V_139
WRITE_DATA_ENGINE_SEL	,	F_116
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_278
cp_hdr	,	V_57
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_418
AMDGPU_UCODE_ID_CP_MEC2	,	V_94
AMDGPU_UCODE_ID_CP_MEC1	,	V_93
mmSPI_CONFIG_CNTL	,	V_539
"  SH_MEM_BASES=0x%08X\n"	,	L_114
mmGB_ADDR_CONFIG	,	V_305
pfp_hdr	,	V_356
EINVAL	,	V_40
ADDR_SURF_P2	,	V_222
RLC_CNTL	,	V_334
"  CP_ENDIAN_SWAP=0x%08X\n"	,	L_85
GDS_GWS_VMID0__SIZE__SHIFT	,	V_613
PFP_HALT	,	V_354
"ib test on ring %d succeeded in %u usecs\n"	,	L_8
gfx	,	V_26
udelay	,	F_78
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_578
queue	,	V_199
gfx_v8_0_get_rb_active_bitmap	,	F_69
data	,	V_61
le32_to_cpup	,	F_85
"  CP_RB0_CNTL=0x%08X\n"	,	L_90
"  CP_SEM_WAIT_TIMER=0x%08X\n"	,	L_87
CARRIZO_GB_ADDR_CONFIG_GOLDEN	,	V_156
grbm_idx_mutex	,	V_282
rb_addr	,	V_391
"  CP_MEC_CNTL=0x%08X\n"	,	L_96
AMDGPU_RING_TYPE_COMPUTE	,	V_201
mmVGT_GS_VERTEX_REUSE	,	V_550
lower_32_bits	,	F_45
"  CP_STAT = 0x%08x\n"	,	L_46
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_324
GFX_STALL	,	V_592
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_293
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_754
REG_SET_FIELD	,	F_47
mec_feature_version	,	V_77
gfx_v8_0_create_bitmask	,	F_68
ao_cu_mask	,	V_762
mmCP_PFP_UCODE_ADDR	,	V_359
ADDR_SURF_TILE_SPLIT_512B	,	V_227
mmGRBM_STATUS	,	V_515
mmRLC_MEM_SLP_CNTL	,	V_639
AMDGPU_FENCE_FLAG_INT	,	V_699
CGTS_SM_CTRL_REG__SM_MODE_MASK	,	V_651
revision	,	V_155
PACKET3_SET_BASE	,	V_388
hpd_eop_obj	,	V_96
gfx_v8_0_print_status	,	F_111
gfx_partition_size	,	V_204
BPM_REG_MGCG_OVERRIDE	,	V_648
gfx_v8_0_ring_test_ring	,	F_5
QUEUE_SIZE	,	V_479
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_380
"  SX_DEBUG_1=0x%08X\n"	,	L_65
schedule_work	,	F_159
CP_INT_CNTL_RING0	,	V_328
"GRBM_SOFT_RESET=0x%08X\n"	,	L_115
sc_hiz_tile_fifo_size	,	V_150
mmRLC_GPM_UCODE_ADDR	,	V_343
iceland_mgcg_cgcg_init	,	V_5
RB_BLKSZ	,	V_398
"  GB_TILE_MODE%d=0x%08X\n"	,	L_56
ADDR_SURF_4_BANK	,	V_262
stoney_golden_common_all	,	V_24
amdgpu_irq_src	,	V_723
sgpr_init_compute_shader	,	V_115
ref_and_mask	,	V_671
mmSRBM_SOFT_RESET	,	V_594
ARRAY_1D_TILED_THICK	,	V_237
DOORBELL_OFFSET	,	V_414
amdgpu_bo_unref	,	F_38
ready	,	V_109
max_sh_per_se	,	V_142
oa_base	,	V_604
fiji_golden_common_all	,	V_12
TIME_STAMP_INT_ENABLE	,	V_717
gfx_v8_0_set_priv_reg_fault_state	,	F_153
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_476
SH_MEM_CONFIG	,	V_308
mem_base	,	V_611
ucode_size_bytes	,	V_88
mec2_hdr	,	V_427
"fiji"	,	L_14
mqd_obj	,	V_430
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_290
RLC_SERDES_WR_CTRL__P2_SELECT_MASK	,	V_626
