/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [9:0] _03_;
  reg [3:0] _04_;
  wire [3:0] _05_;
  reg [3:0] _06_;
  reg [8:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [8:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = _00_ ? celloutsig_0_8z : celloutsig_0_5z[11];
  assign celloutsig_0_10z = ~(_01_ & celloutsig_0_0z);
  assign celloutsig_0_23z = ~(celloutsig_0_18z & celloutsig_0_19z);
  assign celloutsig_0_0z = ~(in_data[18] | in_data[20]);
  assign celloutsig_1_0z = ~(in_data[178] | in_data[110]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z[10] | celloutsig_1_3z[13]);
  assign celloutsig_0_15z = ~(celloutsig_0_3z[1] | celloutsig_0_2z);
  assign celloutsig_0_68z = celloutsig_0_4z[8] | celloutsig_0_25z[6];
  assign celloutsig_0_8z = _02_ | celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_1z[4] | celloutsig_0_0z;
  assign celloutsig_1_6z = ~(celloutsig_1_1z[1] ^ celloutsig_1_2z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_0z ^ celloutsig_1_4z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { celloutsig_0_26z, celloutsig_0_23z };
  reg [3:0] _21_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= in_data[78:75];
  assign { _01_, _05_[2], _00_, _02_ } = _21_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 4'h0;
    else _04_ <= _03_[3:0];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 9'h000;
    else _07_ <= { celloutsig_0_5z[6:3], celloutsig_0_1z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 4'h0;
    else _06_ <= celloutsig_1_1z[7:4];
  assign celloutsig_0_3z = in_data[84:82] / { 1'h1, celloutsig_0_1z[2], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[142:135] / { 1'h1, in_data[156:152], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z } / { 1'h1, _05_[2], _00_, _02_, celloutsig_0_12z[3:1], in_data[0] };
  assign celloutsig_0_18z = celloutsig_0_5z[17:11] >= { celloutsig_0_3z, _01_, _05_[2], _00_, _02_ };
  assign celloutsig_1_5z = in_data[125:112] <= { celloutsig_1_3z[7:5], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_11z = ! celloutsig_0_5z[16:11];
  assign celloutsig_0_22z = celloutsig_0_13z[4:1] < celloutsig_0_21z[9:6];
  assign celloutsig_1_19z = { celloutsig_1_10z[3:1], _06_ } % { 1'h1, celloutsig_1_1z[6:1] };
  assign celloutsig_1_3z = { in_data[127:115], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[3:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[184:179], _06_ } * celloutsig_1_7z[10:1];
  assign celloutsig_0_5z = - { in_data[93:87], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = - celloutsig_1_1z[5:3];
  assign celloutsig_0_26z = - { celloutsig_0_4z[6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_22z };
  assign celloutsig_0_12z = ~ { celloutsig_0_1z[3:2], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_21z = ~ { celloutsig_0_4z[12:1], celloutsig_0_15z };
  assign celloutsig_0_67z = ~^ { _04_[2:0], celloutsig_0_33z };
  assign celloutsig_0_33z = ~^ { celloutsig_0_26z[7:4], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_14z = ^ { celloutsig_0_4z[4:2], celloutsig_0_9z };
  assign celloutsig_0_19z = ^ { celloutsig_0_3z[2], celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[52:48] << in_data[45:41];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } >> in_data[19:7];
  assign celloutsig_1_7z = in_data[163:153] >> { celloutsig_1_3z[6:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_13z = { _07_[7:6], celloutsig_0_12z, celloutsig_0_11z } - { in_data[7:2], celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_17z } ~^ { celloutsig_0_17z[6:0], celloutsig_0_23z, celloutsig_0_0z };
  assign { _05_[3], _05_[1:0] } = { _01_, _00_, _02_ };
  assign { out_data[128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
