Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec  9 20:08:38 2023
| Host         : doov running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |              30 |           10 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------+----------------------+------------------+----------------+
|        Clock Signal        |    Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------------+--------------------+----------------------+------------------+----------------+
|  mips/c/md/regdst_n_0      |                    |                      |                1 |              2 |
|  mips/c/md/alusrc__0_n_0   |                    |                      |                2 |              3 |
|  mips/c/md/E[0]            |                    |                      |                1 |              3 |
|  mips/c/md/regwrite__0_n_0 |                    |                      |                1 |              3 |
|  CLK_IBUF_BUFG             |                    | U2/digit[3]_i_1_n_0  |                1 |              4 |
|  CLK_IBUF_BUFG             |                    |                      |                2 |              5 |
| ~div_clk_moudle/clk_BUFG   |                    | rst_IBUF             |                4 |              9 |
|  CLK_IBUF_BUFG             |                    | div_clk_moudle/clk_0 |                6 |             20 |
|  CLK_IBUF_BUFG             |                    | rst_IBUF             |                6 |             21 |
|  div_clk_moudle/clk_BUFG   | mips/c/md/regwrite |                      |               15 |            120 |
+----------------------------+--------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     3 |
| 4      |                     1 |
| 5      |                     1 |
| 9      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


