# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project.gen/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" \
"../../../../project.gen/sources_1/ip/NIT_bram/sim/NIT_bram.v" \
"../../../../project.gen/sources_1/ip/output_bram/sim/output_bram.v" \
"../../../../project.gen/sources_1/ip/weight_bram/sim/weight_bram.v" \
"../../../../project.gen/sources_1/ip/input_bram/sim/input_bram.v" \
"../../../../project.srcs/sources_1/new/PE.v" \
"../../../../project.srcs/sources_1/new/PFT_bram.v" \
"../../../../project.srcs/sources_1/new/address_generator.v" \
"../../../../project.srcs/sources_1/new/controller.v" \
"../../../../project.srcs/sources_1/new/delay_unit.v" \
"../../../../project.srcs/sources_1/new/encoder32x5.v" \
"../../../../project.srcs/sources_1/new/global_buffer.v" \
"../../../../project.srcs/sources_1/new/max_module32.v" \
"../../../../project.srcs/sources_1/new/max_operator.v" \
"../../../../project.srcs/sources_1/new/microaddr_generator.v" \
"../../../../project.srcs/sources_1/new/shift_register.v" \
"../../../../project.srcs/sources_1/new/subtract_module32.v" \
"../../../../project.srcs/sources_1/new/subtract_operator.v" \
"../../../../project.srcs/sources_1/new/systolic.v" \
"../../../../project.srcs/sources_1/new/systolic_controller.v" \
"../../../../project.srcs/sources_1/new/systolic_input_buffer.v" \
"../../../../project.srcs/sources_1/new/systolic_output_buffer.v" \
"../../../../project.srcs/sources_1/new/systolic_row.v" \
"../../../../project.srcs/sources_1/new/top.v" \
"../../../../project.srcs/sources_1/new/valid_generator32.v" \
"../../../../project.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
