// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "07/18/2021 17:47:13"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module PVP (
	reset,
	clk,
	button,
	LED,
	RXD,
	TXD,
	ps2_clk_d,
	ps2_data_d,
	ps2_clk_q,
	ps2_data_q,
	sdram_clk,
	sdram_cke,
	sdram_cs_n,
	sdram_wre_n,
	sdram_cas_n,
	sdram_ras_n,
	sdram_a,
	sdram_ba,
	sdram_dqm,
	sdram_dq,
	R,
	G,
	B,
	HSYNC,
	VSYNC,
	seg_sel,
	hex_out);
input 	reset;
input 	clk;
input 	[3:0] button;
output 	[3:0] LED;
input 	RXD;
output 	TXD;
input 	ps2_clk_d;
input 	ps2_data_d;
output 	ps2_clk_q;
output 	ps2_data_q;
output 	sdram_clk;
output 	sdram_cke;
output 	sdram_cs_n;
output 	sdram_wre_n;
output 	sdram_cas_n;
output 	sdram_ras_n;
output 	[11:0] sdram_a;
output 	[1:0] sdram_ba;
output 	[1:0] sdram_dqm;
output 	[15:0] sdram_dq;
output 	R;
output 	G;
output 	B;
output 	HSYNC;
output 	VSYNC;
output 	[3:0] seg_sel;
output 	[6:0] hex_out;

// Design Ports Information
// LED[0]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LED[1]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LED[2]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// LED[3]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// TXD	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ps2_clk_q	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// ps2_data_q	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_clk	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_cke	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_cs_n	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_wre_n	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_cas_n	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_ras_n	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[0]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[1]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[2]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[3]	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[4]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[5]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[6]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[7]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[8]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[9]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[10]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_a[11]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_ba[0]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_ba[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dqm[0]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dqm[1]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// R	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// G	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// B	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// HSYNC	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// VSYNC	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// seg_sel[0]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// seg_sel[1]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// seg_sel[2]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// seg_sel[3]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[0]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[2]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[3]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[4]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[5]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// hex_out[6]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[0]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[1]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[2]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[3]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[4]	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[5]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[6]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[7]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[8]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[9]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[10]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[11]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[12]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[13]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[14]	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// sdram_dq[15]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// reset	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[2]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[3]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ps2_clk_d	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// button[0]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ps2_data_d	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// RXD	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("PVP_v.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \clk~input_o ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \button[3]~input_o ;
wire \button_s[3]~1_combout ;
wire \reset~input_o ;
wire \rst~0_combout ;
wire \rst~q ;
wire \button[2]~input_o ;
wire \button_s[2]~0_combout ;
wire \comb~2_combout ;
wire \MSC_inst|prev_p2_req~feeder_combout ;
wire \MSC_inst|prev_p2_req~q ;
wire \MSC_inst|p2_active~0_combout ;
wire \MSC_inst|p2_active~q ;
wire \button[1]~input_o ;
wire \button_s[1]~2_combout ;
wire \comb~3_combout ;
wire \CPU_inst|RST_hold~q ;
wire \CPU_inst|RST~0_combout ;
wire \CPU_inst|RST~q ;
wire \CPU_inst|hazard_unit0|RST_hold~feeder_combout ;
wire \CPU_inst|hazard_unit0|RST_hold~q ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ;
wire \CPU_inst|RST~clkctrl_outclk ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe6~q ;
wire \CPU_inst|PC0|prev_hazard~0_combout ;
wire \CPU_inst|PC0|prev_hazard~q ;
wire \CPU_inst|PC0|A_current_I_alternate[15]~feeder_combout ;
wire \CPU_inst|PC0|always1~0_combout ;
wire \CPU_inst|PC0|A_current_I~2_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ;
wire \CPU_inst|XEC2~0_combout ;
wire \CPU_inst|XEC2~q ;
wire \CPU_inst|XEC3~0_combout ;
wire \CPU_inst|XEC3~q ;
wire \CPU_inst|hazard_unit0|branch_hazard~1_combout ;
wire \sdram_dq[8]~input_o ;
wire \SDRAM_controller|p1_data0[8]~feeder_combout ;
wire \MSC_inst|prev_p1_req~feeder_combout ;
wire \MSC_inst|prev_p1_req~q ;
wire \MSC_inst|p1_active~0_combout ;
wire \MSC_inst|p1_active~q ;
wire \MSC_inst|p1_idle~0_combout ;
wire \p_cache_inst|CPU_address_hold[2]~14_combout ;
wire \sdram_dq[0]~input_o ;
wire \SDRAM_controller|p1_data0[0]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[2]~15 ;
wire \p_cache_inst|CPU_address_hold[3]~18_combout ;
wire \p_cache_inst|CPU_address_hold[3]~19 ;
wire \p_cache_inst|CPU_address_hold[4]~20_combout ;
wire \p_cache_inst|CPU_address_hold[11]~16_combout ;
wire \p_cache_inst|CPU_address_hold[11]~17_combout ;
wire \p_cache_inst|CPU_address_hold[4]~21 ;
wire \p_cache_inst|CPU_address_hold[5]~22_combout ;
wire \p_cache_inst|CPU_address_hold[5]~23 ;
wire \p_cache_inst|CPU_address_hold[6]~24_combout ;
wire \CPU_inst|XEC4~0_combout ;
wire \CPU_inst|XEC4~q ;
wire \CPU_inst|PC0|PC_reg[1]~0_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[5]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~3_combout ;
wire \CPU_inst|PC0|A_next_I[6]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~4_combout ;
wire \CPU_inst|PC0|A_pipe0[6]~feeder_combout ;
wire \CPU_inst|decode_unit0|Mux7~0_combout ;
wire \CPU_inst|decode_unit0|alu_mux_reg~q ;
wire \CPU_inst|alu_mux1~0_combout ;
wire \CPU_inst|alu_mux1~q ;
wire \CPU_inst|alu_mux2~0_combout ;
wire \CPU_inst|alu_mux2~q ;
wire \CPU_inst|alu_mux3~0_combout ;
wire \CPU_inst|alu_mux3~q ;
wire \sdram_dq[5]~input_o ;
wire \SDRAM_controller|p1_data0[5]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[6]~25 ;
wire \p_cache_inst|CPU_address_hold[7]~26_combout ;
wire \p_cache_inst|cache_address[5]~5_combout ;
wire \p_cache_inst|CPU_address_hold[7]~27 ;
wire \p_cache_inst|CPU_address_hold[8]~28_combout ;
wire \CPU_inst|PC0|A_current_I~6_combout ;
wire \CPU_inst|PC0|A_pipe0[8]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[4]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~15_combout ;
wire \CPU_inst|PC0|A_pipe0[4]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[3]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~14_combout ;
wire \CPU_inst|PC0|A_pipe0[3]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~11_combout ;
wire \CPU_inst|PC0|A_pipe0[2]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~12_combout ;
wire \CPU_inst|PC0|A_pipe0[1]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~13_combout ;
wire \CPU_inst|PC0|A_pipe0[0]~feeder_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a10 ;
wire \CPU_inst|PC0|A_pipe4[10]~feeder_combout ;
wire \CPU_inst|PC0|Add0~19 ;
wire \CPU_inst|PC0|Add0~20_combout ;
wire \CPU_inst|PC0|cstack0|address~1_combout ;
wire \CPU_inst|PC0|stack_pop~combout ;
wire \CPU_inst|PC0|cstack0|address[1]~0_combout ;
wire \CPU_inst|PC0|cstack0|Add0~0_combout ;
wire \CPU_inst|PC0|cstack0|Add0~1_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~42feeder_combout ;
wire \CPU_inst|PC0|cstack0|prev_push~q ;
wire \CPU_inst|PC0|cstack0|stack_mem~213_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~42_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~214_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~10_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~170_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~212_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~26_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~215_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~58_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~171_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~208_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~106_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~211_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~122_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~209_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~90_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~210_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~74_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~168_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~169_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~172_combout ;
wire \CPU_inst|PC0|A_reg~28_combout ;
wire \CPU_inst|PC0|A_reg~29_combout ;
wire \CPU_inst|PC0|A_reg~30_combout ;
wire \CPU_inst|PC0|always2~4_combout ;
wire \CPU_inst|PC0|always2~5_combout ;
wire \CPU_inst|PC0|A_current_I~8_combout ;
wire \CPU_inst|PC0|A_pipe0[10]~feeder_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a5 ;
wire \sdram_dq[1]~input_o ;
wire \SDRAM_controller|p1_data0[1]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[8]~29 ;
wire \p_cache_inst|CPU_address_hold[9]~30_combout ;
wire \p_cache_inst|cache_address[7]~7_combout ;
wire \p_cache_inst|CPU_address_hold[9]~31 ;
wire \p_cache_inst|CPU_address_hold[10]~32_combout ;
wire \p_cache_inst|cache_address[8]~8_combout ;
wire \sdram_dq[2]~input_o ;
wire \SDRAM_controller|p1_data0[2]~feeder_combout ;
wire \sdram_dq[3]~input_o ;
wire \SDRAM_controller|p1_data0[3]~feeder_combout ;
wire \sdram_dq[4]~input_o ;
wire \SDRAM_controller|p1_data0[4]~feeder_combout ;
wire \sdram_dq[15]~input_o ;
wire \SDRAM_controller|p1_data0[15]~feeder_combout ;
wire \SDRAM_controller|p1_data1[2]~feeder_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA1~q ;
wire \SDRAM_controller|state~109_combout ;
wire \SDRAM_controller|p1_data1[3]~feeder_combout ;
wire \SDRAM_controller|p1_data1[4]~feeder_combout ;
wire \SDRAM_controller|p1_data1[15]~feeder_combout ;
wire \SDRAM_controller|p1_data2[1]~feeder_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA2~q ;
wire \SDRAM_controller|state~118_combout ;
wire \SDRAM_controller|p1_data2[2]~feeder_combout ;
wire \SDRAM_controller|p1_data2[3]~feeder_combout ;
wire \SDRAM_controller|p1_data2[4]~feeder_combout ;
wire \SDRAM_controller|p1_data2[15]~feeder_combout ;
wire \SDRAM_controller|p1_data3[1]~feeder_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA3~q ;
wire \SDRAM_controller|p1_data3[9]~0_combout ;
wire \SDRAM_controller|p1_data3[2]~feeder_combout ;
wire \SDRAM_controller|p1_data3[3]~feeder_combout ;
wire \SDRAM_controller|p1_data3[4]~feeder_combout ;
wire \p_cache_inst|Mux13~0_combout ;
wire \p_cache_inst|Mux13~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~5_combout ;
wire \CPU_inst|decode_unit0|I_alternate[13]~1_combout ;
wire \CPU_inst|decode_unit0|I_reg~5_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~3_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~18_combout ;
wire \sdram_dq[6]~input_o ;
wire \SDRAM_controller|p1_data0[6]~feeder_combout ;
wire \sdram_dq[7]~input_o ;
wire \SDRAM_controller|p1_data0[7]~feeder_combout ;
wire \sdram_dq[14]~input_o ;
wire \SDRAM_controller|p1_data0[14]~feeder_combout ;
wire \SDRAM_controller|p1_data1[5]~feeder_combout ;
wire \SDRAM_controller|p1_data1[6]~feeder_combout ;
wire \SDRAM_controller|p1_data1[7]~feeder_combout ;
wire \SDRAM_controller|p1_data1[14]~feeder_combout ;
wire \SDRAM_controller|p1_data2[5]~feeder_combout ;
wire \SDRAM_controller|p1_data2[6]~feeder_combout ;
wire \SDRAM_controller|p1_data2[7]~feeder_combout ;
wire \SDRAM_controller|p1_data3[5]~feeder_combout ;
wire \SDRAM_controller|p1_data3[6]~feeder_combout ;
wire \SDRAM_controller|p1_data3[7]~feeder_combout ;
wire \SDRAM_controller|p1_data3[14]~feeder_combout ;
wire \p_cache_inst|Mux10~0_combout ;
wire \p_cache_inst|Mux10~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~14_combout ;
wire \CPU_inst|decode_unit0|I_reg~14_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~20_combout ;
wire \CPU_inst|hazard_unit0|latch_hazard~1_combout ;
wire \button[0]~input_o ;
wire \button_s[0]~3_combout ;
wire \CPU_inst|HALT~q ;
wire \p_cache_inst|Mux11~0_combout ;
wire \p_cache_inst|Mux11~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~7_combout ;
wire \CPU_inst|decode_unit0|I_reg~7_combout ;
wire \CPU_inst|decode_unit0|latch_address_w_reg~0_combout ;
wire \CPU_inst|decode_unit0|latch_address_w_reg~1_combout ;
wire \CPU_inst|latch_address_r1[1]~feeder_combout ;
wire \CPU_inst|hazard_unit0|latch_hazard~0_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~0_combout ;
wire \CPU_inst|decode_unit0|Mux8~0_combout ;
wire \CPU_inst|decode_unit0|Mux8~1_combout ;
wire \sdram_dq[11]~input_o ;
wire \SDRAM_controller|p1_data0[11]~feeder_combout ;
wire \sdram_dq[12]~input_o ;
wire \SDRAM_controller|p1_data0[12]~feeder_combout ;
wire \SDRAM_controller|p1_data1[0]~feeder_combout ;
wire \SDRAM_controller|p1_data1[11]~feeder_combout ;
wire \SDRAM_controller|p1_data1[12]~feeder_combout ;
wire \SDRAM_controller|p1_data2[0]~feeder_combout ;
wire \SDRAM_controller|p1_data2[11]~feeder_combout ;
wire \SDRAM_controller|p1_data2[12]~feeder_combout ;
wire \SDRAM_controller|p1_data3[0]~feeder_combout ;
wire \SDRAM_controller|p1_data3[11]~feeder_combout ;
wire \SDRAM_controller|p1_data3[12]~feeder_combout ;
wire \p_cache_inst|CPU_address_hold[10]~33 ;
wire \p_cache_inst|CPU_address_hold[11]~34_combout ;
wire \p_cache_inst|CPU_address_hold[11]~35 ;
wire \p_cache_inst|CPU_address_hold[12]~36_combout ;
wire \p_cache_inst|CPU_address_hold[12]~37 ;
wire \p_cache_inst|CPU_address_hold[13]~38_combout ;
wire \p_cache_inst|CPU_address_hold[13]~39 ;
wire \p_cache_inst|CPU_address_hold[14]~40_combout ;
wire \p_cache_inst|CPU_address_hold[14]~41 ;
wire \p_cache_inst|CPU_address_hold[15]~42_combout ;
wire \p_cache_inst|Mux15~0_combout ;
wire \p_cache_inst|Mux15~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~3_combout ;
wire \CPU_inst|decode_unit0|I_reg~3_combout ;
wire \sdram_dq[9]~input_o ;
wire \SDRAM_controller|p1_data0[9]~feeder_combout ;
wire \sdram_dq[10]~input_o ;
wire \sdram_dq[13]~input_o ;
wire \SDRAM_controller|p1_data0[13]~feeder_combout ;
wire \SDRAM_controller|p1_data1[8]~feeder_combout ;
wire \SDRAM_controller|p1_data1[9]~feeder_combout ;
wire \SDRAM_controller|p1_data1[10]~feeder_combout ;
wire \SDRAM_controller|p1_data1[13]~feeder_combout ;
wire \SDRAM_controller|p1_data2[8]~feeder_combout ;
wire \SDRAM_controller|p1_data2[9]~feeder_combout ;
wire \SDRAM_controller|p1_data2[10]~feeder_combout ;
wire \SDRAM_controller|p1_data2[13]~feeder_combout ;
wire \SDRAM_controller|p1_data2[14]~feeder_combout ;
wire \SDRAM_controller|p1_data3[8]~feeder_combout ;
wire \SDRAM_controller|p1_data3[9]~feeder_combout ;
wire \SDRAM_controller|p1_data3[10]~feeder_combout ;
wire \SDRAM_controller|p1_data3[13]~feeder_combout ;
wire \SDRAM_controller|p1_data3[15]~feeder_combout ;
wire \p_cache_inst|Mux7~0_combout ;
wire \p_cache_inst|Mux7~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~10_combout ;
wire \CPU_inst|decode_unit0|I_reg~10_combout ;
wire \CPU_inst|decode_unit0|Mux10~0_combout ;
wire \CPU_inst|decode_unit0|Mux10~1_combout ;
wire \CPU_inst|decode_unit0|Mux9~1_combout ;
wire \CPU_inst|hazard_unit0|aux_hazard~1_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~0_combout ;
wire \CPU_inst|decode_unit0|Mux3~0_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~0_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~1_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~3_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~2_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~4_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~1_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~2_combout ;
wire \CPU_inst|decode_unit0|rotate_mux_reg~q ;
wire \CPU_inst|hazard_unit0|OVF_hazard~0_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~2_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~0_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~1_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~2_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~3_combout ;
wire \CPU_inst|decode_unit0|regf_wren_reg~q ;
wire \CPU_inst|regf_wren1~0_combout ;
wire \CPU_inst|regf_wren1~q ;
wire \CPU_inst|decode_unit0|alu_op_reg~1_combout ;
wire \CPU_inst|decode_unit0|alu_op_reg~0_combout ;
wire \CPU_inst|hazard_unit0|aux_hazard~0_combout ;
wire \CPU_inst|alu_op1~0_combout ;
wire \CPU_inst|alu_op2~0_combout ;
wire \CPU_inst|alu_op1~1_combout ;
wire \CPU_inst|alu_op2~1_combout ;
wire \CPU_inst|alu_op1~2_combout ;
wire \CPU_inst|alu_op2~2_combout ;
wire \CPU_inst|hazard_unit0|OVF_hazard~1_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~1_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~2_combout ;
wire \CPU_inst|decode_unit0|JMP~0_combout ;
wire \CPU_inst|decode_unit0|JMP~q ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~3_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~4_combout ;
wire \CPU_inst|decode_unit0|WC_reg~4_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard5~0_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard~2_combout ;
wire \CPU_inst|decode_unit0|WC_reg~3_combout ;
wire \CPU_inst|decode_unit0|WC_reg~q ;
wire \CPU_inst|WC1~0_combout ;
wire \CPU_inst|WC1~q ;
wire \CPU_inst|WC2~0_combout ;
wire \CPU_inst|WC2~q ;
wire \CPU_inst|WC3~0_combout ;
wire \CPU_inst|WC3~q ;
wire \CPU_inst|hazard_unit0|IO_hazard3~0_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard~1_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard2~0_combout ;
wire \CPU_inst|decode_unit0|SC_reg~0_combout ;
wire \CPU_inst|decode_unit0|SC_reg~1_combout ;
wire \CPU_inst|decode_unit0|SC_reg~2_combout ;
wire \CPU_inst|decode_unit0|SC_reg~q ;
wire \CPU_inst|SC1~0_combout ;
wire \CPU_inst|SC1~q ;
wire \CPU_inst|SC2~0_combout ;
wire \CPU_inst|SC2~q ;
wire \CPU_inst|SC3~0_combout ;
wire \CPU_inst|SC3~q ;
wire \CPU_inst|SC4~0_combout ;
wire \CPU_inst|SC4~q ;
wire \CPU_inst|SC5~feeder_combout ;
wire \CPU_inst|SC5~q ;
wire \CPU_inst|SC6~q ;
wire \CPU_inst|SC7~q ;
wire \CPU_inst|IO_RC~1_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard1~0_combout ;
wire \CPU_inst|IO_RC~0_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard~0_combout ;
wire \CPU_inst|n_LB_w7~q ;
wire \CPU_inst|WC7~q ;
wire \CPU_inst|hazard_unit0|IO_hazard7~0_combout ;
wire \CPU_inst|hazard_unit0|IO_hazard~3_combout ;
wire \CPU_inst|decode_unit0|regf_a_reg~0_combout ;
wire \CPU_inst|regf_w2[0]~feeder_combout ;
wire \CPU_inst|regf_w3[0]~feeder_combout ;
wire \CPU_inst|decode_unit0|regf_a_reg~1_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~13_combout ;
wire \CPU_inst|decode_unit0|regf_a_reg~2_combout ;
wire \CPU_inst|regf_wren2~0_combout ;
wire \CPU_inst|regf_wren2~q ;
wire \CPU_inst|regf_wren3~0_combout ;
wire \CPU_inst|regf_wren3~q ;
wire \CPU_inst|regf_wren4~0_combout ;
wire \CPU_inst|regf_wren4~q ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~14_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~11_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~12_combout ;
wire \CPU_inst|regf_wren5~feeder_combout ;
wire \CPU_inst|regf_wren5~q ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~9_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~10_combout ;
wire \CPU_inst|hazard_unit0|hazard~0_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~7_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~8_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~5_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~6_combout ;
wire \CPU_inst|hazard_unit0|hazard~1_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~15_combout ;
wire \CPU_inst|decode_unit0|WC_reg~2_combout ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \CPU_inst|decode_unit0|long_I_reg~0_combout ;
wire \CPU_inst|decode_unit0|long_I_reg~q ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a4 ;
wire \CPU_inst|PC0|PC_reg~12_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a12 ;
wire \CPU_inst|PC0|cstack0|input_buf[3]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~99feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~99_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~115_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~67_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~83_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~133_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~134_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~3_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~35feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~35_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~135_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~51_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~19_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~136_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~137_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a13 ;
wire \CPU_inst|PC0|cstack0|stack_mem~2_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~34_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~130_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~50_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~18feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~18_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~131_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~98_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~114_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~66_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~82_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~128_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~129_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~132_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a14 ;
wire \CPU_inst|reg_file0|Decoder0~4_combout ;
wire \CPU_inst|reg_file0|Decoder0~10_combout ;
wire \CPU_inst|reg_file0|rfile[2][1]~q ;
wire \CPU_inst|reg_file0|Decoder0~12_combout ;
wire \CPU_inst|reg_file0|Decoder0~13_combout ;
wire \CPU_inst|reg_file0|rfile[3][1]~q ;
wire \CPU_inst|reg_file0|Decoder0~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~11_combout ;
wire \CPU_inst|reg_file0|rfile[1][1]~q ;
wire \CPU_inst|reg_file0|Decoder0~1_combout ;
wire \CPU_inst|reg_file0|rfile[0][1]~q ;
wire \CPU_inst|reg_file0|Mux6~2_combout ;
wire \CPU_inst|reg_file0|Mux6~3_combout ;
wire \CPU_inst|reg_file0|Decoder0~6_combout ;
wire \CPU_inst|reg_file0|Decoder0~7_combout ;
wire \CPU_inst|reg_file0|rfile[4][1]~q ;
wire \CPU_inst|reg_file0|Decoder0~5_combout ;
wire \CPU_inst|reg_file0|rfile[6][1]~q ;
wire \CPU_inst|reg_file0|Mux6~0_combout ;
wire \CPU_inst|reg_file0|Decoder0~8_combout ;
wire \CPU_inst|reg_file0|Decoder0~9_combout ;
wire \CPU_inst|reg_file0|rfile[7][1]~q ;
wire \CPU_inst|reg_file0|Decoder0~2_combout ;
wire \CPU_inst|reg_file0|Decoder0~3_combout ;
wire \CPU_inst|reg_file0|rfile[5][1]~q ;
wire \CPU_inst|reg_file0|Mux6~1_combout ;
wire \CPU_inst|reg_file0|Mux6~4_combout ;
wire \CPU_inst|decode_unit0|Mux3~1_combout ;
wire \CPU_inst|rotate_R1~0_combout ;
wire \CPU_inst|reg_file0|rfile[6][2]~q ;
wire \CPU_inst|reg_file0|rfile[4][2]~q ;
wire \CPU_inst|reg_file0|Mux5~0_combout ;
wire \CPU_inst|reg_file0|rfile[7][2]~q ;
wire \CPU_inst|reg_file0|rfile[5][2]~q ;
wire \CPU_inst|reg_file0|Mux5~1_combout ;
wire \CPU_inst|reg_file0|rfile[1][2]~q ;
wire \CPU_inst|reg_file0|rfile[0][2]~q ;
wire \CPU_inst|reg_file0|Mux5~2_combout ;
wire \CPU_inst|reg_file0|rfile[3][2]~q ;
wire \CPU_inst|reg_file0|rfile[2][2]~q ;
wire \CPU_inst|reg_file0|Mux5~3_combout ;
wire \CPU_inst|reg_file0|Mux5~4_combout ;
wire \CPU_inst|right_rotate0|Mux6~1_combout ;
wire \CPU_inst|shift_merge0|RBA_reg[0]~feeder_combout ;
wire \d_cache_inst|CPU_address_hold[3]~23_combout ;
wire \CPU_inst|alu_op3~2_combout ;
wire \CPU_inst|rotate_S01~0_combout ;
wire \CPU_inst|right_rotate0|selector[0]~1_combout ;
wire \CPU_inst|reg_file0|rfile[2][7]~q ;
wire \CPU_inst|reg_file0|rfile[3][7]~q ;
wire \CPU_inst|reg_file0|rfile[1][7]~q ;
wire \CPU_inst|reg_file0|rfile[0][7]~feeder_combout ;
wire \CPU_inst|reg_file0|rfile[0][7]~q ;
wire \CPU_inst|reg_file0|Mux0~2_combout ;
wire \CPU_inst|reg_file0|Mux0~3_combout ;
wire \CPU_inst|reg_file0|rfile[5][7]~q ;
wire \CPU_inst|reg_file0|rfile[7][7]~q ;
wire \CPU_inst|reg_file0|rfile[4][7]~q ;
wire \CPU_inst|reg_file0|rfile[6][7]~feeder_combout ;
wire \CPU_inst|reg_file0|rfile[6][7]~q ;
wire \CPU_inst|reg_file0|Mux0~0_combout ;
wire \CPU_inst|reg_file0|Mux0~1_combout ;
wire \CPU_inst|reg_file0|Mux0~4_combout ;
wire \SDRAM_controller|state.S_RESET~0_combout ;
wire \SDRAM_controller|state.S_RESET~q ;
wire \SDRAM_controller|state~141_combout ;
wire \SDRAM_controller|state.S_INIT_DEVICE~q ;
wire \SDRAM_controller|state~126_combout ;
wire \SDRAM_controller|state.S_INIT_DEVICE_NOP~q ;
wire \SDRAM_controller|state~144_combout ;
wire \SDRAM_controller|state.S_MODE~q ;
wire \SDRAM_controller|state~127_combout ;
wire \SDRAM_controller|state.S_MODE_NOP~q ;
wire \SDRAM_controller|state.S_READ_P2_DATA1~q ;
wire \SDRAM_controller|state~113_combout ;
wire \SDRAM_controller|state.S_READ_P2_DATA2~q ;
wire \SDRAM_controller|state~119_combout ;
wire \SDRAM_controller|state.S_READ_P2_DATA3~q ;
wire \SDRAM_controller|WideOr7~3_combout ;
wire \SDRAM_controller|Selector39~0_combout ;
wire \SDRAM_controller|state.S_REFRESH~q ;
wire \SDRAM_controller|state~140_combout ;
wire \SDRAM_controller|state.S_REFRESH_NOP1~q ;
wire \SDRAM_controller|state~122_combout ;
wire \SDRAM_controller|state.S_REFRESH_NOP2~q ;
wire \SDRAM_controller|state~123_combout ;
wire \SDRAM_controller|state.S_REFRESH_NOP3~q ;
wire \SDRAM_controller|init_refresh_count[0]~0_combout ;
wire \SDRAM_controller|init_refresh_count[0]~1_combout ;
wire \SDRAM_controller|init_refresh_count[1]~2_combout ;
wire \SDRAM_controller|init_refresh_count[2]~3_combout ;
wire \SDRAM_controller|init_refresh_count[2]~4_combout ;
wire \SDRAM_controller|refresh_flag~0_combout ;
wire \SDRAM_controller|refresh_timer[0]~12_combout ;
wire \SDRAM_controller|refresh_timer[0]~32_combout ;
wire \SDRAM_controller|refresh_timer[0]~13 ;
wire \SDRAM_controller|refresh_timer[1]~14_combout ;
wire \SDRAM_controller|refresh_timer[1]~15 ;
wire \SDRAM_controller|refresh_timer[2]~16_combout ;
wire \SDRAM_controller|refresh_timer[2]~17 ;
wire \SDRAM_controller|refresh_timer[3]~18_combout ;
wire \SDRAM_controller|Equal0~0_combout ;
wire \SDRAM_controller|refresh_timer[3]~19 ;
wire \SDRAM_controller|refresh_timer[4]~20_combout ;
wire \SDRAM_controller|refresh_timer[4]~21 ;
wire \SDRAM_controller|refresh_timer[5]~22_combout ;
wire \SDRAM_controller|refresh_timer[5]~23 ;
wire \SDRAM_controller|refresh_timer[6]~24_combout ;
wire \SDRAM_controller|refresh_timer[6]~25 ;
wire \SDRAM_controller|refresh_timer[7]~26_combout ;
wire \SDRAM_controller|Equal0~1_combout ;
wire \SDRAM_controller|refresh_timer[7]~27 ;
wire \SDRAM_controller|refresh_timer[8]~28_combout ;
wire \SDRAM_controller|refresh_timer[8]~29 ;
wire \SDRAM_controller|refresh_timer[9]~30_combout ;
wire \SDRAM_controller|Equal0~2_combout ;
wire \SDRAM_controller|refresh_flag~1_combout ;
wire \SDRAM_controller|refresh_flag~q ;
wire \SDRAM_controller|state~138_combout ;
wire \SDRAM_controller|prev_p1_req~0_combout ;
wire \SDRAM_controller|prev_p1_req~q ;
wire \SDRAM_controller|p1_req_flag~0_combout ;
wire \SDRAM_controller|p1_req_flag~1_combout ;
wire \SDRAM_controller|p1_req_flag~q ;
wire \SDRAM_controller|Selector14~0_combout ;
wire \SDRAM_controller|wren~0_combout ;
wire \SDRAM_controller|wren~1_combout ;
wire \SDRAM_controller|wren~q ;
wire \SDRAM_controller|state~105_combout ;
wire \SDRAM_controller|state.S_READ_P2~q ;
wire \SDRAM_controller|state~134_combout ;
wire \SDRAM_controller|state.S_READ_P2_NOP1~q ;
wire \SDRAM_controller|state~110_combout ;
wire \SDRAM_controller|state.S_READ_P2_NOP2~q ;
wire \SDRAM_controller|state~111_combout ;
wire \SDRAM_controller|state.S_READ_P2_DATA0~q ;
wire \SDRAM_controller|state~112_combout ;
wire \d_cache_inst|d_cache_miss~0_combout ;
wire \CPU_inst|latch_address_r2[1]~feeder_combout ;
wire \CPU_inst|latch_address_r2[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|Mux8~0_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ;
wire \CPU_inst|shift_merge0|Decoder1~0_combout ;
wire \CPU_inst|shift_merge0|Decoder1~3_combout ;
wire \CPU_inst|shift_merge0|Mux8~1_combout ;
wire \CPU_inst|shift_L1~0_combout ;
wire \CPU_inst|shift_L2~0_combout ;
wire \CPU_inst|shift_L3~0_combout ;
wire \CPU_inst|shift_L4~0_combout ;
wire \CPU_inst|shift_L1~2_combout ;
wire \CPU_inst|shift_L2~2_combout ;
wire \CPU_inst|shift_L3~2_combout ;
wire \CPU_inst|shift_L4~2_combout ;
wire \CPU_inst|shift_merge0|WideOr2~0_combout ;
wire \CPU_inst|shift_merge0|shift_reg~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~26_combout ;
wire \CPU_inst|merge_D01~0_combout ;
wire \CPU_inst|merge_D02~0_combout ;
wire \CPU_inst|merge_D03~0_combout ;
wire \CPU_inst|merge_D04~0_combout ;
wire \CPU_inst|merge_D05[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|shift_reg~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~25_combout ;
wire \CPU_inst|shift_merge0|Mux0~2_combout ;
wire \CPU_inst|shift_merge0|merge_mask~0_combout ;
wire \CPU_inst|shift_merge0|shift_reg~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~24_combout ;
wire \CPU_inst|shift_merge0|Mux0~3_combout ;
wire \CPU_inst|reg_file0|rfile[0][4]~q ;
wire \CPU_inst|alu_I_field1~4_combout ;
wire \CPU_inst|alu_I_field2~4_combout ;
wire \CPU_inst|alu_I_field3~4_combout ;
wire \CPU_inst|amux_out[4]~4_combout ;
wire \CPU_inst|alu_op3~0_combout ;
wire \CPU_inst|ALU0|alu_reg[1]~2_combout ;
wire \CPU_inst|ALU0|alu_reg[1]~1_combout ;
wire \CPU_inst|alu_op3~1_combout ;
wire \CPU_inst|ALU0|alu_reg[1]~0_combout ;
wire \CPU_inst|ALU0|Mux3~0_combout ;
wire \CPU_inst|alu_I_field1~3_combout ;
wire \CPU_inst|alu_I_field2~3_combout ;
wire \CPU_inst|alu_I_field3~3_combout ;
wire \CPU_inst|reg_file0|rfile[0][3]~q ;
wire \CPU_inst|amux_out[3]~3_combout ;
wire \CPU_inst|alu_I_field1~0_combout ;
wire \CPU_inst|alu_I_field2~0_combout ;
wire \CPU_inst|alu_I_field3~0_combout ;
wire \CPU_inst|amux_out[2]~0_combout ;
wire \CPU_inst|alu_I_field1~1_combout ;
wire \CPU_inst|alu_I_field2~1_combout ;
wire \CPU_inst|alu_I_field3~1_combout ;
wire \CPU_inst|amux_out[1]~1_combout ;
wire \CPU_inst|alu_I_field1~2_combout ;
wire \CPU_inst|alu_I_field2~2_combout ;
wire \CPU_inst|alu_I_field3~2_combout ;
wire \CPU_inst|reg_file0|rfile[0][0]~q ;
wire \CPU_inst|amux_out[0]~2_combout ;
wire \CPU_inst|ALU0|add_result[0]~1 ;
wire \CPU_inst|ALU0|add_result[1]~3 ;
wire \CPU_inst|ALU0|add_result[2]~5 ;
wire \CPU_inst|ALU0|add_result[3]~7 ;
wire \CPU_inst|ALU0|add_result[4]~8_combout ;
wire \CPU_inst|ALU0|Mux3~1_combout ;
wire \CPU_inst|ALU0|Mux3~2_combout ;
wire \CPU_inst|shift_merge0|shift_reg~3_combout ;
wire \CPU_inst|shift_merge0|WideOr1~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~22_combout ;
wire \CPU_inst|reg_file0|rfile[0][6]~q ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~1_combout ;
wire \CPU_inst|alu_I_field1~6_combout ;
wire \CPU_inst|alu_I_field2~6_combout ;
wire \CPU_inst|alu_I_field3~6_combout ;
wire \CPU_inst|amux_out[6]~6_combout ;
wire \CPU_inst|rotate_S01~1_combout ;
wire \CPU_inst|decode_unit0|Mux2~0_combout ;
wire \CPU_inst|rotate_R1~1_combout ;
wire \CPU_inst|right_rotate0|selector[1]~0_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[6]~6_combout ;
wire \CPU_inst|decode_unit0|Mux1~0_combout ;
wire \CPU_inst|rotate_R1~2_combout ;
wire \CPU_inst|rotate_S01~2_combout ;
wire \CPU_inst|right_rotate0|selector[2]~2_combout ;
wire \CPU_inst|decode_unit0|Mux4~0_combout ;
wire \CPU_inst|mask_L1~0_combout ;
wire \CPU_inst|mask_L2~0_combout ;
wire \CPU_inst|decode_unit0|Mux6~0_combout ;
wire \CPU_inst|mask_L1~2_combout ;
wire \CPU_inst|mask_L2~2_combout ;
wire \CPU_inst|decode_unit0|Mux5~0_combout ;
wire \CPU_inst|mask_L1~1_combout ;
wire \CPU_inst|mask_L2~1_combout ;
wire \CPU_inst|mask0|mask_reg~5_combout ;
wire \CPU_inst|reg_file0|rfile[5][6]~q ;
wire \CPU_inst|reg_file0|rfile[4][6]~q ;
wire \CPU_inst|reg_file0|rfile[6][6]~feeder_combout ;
wire \CPU_inst|reg_file0|rfile[6][6]~q ;
wire \CPU_inst|reg_file0|Mux1~0_combout ;
wire \CPU_inst|reg_file0|rfile[7][6]~q ;
wire \CPU_inst|reg_file0|Mux1~1_combout ;
wire \CPU_inst|reg_file0|rfile[2][6]~q ;
wire \CPU_inst|reg_file0|rfile[3][6]~q ;
wire \CPU_inst|reg_file0|rfile[1][6]~q ;
wire \CPU_inst|reg_file0|Mux1~2_combout ;
wire \CPU_inst|reg_file0|Mux1~3_combout ;
wire \CPU_inst|reg_file0|Mux1~4_combout ;
wire \CPU_inst|reg_file0|rfile[4][5]~q ;
wire \CPU_inst|reg_file0|rfile[6][5]~q ;
wire \CPU_inst|reg_file0|Mux2~0_combout ;
wire \CPU_inst|reg_file0|rfile[7][5]~q ;
wire \CPU_inst|reg_file0|rfile[5][5]~q ;
wire \CPU_inst|reg_file0|Mux2~1_combout ;
wire \CPU_inst|reg_file0|rfile[1][5]~q ;
wire \CPU_inst|reg_file0|rfile[0][5]~q ;
wire \CPU_inst|reg_file0|Mux2~2_combout ;
wire \CPU_inst|reg_file0|rfile[2][5]~q ;
wire \CPU_inst|reg_file0|rfile[3][5]~q ;
wire \CPU_inst|reg_file0|Mux2~3_combout ;
wire \CPU_inst|reg_file0|Mux2~4_combout ;
wire \CPU_inst|right_rotate0|Mux6~7_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[4]~feeder_combout ;
wire \CPU_inst|shift_merge0|LBA_reg[4]~feeder_combout ;
wire \CPU_inst|shift_merge0|Decoder1~2_combout ;
wire \CPU_inst|shift_merge0|Mux11~0_combout ;
wire \CPU_inst|shift_merge0|Mux11~1_combout ;
wire \CPU_inst|shift_merge0|Decoder0~1_combout ;
wire \CPU_inst|shift_merge0|Mux3~4_combout ;
wire \CPU_inst|shift_merge0|merge_mask~1_combout ;
wire \CPU_inst|shift_merge0|WideOr0~0_combout ;
wire \CPU_inst|shift_merge0|Mux3~2_combout ;
wire \CPU_inst|shift_merge0|Mux3~5_combout ;
wire \CPU_inst|shift_merge0|merge_result~3_combout ;
wire \CPU_inst|shift_merge0|merge_result~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~2_combout ;
wire \CPU_inst|shift_merge0|Mux3~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~0_combout ;
wire \CPU_inst|shift_merge0|Mux3~1_combout ;
wire \CPU_inst|shift_merge0|Mux3~3_combout ;
wire \d_cache_inst|cache_address[1]~1_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ;
wire \CPU_inst|shift_merge0|LBA_reg[5]~feeder_combout ;
wire \CPU_inst|shift_merge0|Mux10~0_combout ;
wire \CPU_inst|shift_merge0|Mux10~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~12_combout ;
wire \CPU_inst|shift_merge0|Mux2~2_combout ;
wire \CPU_inst|shift_merge0|Mux2~3_combout ;
wire \CPU_inst|shift_merge0|Mux2~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~8_combout ;
wire \CPU_inst|shift_merge0|shift_reg~4_combout ;
wire \CPU_inst|shift_merge0|merge_result~11_combout ;
wire \CPU_inst|shift_merge0|merge_result~9_combout ;
wire \CPU_inst|shift_merge0|merge_result~10_combout ;
wire \CPU_inst|shift_merge0|Mux2~0_combout ;
wire \CPU_inst|shift_merge0|Mux2~1_combout ;
wire \CPU_inst|shift_merge0|Mux2~5_combout ;
wire \CPU_inst|shift_merge0|RBA_reg[5]~feeder_combout ;
wire \d_cache_inst|CPU_address_hold[4]~27 ;
wire \d_cache_inst|CPU_address_hold[5]~28_combout ;
wire \d_cache_inst|CPU_address_hold[9]~51_combout ;
wire \d_cache_inst|reset_active~q ;
wire \d_cache_inst|always0~0_combout ;
wire \d_cache_inst|CPU_address_hold[9]~52_combout ;
wire \d_cache_inst|CPU_address_hold[9]~25_combout ;
wire \d_cache_inst|cache_address[2]~2_combout ;
wire \d_cache_inst|CPU_address_hold[5]~29 ;
wire \d_cache_inst|CPU_address_hold[6]~30_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ;
wire \CPU_inst|shift_merge0|LBA_reg[6]~feeder_combout ;
wire \CPU_inst|shift_merge0|Mux9~0_combout ;
wire \CPU_inst|shift_merge0|Mux9~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~15_combout ;
wire \CPU_inst|shift_merge0|merge_result~14_combout ;
wire \CPU_inst|shift_merge0|Mux1~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~16_combout ;
wire \CPU_inst|shift_merge0|merge_result~13_combout ;
wire \CPU_inst|shift_merge0|Mux1~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~18_combout ;
wire \CPU_inst|shift_merge0|Mux1~2_combout ;
wire \CPU_inst|shift_merge0|merge_result~19_combout ;
wire \CPU_inst|shift_merge0|merge_result~17_combout ;
wire \CPU_inst|shift_merge0|Mux1~3_combout ;
wire \CPU_inst|shift_merge0|Mux1~4_combout ;
wire \d_cache_inst|cache_address[3]~3_combout ;
wire \d_cache_inst|CPU_address_hold[6]~31 ;
wire \d_cache_inst|CPU_address_hold[7]~32_combout ;
wire \d_cache_inst|cache_address[4]~4_combout ;
wire \d_cache_inst|CPU_address_hold[7]~33 ;
wire \d_cache_inst|CPU_address_hold[8]~34_combout ;
wire \d_cache_inst|cache_address[5]~5_combout ;
wire \d_cache_inst|CPU_address_hold[8]~35 ;
wire \d_cache_inst|CPU_address_hold[9]~36_combout ;
wire \d_cache_inst|cache_address[6]~6_combout ;
wire \d_cache_inst|CPU_address_hold[9]~37 ;
wire \d_cache_inst|CPU_address_hold[10]~38_combout ;
wire \d_cache_inst|cache_address[7]~7_combout ;
wire \d_cache_inst|CPU_address_hold[10]~39 ;
wire \d_cache_inst|CPU_address_hold[11]~40_combout ;
wire \d_cache_inst|cache_address[8]~8_combout ;
wire \d_cache_inst|byte_address[1]~feeder_combout ;
wire \d_cache_inst|Decoder62~5_combout ;
wire \d_cache_inst|CPU_data_hold[0]~2_combout ;
wire \d_cache_inst|CPU_data_hold[5]~feeder_combout ;
wire \d_cache_inst|always1~1_combout ;
wire \d_cache_inst|cache_d[31]~189_combout ;
wire \d_cache_inst|cache_d[31]~253_combout ;
wire \d_cache_inst|Decoder62~7_combout ;
wire \SDRAM_controller|p2_data3[0]~0_combout ;
wire \d_cache_inst|Decoder62~4_combout ;
wire \d_cache_inst|cache_d[62]~184_combout ;
wire \d_cache_inst|cache_d[62]~248_combout ;
wire \d_cache_inst|cache_d[63]~188_combout ;
wire \d_cache_inst|cache_d[63]~252_combout ;
wire \d_cache_inst|cache_d[61]~180_combout ;
wire \d_cache_inst|cache_d[61]~244_combout ;
wire \d_cache_inst|cache_d[47]~191_combout ;
wire \d_cache_inst|cache_d[47]~255_combout ;
wire \d_cache_inst|cache_d[46]~187_combout ;
wire \d_cache_inst|cache_d[46]~251_combout ;
wire \d_cache_inst|cache_d[45]~183_combout ;
wire \d_cache_inst|cache_d[45]~247_combout ;
wire \d_cache_inst|cache_d[44]~179_combout ;
wire \d_cache_inst|cache_d[44]~243_combout ;
wire \d_cache_inst|cache_d[30]~185_combout ;
wire \d_cache_inst|cache_d[30]~249_combout ;
wire \d_cache_inst|cache_d[29]~181_combout ;
wire \d_cache_inst|cache_d[29]~245_combout ;
wire \d_cache_inst|cache_d[28]~177_combout ;
wire \d_cache_inst|cache_d[28]~241_combout ;
wire \d_cache_inst|Decoder62~6_combout ;
wire \d_cache_inst|cache_d[15]~190_combout ;
wire \d_cache_inst|cache_d[15]~254_combout ;
wire \d_cache_inst|cache_d[14]~186_combout ;
wire \d_cache_inst|cache_d[14]~250_combout ;
wire \d_cache_inst|cache_d[13]~182_combout ;
wire \d_cache_inst|cache_d[13]~246_combout ;
wire \d_cache_inst|Decoder62~2_combout ;
wire \d_cache_inst|Decoder62~1_combout ;
wire \d_cache_inst|Decoder62~3_combout ;
wire \d_cache_inst|Decoder62~0_combout ;
wire \d_cache_inst|cache_d[54]~152_combout ;
wire \d_cache_inst|cache_d[54]~216_combout ;
wire \d_cache_inst|cache_d[55]~156_combout ;
wire \d_cache_inst|cache_d[55]~220_combout ;
wire \d_cache_inst|cache_d[53]~148_combout ;
wire \d_cache_inst|cache_d[53]~212_combout ;
wire \d_cache_inst|cache_d[52]~144_combout ;
wire \d_cache_inst|cache_d[52]~208_combout ;
wire \d_cache_inst|cache_d[38]~155_combout ;
wire \d_cache_inst|cache_d[38]~219_combout ;
wire \d_cache_inst|cache_d[37]~151_combout ;
wire \d_cache_inst|cache_d[37]~215_combout ;
wire \d_cache_inst|cache_d[36]~147_combout ;
wire \d_cache_inst|cache_d[36]~211_combout ;
wire \d_cache_inst|cache_d[35]~143_combout ;
wire \d_cache_inst|cache_d[35]~207_combout ;
wire \d_cache_inst|cache_d[23]~157_combout ;
wire \d_cache_inst|cache_d[23]~221_combout ;
wire \d_cache_inst|cache_d[22]~153_combout ;
wire \d_cache_inst|cache_d[22]~217_combout ;
wire \d_cache_inst|cache_d[21]~149_combout ;
wire \d_cache_inst|cache_d[21]~213_combout ;
wire \d_cache_inst|cache_d[20]~145_combout ;
wire \d_cache_inst|cache_d[20]~209_combout ;
wire \d_cache_inst|cache_d[19]~141_combout ;
wire \d_cache_inst|cache_d[19]~205_combout ;
wire \d_cache_inst|cache_d[7]~158_combout ;
wire \d_cache_inst|cache_d[7]~222_combout ;
wire \d_cache_inst|cache_d[6]~154_combout ;
wire \d_cache_inst|cache_d[6]~218_combout ;
wire \d_cache_inst|cache_d[5]~150_combout ;
wire \d_cache_inst|cache_d[5]~214_combout ;
wire \d_cache_inst|cache_d[4]~146_combout ;
wire \d_cache_inst|cache_d[4]~210_combout ;
wire \d_cache_inst|cache_d[3]~142_combout ;
wire \d_cache_inst|cache_d[3]~206_combout ;
wire \CPU_inst|IV_in~37_combout ;
wire \CPU_inst|IV_in~38_combout ;
wire \RXD~input_o ;
wire \serial_inst|UART_inst|rx_s~0_combout ;
wire \serial_inst|UART_inst|rx_s~q ;
wire \serial_inst|UART_inst|rx_frame~8_combout ;
wire \serial_inst|UART_inst|Add0~0_combout ;
wire \serial_inst|UART_inst|rx_timer~0_combout ;
wire \serial_inst|UART_inst|Add0~1 ;
wire \serial_inst|UART_inst|Add0~2_combout ;
wire \serial_inst|UART_inst|Add0~9_combout ;
wire \serial_inst|UART_inst|Add0~3 ;
wire \serial_inst|UART_inst|Add0~4_combout ;
wire \serial_inst|UART_inst|Add0~6_combout ;
wire \serial_inst|UART_inst|Add0~5 ;
wire \serial_inst|UART_inst|Add0~7_combout ;
wire \serial_inst|UART_inst|rx_timer~1_combout ;
wire \serial_inst|UART_inst|Add0~8 ;
wire \serial_inst|UART_inst|Add0~10_combout ;
wire \serial_inst|UART_inst|rx_timer~3_combout ;
wire \serial_inst|UART_inst|Add0~11 ;
wire \serial_inst|UART_inst|Add0~12_combout ;
wire \serial_inst|UART_inst|Add0~16_combout ;
wire \serial_inst|UART_inst|Add0~13 ;
wire \serial_inst|UART_inst|Add0~14_combout ;
wire \serial_inst|UART_inst|rx_timer~2_combout ;
wire \serial_inst|UART_inst|Add0~15 ;
wire \serial_inst|UART_inst|Add0~17_combout ;
wire \serial_inst|UART_inst|rx_timer~4_combout ;
wire \serial_inst|UART_inst|Add0~18 ;
wire \serial_inst|UART_inst|Add0~19_combout ;
wire \serial_inst|UART_inst|Add0~21_combout ;
wire \serial_inst|UART_inst|Equal1~1_combout ;
wire \serial_inst|UART_inst|rx_frame[6]~1_combout ;
wire \serial_inst|UART_inst|Equal1~0_combout ;
wire \serial_inst|UART_inst|rx_frame[6]~2_combout ;
wire \serial_inst|UART_inst|rx_frame~7_combout ;
wire \serial_inst|UART_inst|rx_frame~6_combout ;
wire \serial_inst|UART_inst|rx_frame~5_combout ;
wire \serial_inst|UART_inst|rx_frame~4_combout ;
wire \serial_inst|UART_inst|rx_frame~3_combout ;
wire \serial_inst|UART_inst|rx_frame~0_combout ;
wire \serial_inst|UART_inst|rx_active~0_combout ;
wire \serial_inst|UART_inst|rx_active~q ;
wire \serial_inst|UART_inst|rx_frame~11_combout ;
wire \serial_inst|UART_inst|rx_frame~10_combout ;
wire \serial_inst|UART_inst|rx_frame~9_combout ;
wire \serial_inst|UART_inst|rx_data~6_combout ;
wire \serial_inst|UART_inst|rx_data[7]~1_combout ;
wire \serial_inst|rx_queue|queue_mem~54feeder_combout ;
wire \serial_inst|UART_inst|rx_ready~0_combout ;
wire \serial_inst|UART_inst|rx_ready~q ;
wire \serial_inst|rx_queue|Add0~0_combout ;
wire \serial_inst|rx_queue|Add0~1_combout ;
wire \serial_inst|rx_queue|Add0~2_combout ;
wire \serial_inst|rx_queue|queue_mem~104_combout ;
wire \serial_inst|rx_queue|queue_mem~105_combout ;
wire \serial_inst|rx_queue|queue_mem~54_q ;
wire \WideAnd1~0_combout ;
wire \WideAnd1~2_combout ;
wire \WideAnd1~1_combout ;
wire \WideAnd1~4_combout ;
wire \WideAnd1~combout ;
wire \CPU_inst|IO_RC~2_combout ;
wire \keyboard_inst|always0~0_combout ;
wire \serial_inst|rx_queue|read_addr[0]~0_combout ;
wire \serial_inst|rx_queue|read_addr[0]~1_combout ;
wire \serial_inst|rx_queue|Add1~0_combout ;
wire \serial_inst|rx_queue|queue_mem~106_combout ;
wire \serial_inst|rx_queue|queue_mem~109_combout ;
wire \serial_inst|rx_queue|queue_mem~62_q ;
wire \serial_inst|rx_queue|queue_mem~108_combout ;
wire \serial_inst|rx_queue|queue_mem~38_q ;
wire \serial_inst|rx_queue|queue_mem~107_combout ;
wire \serial_inst|rx_queue|queue_mem~46_q ;
wire \serial_inst|rx_queue|queue_mem~89_combout ;
wire \serial_inst|rx_queue|queue_mem~90_combout ;
wire \serial_inst|rx_queue|Add1~1_combout ;
wire \serial_inst|rx_queue|queue_mem~14feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~111_combout ;
wire \serial_inst|rx_queue|queue_mem~14_q ;
wire \serial_inst|rx_queue|queue_mem~112_combout ;
wire \serial_inst|rx_queue|queue_mem~6_q ;
wire \serial_inst|rx_queue|queue_mem~110_combout ;
wire \serial_inst|rx_queue|queue_mem~22_q ;
wire \serial_inst|rx_queue|queue_mem~91_combout ;
wire \serial_inst|rx_queue|queue_mem~113_combout ;
wire \serial_inst|rx_queue|queue_mem~30_q ;
wire \serial_inst|rx_queue|queue_mem~92_combout ;
wire \serial_inst|rx_queue|queue_mem~93_combout ;
wire \serial_inst|to_CPU~5_combout ;
wire \VGA_WrEn~2_combout ;
wire \CPU_inst|IV_in[3]~5_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ;
wire \WideAnd1~3_combout ;
wire \always2~5_combout ;
wire \keyboard_inst|data_write~0_combout ;
wire \keyboard_inst|data_write~1_combout ;
wire \keyboard_inst|tx_queue|write_addr[0]~0_combout ;
wire \keyboard_inst|tx_queue|Add0~0_combout ;
wire \keyboard_en~0_combout ;
wire \keyboard_en~combout ;
wire \keyboard_inst|tx_queue|write_addr[0]~1_combout ;
wire \keyboard_inst|tx_queue|empty~1_combout ;
wire \keyboard_inst|tx_queue|Add0~1_combout ;
wire \keyboard_inst|tx_queue|empty~2_combout ;
wire \keyboard_inst|tx_req~combout ;
wire \keyboard_inst|ps2_host_inst|prev_tx_req~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|prev_tx_req~q ;
wire \keyboard_inst|tx_queue|prev_push~q ;
wire \keyboard_inst|tx_queue|empty~0_combout ;
wire \keyboard_inst|tx_queue|empty~3_combout ;
wire \keyboard_inst|tx_queue|empty~q ;
wire \keyboard_inst|tx_active~0_combout ;
wire \keyboard_inst|tx_active~q ;
wire \keyboard_inst|tx_queue|read_addr[0]~1_combout ;
wire \keyboard_inst|tx_queue|Add1~0_combout ;
wire \keyboard_inst|tx_queue|read_addr[2]~0_combout ;
wire \keyboard_inst|tx_queue|Add1~1_combout ;
wire \keyboard_inst|tx_queue|queue_mem~76_combout ;
wire \keyboard_inst|tx_queue|queue_mem~77_combout ;
wire \keyboard_inst|tx_queue|queue_mem~82_combout ;
wire \keyboard_inst|tx_queue|queue_mem~15_q ;
wire \keyboard_inst|tx_queue|queue_mem~84_combout ;
wire \keyboard_inst|tx_queue|queue_mem~31_q ;
wire \serial_inst|tx_queue|queue_mem~107_combout ;
wire \keyboard_inst|tx_queue|queue_mem~74_combout ;
wire \keyboard_inst|tx_queue|queue_mem~83_combout ;
wire \keyboard_inst|tx_queue|queue_mem~7_q ;
wire \keyboard_inst|tx_queue|queue_mem~81_combout ;
wire \keyboard_inst|tx_queue|queue_mem~23_q ;
wire \keyboard_inst|tx_queue|queue_mem~112_combout ;
wire \keyboard_inst|tx_queue|queue_mem~113_combout ;
wire \keyboard_inst|tx_queue|queue_mem~79_combout ;
wire \keyboard_inst|tx_queue|queue_mem~39_q ;
wire \keyboard_inst|tx_queue|queue_mem~78_combout ;
wire \keyboard_inst|tx_queue|queue_mem~47_q ;
wire \keyboard_inst|tx_queue|queue_mem~110_combout ;
wire \keyboard_inst|tx_queue|queue_mem~80_combout ;
wire \keyboard_inst|tx_queue|queue_mem~63_q ;
wire \keyboard_inst|tx_queue|queue_mem~75_combout ;
wire \keyboard_inst|tx_queue|queue_mem~55_q ;
wire \keyboard_inst|tx_queue|queue_mem~111_combout ;
wire \keyboard_inst|tx_queue|queue_mem~114_combout ;
wire \keyboard_inst|tx_queue|queue_mem~38_q ;
wire \keyboard_inst|tx_queue|queue_mem~46_q ;
wire \keyboard_inst|tx_queue|queue_mem~105_combout ;
wire \keyboard_inst|tx_queue|queue_mem~62_q ;
wire \keyboard_inst|tx_queue|queue_mem~54_q ;
wire \keyboard_inst|tx_queue|queue_mem~106_combout ;
wire \keyboard_inst|tx_queue|queue_mem~14_q ;
wire \keyboard_inst|tx_queue|queue_mem~30_q ;
wire \keyboard_inst|tx_queue|queue_mem~6_q ;
wire \keyboard_inst|tx_queue|queue_mem~22_q ;
wire \keyboard_inst|tx_queue|queue_mem~107_combout ;
wire \keyboard_inst|tx_queue|queue_mem~108_combout ;
wire \keyboard_inst|tx_queue|queue_mem~109_combout ;
wire \keyboard_inst|tx_queue|queue_mem~4_q ;
wire \keyboard_inst|tx_queue|queue_mem~20_q ;
wire \keyboard_inst|tx_queue|queue_mem~97_combout ;
wire \keyboard_inst|tx_queue|queue_mem~28_q ;
wire \keyboard_inst|tx_queue|queue_mem~12_q ;
wire \keyboard_inst|tx_queue|queue_mem~98_combout ;
wire \keyboard_inst|tx_queue|queue_mem~36_q ;
wire \keyboard_inst|tx_queue|queue_mem~44_q ;
wire \keyboard_inst|tx_queue|queue_mem~95_combout ;
wire \keyboard_inst|tx_queue|queue_mem~60_q ;
wire \keyboard_inst|tx_queue|queue_mem~52_q ;
wire \keyboard_inst|tx_queue|queue_mem~96_combout ;
wire \keyboard_inst|tx_queue|queue_mem~99_combout ;
wire \keyboard_inst|tx_queue|queue_mem~53_q ;
wire \keyboard_inst|tx_queue|queue_mem~61_q ;
wire \keyboard_inst|tx_queue|queue_mem~37_q ;
wire \keyboard_inst|tx_queue|queue_mem~45_q ;
wire \keyboard_inst|tx_queue|queue_mem~100_combout ;
wire \keyboard_inst|tx_queue|queue_mem~101_combout ;
wire \keyboard_inst|tx_queue|queue_mem~5_q ;
wire \keyboard_inst|tx_queue|queue_mem~21_q ;
wire \keyboard_inst|tx_queue|queue_mem~102_combout ;
wire \keyboard_inst|tx_queue|queue_mem~13_q ;
wire \keyboard_inst|tx_queue|queue_mem~29_q ;
wire \keyboard_inst|tx_queue|queue_mem~103_combout ;
wire \keyboard_inst|tx_queue|queue_mem~104_combout ;
wire \keyboard_inst|ps2_host_inst|WideXnor0~1_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~0_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~2_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~1 ;
wire \keyboard_inst|ps2_host_inst|Add0~3_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~5_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~4 ;
wire \keyboard_inst|ps2_host_inst|Add0~6_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~8_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~7 ;
wire \keyboard_inst|ps2_host_inst|Add0~9_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~11_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~10 ;
wire \keyboard_inst|ps2_host_inst|Add0~12_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~14_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~13 ;
wire \keyboard_inst|ps2_host_inst|Add0~15_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~17_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~16 ;
wire \keyboard_inst|ps2_host_inst|Add0~18_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~20_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~19 ;
wire \keyboard_inst|ps2_host_inst|Add0~21_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~23_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~22 ;
wire \keyboard_inst|ps2_host_inst|Add0~24_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~26_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~25 ;
wire \keyboard_inst|ps2_host_inst|Add0~27_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~29_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~28 ;
wire \keyboard_inst|ps2_host_inst|Add0~30_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~32_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~31 ;
wire \keyboard_inst|ps2_host_inst|Add0~33_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~35_combout ;
wire \keyboard_inst|ps2_host_inst|Equal0~2_combout ;
wire \keyboard_inst|ps2_host_inst|Equal0~0_combout ;
wire \keyboard_inst|ps2_host_inst|Equal0~1_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~34 ;
wire \keyboard_inst|ps2_host_inst|Add0~36_combout ;
wire \keyboard_inst|ps2_host_inst|Add0~38_combout ;
wire \keyboard_inst|ps2_host_inst|Equal0~3_combout ;
wire \keyboard_inst|tx_queue|queue_mem~17_q ;
wire \keyboard_inst|tx_queue|queue_mem~1_q ;
wire \keyboard_inst|tx_queue|queue_mem~71_combout ;
wire \keyboard_inst|tx_queue|queue_mem~25_q ;
wire \keyboard_inst|tx_queue|queue_mem~9_q ;
wire \keyboard_inst|tx_queue|queue_mem~72_combout ;
wire \keyboard_inst|tx_queue|queue_mem~33_q ;
wire \keyboard_inst|tx_queue|queue_mem~41_q ;
wire \keyboard_inst|tx_queue|queue_mem~69_combout ;
wire \keyboard_inst|tx_queue|queue_mem~57_q ;
wire \keyboard_inst|tx_queue|queue_mem~49_q ;
wire \keyboard_inst|tx_queue|queue_mem~70_combout ;
wire \keyboard_inst|tx_queue|queue_mem~73_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~51_q ;
wire \keyboard_inst|tx_queue|queue_mem~59_q ;
wire \keyboard_inst|tx_queue|queue_mem~43_q ;
wire \keyboard_inst|tx_queue|queue_mem~35_q ;
wire \keyboard_inst|tx_queue|queue_mem~90_combout ;
wire \keyboard_inst|tx_queue|queue_mem~91_combout ;
wire \keyboard_inst|tx_queue|queue_mem~11_q ;
wire \keyboard_inst|tx_queue|queue_mem~3_q ;
wire \keyboard_inst|tx_queue|queue_mem~19_q ;
wire \keyboard_inst|tx_queue|queue_mem~92_combout ;
wire \keyboard_inst|tx_queue|queue_mem~27_q ;
wire \keyboard_inst|tx_queue|queue_mem~93_combout ;
wire \keyboard_inst|tx_queue|queue_mem~94_combout ;
wire \keyboard_inst|tx_queue|queue_mem~0_q ;
wire \keyboard_inst|tx_queue|queue_mem~8_q ;
wire \keyboard_inst|tx_queue|queue_mem~66_combout ;
wire \keyboard_inst|tx_queue|queue_mem~24_q ;
wire \keyboard_inst|tx_queue|queue_mem~16_q ;
wire \keyboard_inst|tx_queue|queue_mem~67_combout ;
wire \keyboard_inst|tx_queue|queue_mem~48_q ;
wire \keyboard_inst|tx_queue|queue_mem~56_q ;
wire \keyboard_inst|tx_queue|queue_mem~32_q ;
wire \keyboard_inst|tx_queue|queue_mem~40_q ;
wire \keyboard_inst|tx_queue|queue_mem~64_combout ;
wire \keyboard_inst|tx_queue|queue_mem~65_combout ;
wire \keyboard_inst|tx_queue|queue_mem~68_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ;
wire \keyboard_inst|tx_queue|queue_mem~50_q ;
wire \keyboard_inst|tx_queue|queue_mem~58_q ;
wire \keyboard_inst|tx_queue|queue_mem~42_q ;
wire \keyboard_inst|tx_queue|queue_mem~34_q ;
wire \keyboard_inst|tx_queue|queue_mem~85_combout ;
wire \keyboard_inst|tx_queue|queue_mem~86_combout ;
wire \keyboard_inst|tx_queue|queue_mem~10_q ;
wire \keyboard_inst|tx_queue|queue_mem~26_q ;
wire \keyboard_inst|tx_queue|queue_mem~2_q ;
wire \keyboard_inst|tx_queue|queue_mem~18_q ;
wire \keyboard_inst|tx_queue|queue_mem~87_combout ;
wire \keyboard_inst|tx_queue|queue_mem~88_combout ;
wire \keyboard_inst|tx_queue|queue_mem~89_combout ;
wire \keyboard_inst|ps2_host_inst|WideXnor0~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ;
wire \ps2_clk_d~input_o ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_s~q ;
wire \keyboard_inst|ps2_host_inst|prev_ps2_clk~q ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ;
wire \keyboard_inst|ps2_host_inst|tx_shift_reg[0]~1_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~0_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~1_combout ;
wire \keyboard_inst|ps2_host_inst|WideAnd0~2_combout ;
wire \keyboard_inst|ps2_host_inst|prev_tx_last~q ;
wire \keyboard_inst|ps2_host_inst|tx_done~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_done~q ;
wire \ps2_data_d~input_o ;
wire \keyboard_inst|ps2_host_inst|ps2_data_s~q ;
wire \keyboard_inst|ps2_host_inst|tx_ready~0_combout ;
wire \keyboard_inst|ps2_host_inst|tx_ready~q ;
wire \keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ;
wire \keyboard_inst|ps2_host_inst|rx_inhibit~q ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~17_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~19_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~16_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~15_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~13_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~14_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ;
wire \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~6_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~6_combout ;
wire \keyboard_inst|ps2_host_inst|rx_ready~q ;
wire \keyboard_inst|rx_queue|Add0~0_combout ;
wire \keyboard_inst|rx_queue|queue_mem~106_combout ;
wire \keyboard_inst|rx_queue|Add0~1_combout ;
wire \keyboard_inst|rx_queue|Add0~2_combout ;
wire \keyboard_inst|rx_queue|queue_mem~107_combout ;
wire \keyboard_inst|rx_queue|queue_mem~46_q ;
wire \keyboard_inst|rx_queue|read_addr[0]~0_combout ;
wire \keyboard_inst|rx_queue|read_addr[0]~1_combout ;
wire \keyboard_inst|rx_queue|Add1~0_combout ;
wire \keyboard_inst|rx_queue|queue_mem~104_combout ;
wire \keyboard_inst|rx_queue|queue_mem~108_combout ;
wire \keyboard_inst|rx_queue|queue_mem~38_q ;
wire \keyboard_inst|rx_queue|queue_mem~89_combout ;
wire \keyboard_inst|rx_queue|queue_mem~54feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~105_combout ;
wire \keyboard_inst|rx_queue|queue_mem~54_q ;
wire \keyboard_inst|rx_queue|queue_mem~109_combout ;
wire \keyboard_inst|rx_queue|queue_mem~62_q ;
wire \keyboard_inst|rx_queue|queue_mem~90_combout ;
wire \keyboard_inst|rx_queue|Add1~1_combout ;
wire \keyboard_inst|rx_queue|queue_mem~110_combout ;
wire \keyboard_inst|rx_queue|queue_mem~22_q ;
wire \keyboard_inst|rx_queue|queue_mem~112_combout ;
wire \keyboard_inst|rx_queue|queue_mem~6_q ;
wire \keyboard_inst|rx_queue|queue_mem~91_combout ;
wire \keyboard_inst|rx_queue|queue_mem~14feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~111_combout ;
wire \keyboard_inst|rx_queue|queue_mem~14_q ;
wire \keyboard_inst|rx_queue|queue_mem~113_combout ;
wire \keyboard_inst|rx_queue|queue_mem~30_q ;
wire \keyboard_inst|rx_queue|queue_mem~92_combout ;
wire \keyboard_inst|rx_queue|queue_mem~93_combout ;
wire \keyboard_inst|to_CPU~5_combout ;
wire \VGA_WrEn~3_combout ;
wire \~GND~combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \VGA_inst|VDG|col_count[0]~9_combout ;
wire \rst~_wirecell_combout ;
wire \VGA_inst|VDG|pixel_count[0]~10_combout ;
wire \VGA_inst|VDG|pixel_count[4]~19 ;
wire \VGA_inst|VDG|pixel_count[5]~21_combout ;
wire \VGA_inst|VDG|pixel_count[5]~22 ;
wire \VGA_inst|VDG|pixel_count[6]~23_combout ;
wire \VGA_inst|VDG|pixel_count[6]~24 ;
wire \VGA_inst|VDG|pixel_count[7]~25_combout ;
wire \VGA_inst|VDG|pixel_count[7]~26 ;
wire \VGA_inst|VDG|pixel_count[8]~27_combout ;
wire \VGA_inst|VDG|always1~4_combout ;
wire \VGA_inst|VDG|pixel_count[8]~20_combout ;
wire \VGA_inst|VDG|pixel_count[0]~11 ;
wire \VGA_inst|VDG|pixel_count[1]~12_combout ;
wire \VGA_inst|VDG|pixel_count[1]~13 ;
wire \VGA_inst|VDG|pixel_count[2]~14_combout ;
wire \VGA_inst|VDG|pixel_count[2]~15 ;
wire \VGA_inst|VDG|pixel_count[3]~16_combout ;
wire \VGA_inst|VDG|pixel_count[3]~17 ;
wire \VGA_inst|VDG|pixel_count[4]~18_combout ;
wire \VGA_inst|VDG|pixel_count[8]~28 ;
wire \VGA_inst|VDG|pixel_count[9]~29_combout ;
wire \VGA_inst|VDG|Equal10~0_combout ;
wire \VGA_inst|VDG|Equal10~1_combout ;
wire \VGA_inst|VDG|Equal10~2_combout ;
wire \VGA_inst|VDG|next_active_area~0_combout ;
wire \VGA_inst|VDG|line_count[0]~10_combout ;
wire \VGA_inst|VDG|line_count[1]~13 ;
wire \VGA_inst|VDG|line_count[2]~14_combout ;
wire \VGA_inst|VDG|line_count[2]~15 ;
wire \VGA_inst|VDG|line_count[3]~16_combout ;
wire \VGA_inst|VDG|line_count[3]~17 ;
wire \VGA_inst|VDG|line_count[4]~19_combout ;
wire \VGA_inst|VDG|line_count[4]~20 ;
wire \VGA_inst|VDG|line_count[5]~21_combout ;
wire \VGA_inst|VDG|line_count[5]~22 ;
wire \VGA_inst|VDG|line_count[6]~23_combout ;
wire \VGA_inst|VDG|line_count[6]~24 ;
wire \VGA_inst|VDG|line_count[7]~25_combout ;
wire \VGA_inst|VDG|line_count[7]~26 ;
wire \VGA_inst|VDG|line_count[8]~27_combout ;
wire \VGA_inst|VDG|line_count[8]~28 ;
wire \VGA_inst|VDG|line_count[9]~29_combout ;
wire \VGA_inst|VDG|Equal4~0_combout ;
wire \VGA_inst|VDG|Equal7~0_combout ;
wire \VGA_inst|VDG|Equal7~1_combout ;
wire \VGA_inst|VDG|line_count[4]~18_combout ;
wire \VGA_inst|VDG|line_count[0]~11 ;
wire \VGA_inst|VDG|line_count[1]~12_combout ;
wire \VGA_inst|VDG|Equal8~2_combout ;
wire \VGA_inst|VDG|Equal7~2_combout ;
wire \VGA_inst|VDG|Equal8~0_combout ;
wire \VGA_inst|VDG|Equal8~1_combout ;
wire \VGA_inst|VDG|next_active_rows~0_combout ;
wire \VGA_inst|VDG|active_rows~q ;
wire \VGA_inst|VDG|next_active_area~1_combout ;
wire \VGA_inst|VDG|active_area~q ;
wire \VGA_inst|VDG|col_count[0]~8_combout ;
wire \VGA_inst|VDG|horiz_scaler~0_combout ;
wire \VGA_inst|VDG|horiz_scaler~2_combout ;
wire \VGA_inst|VDG|horiz_scaler~1_combout ;
wire \VGA_inst|VDG|col_count[0]~15_combout ;
wire \VGA_inst|VDG|col_count[0]~10 ;
wire \VGA_inst|VDG|col_count[1]~11_combout ;
wire \VGA_inst|VDG|col_count[1]~12 ;
wire \VGA_inst|VDG|col_count[2]~13_combout ;
wire \VGA_inst|VDG|col_count[2]~14 ;
wire \VGA_inst|VDG|col_count[3]~16_combout ;
wire \VGA_inst|VDG|DA[0]~feeder_combout ;
wire \VGA_inst|VDG|horiz_advance~0_combout ;
wire \VGA_inst|VDG|col_count[3]~17 ;
wire \VGA_inst|VDG|col_count[4]~18_combout ;
wire \VGA_inst|VDG|DA[1]~feeder_combout ;
wire \VGA_inst|VDG|col_count[4]~19 ;
wire \VGA_inst|VDG|col_count[5]~20_combout ;
wire \VGA_inst|VDG|DA[2]~feeder_combout ;
wire \VGA_inst|VDG|col_count[5]~21 ;
wire \VGA_inst|VDG|col_count[6]~22_combout ;
wire \VGA_inst|VDG|DA[3]~feeder_combout ;
wire \VGA_inst|VDG|col_count[6]~23 ;
wire \VGA_inst|VDG|col_count[7]~24_combout ;
wire \VGA_inst|VDG|DA[4]~feeder_combout ;
wire \VGA_inst|VDG|row_count[0]~10_combout ;
wire \VGA_inst|VDG|row_count[1]~13 ;
wire \VGA_inst|VDG|row_count[2]~14_combout ;
wire \VGA_inst|VDG|cell_line[1]~1_combout ;
wire \VGA_inst|VDG|vert_scaler~5_combout ;
wire \VGA_inst|VDG|Equal12~0_combout ;
wire \VGA_inst|VDG|Equal12~1_combout ;
wire \VGA_inst|VDG|Equal12~2_combout ;
wire \VGA_inst|VDG|vert_scaler[0]~2_combout ;
wire \VGA_inst|VDG|vert_scaler~3_combout ;
wire \VGA_inst|VDG|vert_scaler~4_combout ;
wire \VGA_inst|VDG|next_cell_count~0_combout ;
wire \VGA_inst|VDG|cell_line[1]~2_combout ;
wire \VGA_inst|VDG|row_count[2]~15 ;
wire \VGA_inst|VDG|row_count[3]~16_combout ;
wire \VGA_inst|VDG|row_count[3]~17 ;
wire \VGA_inst|VDG|row_count[4]~18_combout ;
wire \VGA_inst|VDG|row_count[4]~19 ;
wire \VGA_inst|VDG|row_count[5]~20_combout ;
wire \VGA_inst|VDG|row_count[5]~21 ;
wire \VGA_inst|VDG|row_count[6]~22_combout ;
wire \VGA_inst|VDG|row_count[6]~23 ;
wire \VGA_inst|VDG|row_count[7]~24_combout ;
wire \VGA_inst|VDG|Equal15~1_combout ;
wire \VGA_inst|VDG|Equal15~0_combout ;
wire \VGA_inst|VDG|row_count[7]~26_combout ;
wire \VGA_inst|VDG|row_count[0]~11 ;
wire \VGA_inst|VDG|row_count[1]~12_combout ;
wire \VGA_MS~0_combout ;
wire \VGA_inst|VGA_mode~0_combout ;
wire \VGA_inst|VGA_mode~q ;
wire \VGA_inst|VDG|DD_s[6]~0_combout ;
wire \VGA_inst|VDG|AG_s~q ;
wire \VGA_inst|VDG|cell_count~4_combout ;
wire \VGA_inst|VDG|cell_line~5_combout ;
wire \VGA_inst|VDG|cell_line~0_combout ;
wire \VGA_inst|VDG|cell_line[1]~3_combout ;
wire \VGA_inst|VDG|cell_line~6_combout ;
wire \VGA_inst|VDG|cell_line~4_combout ;
wire \VGA_inst|VDG|Add7~0_combout ;
wire \VGA_inst|VDG|next_cell_count~1_combout ;
wire \VGA_inst|VDG|cell_count[1]~5_combout ;
wire \VGA_inst|VDG|next_DA[5]~0_combout ;
wire \VGA_inst|VDG|cell_count~6_combout ;
wire \VGA_inst|VDG|next_DA[6]~1_combout ;
wire \VGA_inst|VDG|Add6~0_combout ;
wire \VGA_inst|VDG|cell_count~8_combout ;
wire \VGA_inst|VDG|next_DA[7]~2_combout ;
wire \VGA_inst|VDG|cell_count~7_combout ;
wire \VGA_inst|VDG|next_DA[8]~3_combout ;
wire \VGA_inst|VDG|next_DA[9]~4_combout ;
wire \VGA_inst|VDG|next_DA[10]~5_combout ;
wire \VGA_inst|VDG|next_DA[11]~6_combout ;
wire \CPU_inst|IV_in~39_combout ;
wire \CPU_inst|IV_in~40_combout ;
wire \CPU_inst|IV_in[3]~4_combout ;
wire \CPU_inst|IV_in~41_combout ;
wire \CPU_inst|IV_in~42_combout ;
wire \CPU_inst|IV_in~43_combout ;
wire \CPU_inst|IV_in~30_combout ;
wire \CPU_inst|IV_in~31_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~5_combout ;
wire \keyboard_inst|rx_queue|queue_mem~45_q ;
wire \keyboard_inst|rx_queue|queue_mem~37_q ;
wire \keyboard_inst|rx_queue|queue_mem~84_combout ;
wire \keyboard_inst|rx_queue|queue_mem~61_q ;
wire \keyboard_inst|rx_queue|queue_mem~53_q ;
wire \keyboard_inst|rx_queue|queue_mem~85_combout ;
wire \keyboard_inst|rx_queue|queue_mem~5_q ;
wire \keyboard_inst|rx_queue|queue_mem~21_q ;
wire \keyboard_inst|rx_queue|queue_mem~86_combout ;
wire \keyboard_inst|rx_queue|queue_mem~13_q ;
wire \keyboard_inst|rx_queue|queue_mem~29_q ;
wire \keyboard_inst|rx_queue|queue_mem~87_combout ;
wire \keyboard_inst|rx_queue|queue_mem~88_combout ;
wire \keyboard_inst|rx_queue|prev_push~q ;
wire \keyboard_inst|rx_queue|empty~1_combout ;
wire \keyboard_inst|rx_queue|empty~2_combout ;
wire \keyboard_inst|data_read~combout ;
wire \keyboard_inst|rx_queue|prev_pop~q ;
wire \keyboard_inst|rx_queue|full~0_combout ;
wire \keyboard_inst|rx_queue|full~q ;
wire \keyboard_inst|to_CPU~4_combout ;
wire \CPU_inst|IV_in~32_combout ;
wire \CPU_inst|IV_in~33_combout ;
wire \serial_inst|UART_inst|rx_data~5_combout ;
wire \serial_inst|rx_queue|queue_mem~53_q ;
wire \serial_inst|rx_queue|queue_mem~61_q ;
wire \serial_inst|rx_queue|queue_mem~37_q ;
wire \serial_inst|rx_queue|queue_mem~45_q ;
wire \serial_inst|rx_queue|queue_mem~84_combout ;
wire \serial_inst|rx_queue|queue_mem~85_combout ;
wire \serial_inst|rx_queue|queue_mem~13feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~13_q ;
wire \serial_inst|rx_queue|queue_mem~29_q ;
wire \serial_inst|rx_queue|queue_mem~5_q ;
wire \serial_inst|rx_queue|queue_mem~21feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~21_q ;
wire \serial_inst|rx_queue|queue_mem~86_combout ;
wire \serial_inst|rx_queue|queue_mem~87_combout ;
wire \serial_inst|rx_queue|queue_mem~88_combout ;
wire \serial_inst|data_read~combout ;
wire \serial_inst|rx_queue|prev_pop~q ;
wire \serial_inst|rx_queue|empty~1_combout ;
wire \serial_inst|rx_queue|empty~2_combout ;
wire \serial_inst|rx_queue|prev_push~q ;
wire \serial_inst|rx_queue|full~0_combout ;
wire \serial_inst|rx_queue|full~q ;
wire \serial_inst|to_CPU~4_combout ;
wire \CPU_inst|IV_in~34_combout ;
wire \CPU_inst|IV_in~35_combout ;
wire \CPU_inst|IV_in~36_combout ;
wire \CPU_inst|right_rotate0|Mux6~6_combout ;
wire \CPU_inst|right_rotate0|Mux6~8_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[5]~5_combout ;
wire \CPU_inst|mask0|mask_reg~4_combout ;
wire \CPU_inst|ALU0|add_result[4]~9 ;
wire \CPU_inst|ALU0|add_result[5]~11 ;
wire \CPU_inst|ALU0|add_result[6]~12_combout ;
wire \CPU_inst|ALU0|Mux1~8_combout ;
wire \CPU_inst|ALU0|Mux1~9_combout ;
wire \CPU_inst|ALU0|Mux1~11_combout ;
wire \CPU_inst|ALU0|Mux1~10_combout ;
wire \CPU_inst|shift_merge0|shift_reg~5_combout ;
wire \CPU_inst|shift_merge0|merge_result~21_combout ;
wire \CPU_inst|shift_merge0|Mux0~0_combout ;
wire \CPU_inst|shift_merge0|shift_reg~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~23_combout ;
wire \CPU_inst|shift_merge0|merge_result~20_combout ;
wire \CPU_inst|shift_merge0|Mux0~1_combout ;
wire \CPU_inst|shift_merge0|Mux0~4_combout ;
wire \d_cache_inst|CPU_tag[3]~feeder_combout ;
wire \d_cache_inst|cache_d[16]~129_combout ;
wire \d_cache_inst|cache_d[16]~193_combout ;
wire \d_cache_inst|CPU_address_hold[11]~41 ;
wire \d_cache_inst|CPU_address_hold[12]~42_combout ;
wire \d_cache_inst|CPU_address_hold[12]~43 ;
wire \d_cache_inst|CPU_address_hold[13]~44_combout ;
wire \d_cache_inst|CPU_address_hold[13]~45 ;
wire \d_cache_inst|CPU_address_hold[14]~46_combout ;
wire \d_cache_inst|CPU_address_hold[14]~47 ;
wire \d_cache_inst|CPU_address_hold[15]~48_combout ;
wire \d_cache_inst|cache_d[51]~140_combout ;
wire \d_cache_inst|cache_d[51]~204_combout ;
wire \d_cache_inst|cache_d[50]~136_combout ;
wire \d_cache_inst|cache_d[50]~200_combout ;
wire \d_cache_inst|cache_d[49]~132_combout ;
wire \d_cache_inst|cache_d[49]~196_combout ;
wire \d_cache_inst|cache_d[48]~128_combout ;
wire \d_cache_inst|cache_d[48]~192_combout ;
wire \d_cache_inst|cache_d[34]~139_combout ;
wire \d_cache_inst|cache_d[34]~203_combout ;
wire \d_cache_inst|cache_d[33]~135_combout ;
wire \d_cache_inst|cache_d[33]~199_combout ;
wire \d_cache_inst|cache_d[32]~131_combout ;
wire \d_cache_inst|cache_d[32]~195_combout ;
wire \d_cache_inst|cache_d[18]~137_combout ;
wire \d_cache_inst|cache_d[18]~201_combout ;
wire \d_cache_inst|cache_d[17]~133_combout ;
wire \d_cache_inst|cache_d[17]~197_combout ;
wire \d_cache_inst|cache_d[2]~138_combout ;
wire \d_cache_inst|cache_d[2]~202_combout ;
wire \d_cache_inst|cache_d[1]~134_combout ;
wire \d_cache_inst|cache_d[1]~198_combout ;
wire \d_cache_inst|cache_d[0]~130_combout ;
wire \d_cache_inst|cache_d[0]~194_combout ;
wire \d_cache_inst|Equal0~1_combout ;
wire \d_cache_inst|Equal0~0_combout ;
wire \d_cache_inst|d_cache_miss~1_combout ;
wire \d_cache_inst|d_miss~0_combout ;
wire \d_cache_inst|CPU_address_hold~50_combout ;
wire \d_cache_inst|CPU_wren_hold~0_combout ;
wire \d_cache_inst|CPU_wren_hold~q ;
wire \d_cache_inst|always1~0_combout ;
wire \d_cache_inst|cache_address[0]~0_combout ;
wire \d_cache_inst|cache_d[12]~178_combout ;
wire \d_cache_inst|cache_d[12]~242_combout ;
wire \CPU_inst|IV_in~53_combout ;
wire \CPU_inst|IV_in~54_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~8_combout ;
wire \keyboard_inst|rx_queue|queue_mem~47_q ;
wire \keyboard_inst|rx_queue|queue_mem~39_q ;
wire \keyboard_inst|rx_queue|queue_mem~99_combout ;
wire \keyboard_inst|rx_queue|queue_mem~63_q ;
wire \keyboard_inst|rx_queue|queue_mem~55_q ;
wire \keyboard_inst|rx_queue|queue_mem~100_combout ;
wire \keyboard_inst|rx_queue|queue_mem~7_q ;
wire \keyboard_inst|rx_queue|queue_mem~23_q ;
wire \keyboard_inst|rx_queue|queue_mem~101_combout ;
wire \keyboard_inst|rx_queue|queue_mem~31_q ;
wire \keyboard_inst|rx_queue|queue_mem~15_q ;
wire \keyboard_inst|rx_queue|queue_mem~102_combout ;
wire \keyboard_inst|rx_queue|queue_mem~103_combout ;
wire \keyboard_inst|to_CPU~7_combout ;
wire \serial_inst|UART_inst|rx_data~8_combout ;
wire \serial_inst|rx_queue|queue_mem~7_q ;
wire \serial_inst|rx_queue|queue_mem~23_q ;
wire \serial_inst|rx_queue|queue_mem~101_combout ;
wire \serial_inst|rx_queue|queue_mem~31_q ;
wire \serial_inst|rx_queue|queue_mem~15feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~15_q ;
wire \serial_inst|rx_queue|queue_mem~102_combout ;
wire \serial_inst|rx_queue|queue_mem~39_q ;
wire \serial_inst|rx_queue|queue_mem~47feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~47_q ;
wire \serial_inst|rx_queue|queue_mem~99_combout ;
wire \serial_inst|rx_queue|queue_mem~63_q ;
wire \serial_inst|rx_queue|queue_mem~55feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~55_q ;
wire \serial_inst|rx_queue|queue_mem~100_combout ;
wire \serial_inst|rx_queue|queue_mem~103_combout ;
wire \serial_inst|to_CPU~7_combout ;
wire \CPU_inst|IV_in~55_combout ;
wire \CPU_inst|IV_in~56_combout ;
wire \d_cache_inst|cache_d[39]~159_combout ;
wire \d_cache_inst|cache_d[39]~223_combout ;
wire \d_cache_inst|cache_d[60]~176_combout ;
wire \d_cache_inst|cache_d[60]~240_combout ;
wire \d_cache_inst|cache_d[59]~172_combout ;
wire \d_cache_inst|cache_d[59]~236_combout ;
wire \d_cache_inst|cache_d[58]~168_combout ;
wire \d_cache_inst|cache_d[58]~232_combout ;
wire \d_cache_inst|cache_d[57]~164_combout ;
wire \d_cache_inst|cache_d[57]~228_combout ;
wire \d_cache_inst|cache_d[56]~160_combout ;
wire \d_cache_inst|cache_d[56]~224_combout ;
wire \d_cache_inst|cache_d[43]~175_combout ;
wire \d_cache_inst|cache_d[43]~239_combout ;
wire \d_cache_inst|cache_d[42]~171_combout ;
wire \d_cache_inst|cache_d[42]~235_combout ;
wire \d_cache_inst|cache_d[41]~167_combout ;
wire \d_cache_inst|cache_d[41]~231_combout ;
wire \d_cache_inst|cache_d[40]~163_combout ;
wire \d_cache_inst|cache_d[40]~227_combout ;
wire \d_cache_inst|cache_d[27]~173_combout ;
wire \d_cache_inst|cache_d[27]~237_combout ;
wire \d_cache_inst|cache_d[26]~169_combout ;
wire \d_cache_inst|cache_d[26]~233_combout ;
wire \d_cache_inst|cache_d[25]~165_combout ;
wire \d_cache_inst|cache_d[25]~229_combout ;
wire \d_cache_inst|cache_d[24]~161_combout ;
wire \d_cache_inst|cache_d[24]~225_combout ;
wire \d_cache_inst|cache_d[11]~174_combout ;
wire \d_cache_inst|cache_d[11]~238_combout ;
wire \d_cache_inst|cache_d[10]~170_combout ;
wire \d_cache_inst|cache_d[10]~234_combout ;
wire \d_cache_inst|cache_d[9]~166_combout ;
wire \d_cache_inst|cache_d[9]~230_combout ;
wire \d_cache_inst|cache_d[8]~162_combout ;
wire \d_cache_inst|cache_d[8]~226_combout ;
wire \CPU_inst|IV_in~51_combout ;
wire \CPU_inst|IV_in~52_combout ;
wire \CPU_inst|IV_in~57_combout ;
wire \CPU_inst|right_rotate0|Mux6~9_combout ;
wire \CPU_inst|right_rotate0|Mux6~10_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[7]~7_combout ;
wire \CPU_inst|mask0|mask_reg~6_combout ;
wire \CPU_inst|ALU0|add_result[6]~13 ;
wire \CPU_inst|ALU0|add_result[7]~15 ;
wire \CPU_inst|ALU0|Add0~0_combout ;
wire \CPU_inst|ALU0|OVF_reg~0_combout ;
wire \CPU_inst|ALU0|OVF_reg~1_combout ;
wire \CPU_inst|ALU0|OVF_reg~q ;
wire \CPU_inst|reg_file0|rfile[1][0]~q ;
wire \CPU_inst|reg_file0|Mux7~2_combout ;
wire \CPU_inst|reg_file0|rfile[3][0]~q ;
wire \CPU_inst|reg_file0|rfile[2][0]~q ;
wire \CPU_inst|reg_file0|Mux7~3_combout ;
wire \CPU_inst|reg_file0|rfile[4][0]~q ;
wire \CPU_inst|reg_file0|rfile[6][0]~q ;
wire \CPU_inst|reg_file0|Mux7~0_combout ;
wire \CPU_inst|reg_file0|rfile[5][0]~q ;
wire \CPU_inst|reg_file0|rfile[7][0]~q ;
wire \CPU_inst|reg_file0|Mux7~1_combout ;
wire \CPU_inst|reg_file0|Mux7~4_combout ;
wire \CPU_inst|right_rotate0|selected[0]~0_combout ;
wire \CPU_inst|IV_in~44_combout ;
wire \CPU_inst|IV_in~45_combout ;
wire \keyboard_inst|tx_queue|full~0_combout ;
wire \keyboard_inst|tx_queue|full~q ;
wire \keyboard_inst|always0~1_combout ;
wire \keyboard_inst|tx_overwrite~0_combout ;
wire \keyboard_inst|tx_overwrite~q ;
wire \keyboard_inst|ps2_host_inst|rx_data~7_combout ;
wire \keyboard_inst|rx_queue|queue_mem~40_q ;
wire \keyboard_inst|rx_queue|queue_mem~32_q ;
wire \keyboard_inst|rx_queue|queue_mem~94_combout ;
wire \keyboard_inst|rx_queue|queue_mem~56_q ;
wire \keyboard_inst|rx_queue|queue_mem~48feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~48_q ;
wire \keyboard_inst|rx_queue|queue_mem~95_combout ;
wire \keyboard_inst|rx_queue|queue_mem~0_q ;
wire \keyboard_inst|rx_queue|queue_mem~16_q ;
wire \keyboard_inst|rx_queue|queue_mem~96_combout ;
wire \keyboard_inst|rx_queue|queue_mem~8feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~8_q ;
wire \keyboard_inst|rx_queue|queue_mem~24_q ;
wire \keyboard_inst|rx_queue|queue_mem~97_combout ;
wire \keyboard_inst|rx_queue|queue_mem~98_combout ;
wire \keyboard_inst|to_CPU~6_combout ;
wire \serial_inst|UART_inst|rx_data~7_combout ;
wire \serial_inst|rx_queue|queue_mem~32_q ;
wire \serial_inst|rx_queue|queue_mem~40feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~40_q ;
wire \serial_inst|rx_queue|queue_mem~94_combout ;
wire \serial_inst|rx_queue|queue_mem~56_q ;
wire \serial_inst|rx_queue|queue_mem~48feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~48_q ;
wire \serial_inst|rx_queue|queue_mem~95_combout ;
wire \serial_inst|rx_queue|queue_mem~8feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~8_q ;
wire \serial_inst|rx_queue|queue_mem~24_q ;
wire \serial_inst|rx_queue|queue_mem~0_q ;
wire \serial_inst|rx_queue|queue_mem~16_q ;
wire \serial_inst|rx_queue|queue_mem~96_combout ;
wire \serial_inst|rx_queue|queue_mem~97_combout ;
wire \serial_inst|rx_queue|queue_mem~98_combout ;
wire \serial_inst|data_write~2_combout ;
wire \serial_inst|tx_queue|prev_push~q ;
wire \serial_inst|UART_inst|always0~3_combout ;
wire \serial_inst|UART_inst|tx_active~0_combout ;
wire \serial_inst|UART_inst|tx_active~q ;
wire \serial_inst|UART_inst|tx_frame[9]~20_combout ;
wire \serial_inst|UART_inst|tx_timer[0]~9_combout ;
wire \serial_inst|UART_inst|tx_timer[3]~11_combout ;
wire \serial_inst|UART_inst|tx_timer[0]~10 ;
wire \serial_inst|UART_inst|tx_timer[1]~12_combout ;
wire \serial_inst|UART_inst|tx_timer[1]~13 ;
wire \serial_inst|UART_inst|tx_timer[2]~14_combout ;
wire \serial_inst|UART_inst|tx_timer[2]~15 ;
wire \serial_inst|UART_inst|tx_timer[3]~16_combout ;
wire \serial_inst|UART_inst|tx_timer[3]~17 ;
wire \serial_inst|UART_inst|tx_timer[4]~18_combout ;
wire \serial_inst|UART_inst|tx_timer[4]~19 ;
wire \serial_inst|UART_inst|tx_timer[5]~20_combout ;
wire \serial_inst|UART_inst|tx_timer[5]~21 ;
wire \serial_inst|UART_inst|tx_timer[6]~22_combout ;
wire \serial_inst|UART_inst|tx_timer[6]~23 ;
wire \serial_inst|UART_inst|tx_timer[7]~24_combout ;
wire \serial_inst|UART_inst|tx_timer[7]~25 ;
wire \serial_inst|UART_inst|tx_timer[8]~26_combout ;
wire \serial_inst|UART_inst|Equal0~1_combout ;
wire \serial_inst|UART_inst|Equal0~0_combout ;
wire \serial_inst|UART_inst|Equal0~2_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~4_combout ;
wire \serial_inst|UART_inst|tx_frame[9]~21_combout ;
wire \serial_inst|tx_queue|write_addr[0]~0_combout ;
wire \serial_inst|tx_queue|queue_mem~108_combout ;
wire \serial_inst|tx_queue|Add0~0_combout ;
wire \serial_inst|tx_queue|write_addr[2]~1_combout ;
wire \serial_inst|tx_queue|Add0~1_combout ;
wire \serial_inst|tx_queue|queue_mem~113_combout ;
wire \serial_inst|tx_queue|queue_mem~15_q ;
wire \serial_inst|tx_queue|queue_mem~115_combout ;
wire \serial_inst|tx_queue|queue_mem~31_q ;
wire \serial_inst|tx_queue|queue_mem~23feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~104_combout ;
wire \serial_inst|tx_queue|queue_mem~105_combout ;
wire \serial_inst|tx_queue|queue_mem~112_combout ;
wire \serial_inst|tx_queue|queue_mem~23_q ;
wire \serial_inst|tx_queue|queue_mem~114_combout ;
wire \serial_inst|tx_queue|queue_mem~7_q ;
wire \serial_inst|tx_queue|Add1~0_combout ;
wire \serial_inst|tx_queue|read_addr[2]~0_combout ;
wire \serial_inst|tx_queue|queue_mem~101_combout ;
wire \serial_inst|tx_queue|queue_mem~102_combout ;
wire \serial_inst|tx_queue|Add1~1_combout ;
wire \serial_inst|tx_queue|queue_mem~110_combout ;
wire \serial_inst|tx_queue|queue_mem~39_q ;
wire \serial_inst|tx_queue|queue_mem~109_combout ;
wire \serial_inst|tx_queue|queue_mem~47_q ;
wire \serial_inst|tx_queue|queue_mem~99_combout ;
wire \serial_inst|tx_queue|queue_mem~111_combout ;
wire \serial_inst|tx_queue|queue_mem~63_q ;
wire \serial_inst|tx_queue|queue_mem~106_combout ;
wire \serial_inst|tx_queue|queue_mem~55_q ;
wire \serial_inst|tx_queue|queue_mem~100_combout ;
wire \serial_inst|tx_queue|queue_mem~103_combout ;
wire \serial_inst|UART_inst|tx_frame[8]~18_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~3_combout ;
wire \serial_inst|UART_inst|tx_frame[8]~19_combout ;
wire \serial_inst|tx_queue|queue_mem~38_q ;
wire \serial_inst|tx_queue|queue_mem~46_q ;
wire \serial_inst|tx_queue|queue_mem~94_combout ;
wire \serial_inst|tx_queue|queue_mem~62_q ;
wire \serial_inst|tx_queue|queue_mem~54_q ;
wire \serial_inst|tx_queue|queue_mem~95_combout ;
wire \serial_inst|tx_queue|queue_mem~22_q ;
wire \serial_inst|tx_queue|queue_mem~6_q ;
wire \serial_inst|tx_queue|queue_mem~96_combout ;
wire \serial_inst|tx_queue|queue_mem~14_q ;
wire \serial_inst|tx_queue|queue_mem~30_q ;
wire \serial_inst|tx_queue|queue_mem~97_combout ;
wire \serial_inst|tx_queue|queue_mem~98_combout ;
wire \serial_inst|UART_inst|tx_frame[7]~16_combout ;
wire \serial_inst|UART_inst|tx_frame[7]~17_combout ;
wire \serial_inst|tx_queue|queue_mem~20_q ;
wire \serial_inst|tx_queue|queue_mem~4_q ;
wire \serial_inst|tx_queue|queue_mem~86_combout ;
wire \serial_inst|tx_queue|queue_mem~28_q ;
wire \serial_inst|tx_queue|queue_mem~12_q ;
wire \serial_inst|tx_queue|queue_mem~87_combout ;
wire \serial_inst|tx_queue|queue_mem~36_q ;
wire \serial_inst|tx_queue|queue_mem~44_q ;
wire \serial_inst|tx_queue|queue_mem~84_combout ;
wire \serial_inst|tx_queue|queue_mem~60_q ;
wire \serial_inst|tx_queue|queue_mem~52_q ;
wire \serial_inst|tx_queue|queue_mem~85_combout ;
wire \serial_inst|tx_queue|queue_mem~88_combout ;
wire \serial_inst|tx_queue|queue_mem~37_q ;
wire \serial_inst|tx_queue|queue_mem~45_q ;
wire \serial_inst|tx_queue|queue_mem~89_combout ;
wire \serial_inst|tx_queue|queue_mem~61_q ;
wire \serial_inst|tx_queue|queue_mem~53feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~53_q ;
wire \serial_inst|tx_queue|queue_mem~90_combout ;
wire \serial_inst|tx_queue|queue_mem~13_q ;
wire \serial_inst|tx_queue|queue_mem~21_q ;
wire \serial_inst|tx_queue|queue_mem~5_q ;
wire \serial_inst|tx_queue|queue_mem~91_combout ;
wire \serial_inst|tx_queue|queue_mem~29_q ;
wire \serial_inst|tx_queue|queue_mem~92_combout ;
wire \serial_inst|tx_queue|queue_mem~93_combout ;
wire \serial_inst|UART_inst|tx_frame[6]~14_combout ;
wire \serial_inst|UART_inst|tx_frame[6]~15_combout ;
wire \serial_inst|UART_inst|tx_frame[5]~12_combout ;
wire \serial_inst|UART_inst|tx_frame[5]~13_combout ;
wire \serial_inst|UART_inst|always0~1_combout ;
wire \serial_inst|tx_queue|queue_mem~43_q ;
wire \serial_inst|tx_queue|queue_mem~35_q ;
wire \serial_inst|tx_queue|queue_mem~79_combout ;
wire \serial_inst|tx_queue|queue_mem~51_q ;
wire \serial_inst|tx_queue|queue_mem~59_q ;
wire \serial_inst|tx_queue|queue_mem~80_combout ;
wire \serial_inst|tx_queue|queue_mem~11_q ;
wire \serial_inst|tx_queue|queue_mem~27_q ;
wire \serial_inst|tx_queue|queue_mem~19_q ;
wire \serial_inst|tx_queue|queue_mem~3_q ;
wire \serial_inst|tx_queue|queue_mem~81_combout ;
wire \serial_inst|tx_queue|queue_mem~82_combout ;
wire \serial_inst|tx_queue|queue_mem~83_combout ;
wire \serial_inst|UART_inst|tx_frame[4]~10_combout ;
wire \serial_inst|UART_inst|tx_frame[4]~11_combout ;
wire \serial_inst|tx_queue|queue_mem~10_q ;
wire \serial_inst|tx_queue|queue_mem~26_q ;
wire \serial_inst|tx_queue|queue_mem~2_q ;
wire \serial_inst|tx_queue|queue_mem~18_q ;
wire \serial_inst|tx_queue|queue_mem~76_combout ;
wire \serial_inst|tx_queue|queue_mem~77_combout ;
wire \serial_inst|tx_queue|queue_mem~42_q ;
wire \serial_inst|tx_queue|queue_mem~34_q ;
wire \serial_inst|tx_queue|queue_mem~74_combout ;
wire \serial_inst|tx_queue|queue_mem~50_q ;
wire \serial_inst|tx_queue|queue_mem~58_q ;
wire \serial_inst|tx_queue|queue_mem~75_combout ;
wire \serial_inst|tx_queue|queue_mem~78_combout ;
wire \serial_inst|UART_inst|tx_frame[3]~8_combout ;
wire \serial_inst|UART_inst|tx_frame[3]~9_combout ;
wire \serial_inst|tx_queue|queue_mem~1_q ;
wire \serial_inst|tx_queue|queue_mem~17feeder_combout ;
wire \serial_inst|tx_queue|queue_mem~17_q ;
wire \serial_inst|tx_queue|queue_mem~71_combout ;
wire \serial_inst|tx_queue|queue_mem~25_q ;
wire \serial_inst|tx_queue|queue_mem~9_q ;
wire \serial_inst|tx_queue|queue_mem~72_combout ;
wire \serial_inst|tx_queue|queue_mem~33_q ;
wire \serial_inst|tx_queue|queue_mem~41_q ;
wire \serial_inst|tx_queue|queue_mem~69_combout ;
wire \serial_inst|tx_queue|queue_mem~57_q ;
wire \serial_inst|tx_queue|queue_mem~49_q ;
wire \serial_inst|tx_queue|queue_mem~70_combout ;
wire \serial_inst|tx_queue|queue_mem~73_combout ;
wire \serial_inst|UART_inst|tx_frame[2]~6_combout ;
wire \serial_inst|UART_inst|tx_frame[2]~7_combout ;
wire \serial_inst|tx_queue|queue_mem~16_q ;
wire \serial_inst|tx_queue|queue_mem~24_q ;
wire \serial_inst|tx_queue|queue_mem~8_q ;
wire \serial_inst|tx_queue|queue_mem~0_q ;
wire \serial_inst|tx_queue|queue_mem~66_combout ;
wire \serial_inst|tx_queue|queue_mem~67_combout ;
wire \serial_inst|tx_queue|queue_mem~32_q ;
wire \serial_inst|tx_queue|queue_mem~40_q ;
wire \serial_inst|tx_queue|queue_mem~64_combout ;
wire \serial_inst|tx_queue|queue_mem~56_q ;
wire \serial_inst|tx_queue|queue_mem~48_q ;
wire \serial_inst|tx_queue|queue_mem~65_combout ;
wire \serial_inst|tx_queue|queue_mem~68_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~2_combout ;
wire \serial_inst|UART_inst|tx_frame[1]~5_combout ;
wire \serial_inst|UART_inst|always0~0_combout ;
wire \serial_inst|UART_inst|always0~2_combout ;
wire \serial_inst|UART_inst|tx_ready~0_combout ;
wire \serial_inst|UART_inst|tx_ready~q ;
wire \serial_inst|tx_active~0_combout ;
wire \serial_inst|tx_active~q ;
wire \serial_inst|tx_req~combout ;
wire \serial_inst|UART_inst|prev_tx_req~q ;
wire \serial_inst|tx_queue|empty~0_combout ;
wire \serial_inst|tx_queue|empty~3_combout ;
wire \serial_inst|tx_queue|empty~q ;
wire \serial_inst|tx_queue|read_addr[0]~1_combout ;
wire \serial_inst|tx_queue|empty~1_combout ;
wire \serial_inst|tx_queue|empty~2_combout ;
wire \serial_inst|tx_queue|full~0_combout ;
wire \serial_inst|tx_queue|full~q ;
wire \serial_inst|always0~0_combout ;
wire \serial_inst|tx_overwrite~0_combout ;
wire \serial_inst|tx_overwrite~q ;
wire \serial_inst|to_CPU~6_combout ;
wire \CPU_inst|IV_in~46_combout ;
wire \CPU_inst|IV_in~47_combout ;
wire \CPU_inst|IV_in~48_combout ;
wire \CPU_inst|IV_in~49_combout ;
wire \CPU_inst|IV_in~50_combout ;
wire \CPU_inst|right_rotate0|selected[0]~1_combout ;
wire \CPU_inst|right_rotate0|Mux6~11_combout ;
wire \CPU_inst|right_rotate0|Mux6~12_combout ;
wire \serial_inst|UART_inst|rx_data~2_combout ;
wire \serial_inst|rx_queue|queue_mem~10feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~10_q ;
wire \serial_inst|rx_queue|queue_mem~26_q ;
wire \serial_inst|rx_queue|queue_mem~2_q ;
wire \serial_inst|rx_queue|queue_mem~18_q ;
wire \serial_inst|rx_queue|queue_mem~71_combout ;
wire \serial_inst|rx_queue|queue_mem~72_combout ;
wire \serial_inst|rx_queue|queue_mem~34_q ;
wire \serial_inst|rx_queue|queue_mem~42_q ;
wire \serial_inst|rx_queue|queue_mem~69_combout ;
wire \serial_inst|rx_queue|queue_mem~58_q ;
wire \serial_inst|rx_queue|queue_mem~50_q ;
wire \serial_inst|rx_queue|queue_mem~70_combout ;
wire \serial_inst|rx_queue|queue_mem~73_combout ;
wire \serial_inst|to_CPU~1_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~2_combout ;
wire \keyboard_inst|rx_queue|queue_mem~42_q ;
wire \keyboard_inst|rx_queue|queue_mem~34_q ;
wire \keyboard_inst|rx_queue|queue_mem~69_combout ;
wire \keyboard_inst|rx_queue|queue_mem~58_q ;
wire \keyboard_inst|rx_queue|queue_mem~50feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~50_q ;
wire \keyboard_inst|rx_queue|queue_mem~70_combout ;
wire \keyboard_inst|rx_queue|queue_mem~10_q ;
wire \keyboard_inst|rx_queue|queue_mem~26_q ;
wire \keyboard_inst|rx_queue|queue_mem~2_q ;
wire \keyboard_inst|rx_queue|queue_mem~18_q ;
wire \keyboard_inst|rx_queue|queue_mem~71_combout ;
wire \keyboard_inst|rx_queue|queue_mem~72_combout ;
wire \keyboard_inst|rx_queue|queue_mem~73_combout ;
wire \keyboard_inst|to_CPU~1_combout ;
wire \CPU_inst|IV_in~11_combout ;
wire \CPU_inst|IV_in~12_combout ;
wire \CPU_inst|IV_in~13_combout ;
wire \CPU_inst|IV_in~14_combout ;
wire \CPU_inst|IV_in~9_combout ;
wire \CPU_inst|IV_in~10_combout ;
wire \CPU_inst|IV_in~15_combout ;
wire \CPU_inst|right_rotate0|Mux6~13_combout ;
wire \CPU_inst|reg_file0|rfile[4][3]~q ;
wire \CPU_inst|reg_file0|rfile[6][3]~q ;
wire \CPU_inst|reg_file0|Mux4~0_combout ;
wire \CPU_inst|reg_file0|rfile[7][3]~q ;
wire \CPU_inst|reg_file0|rfile[5][3]~q ;
wire \CPU_inst|reg_file0|Mux4~1_combout ;
wire \CPU_inst|reg_file0|rfile[1][3]~q ;
wire \CPU_inst|reg_file0|Mux4~2_combout ;
wire \CPU_inst|reg_file0|rfile[3][3]~q ;
wire \CPU_inst|reg_file0|rfile[2][3]~q ;
wire \CPU_inst|reg_file0|Mux4~3_combout ;
wire \CPU_inst|reg_file0|Mux4~4_combout ;
wire \CPU_inst|right_rotate0|Mux6~14_combout ;
wire \CPU_inst|right_rotate0|Mux6~15_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[0]~1_combout ;
wire \CPU_inst|ALU0|add_result[0]~0_combout ;
wire \CPU_inst|ALU0|Mux7~0_combout ;
wire \CPU_inst|ALU0|Mux7~1_combout ;
wire \CPU_inst|shift_merge0|shift_reg[0]~feeder_combout ;
wire \CPU_inst|shift_merge0|Mux12~0_combout ;
wire \CPU_inst|shift_merge0|Mux12~1_combout ;
wire \CPU_inst|shift_merge0|merge_result~5_combout ;
wire \CPU_inst|shift_merge0|Mux4~0_combout ;
wire \CPU_inst|shift_merge0|merge_result~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~4_combout ;
wire \CPU_inst|shift_merge0|Mux4~1_combout ;
wire \CPU_inst|shift_merge0|Mux4~4_combout ;
wire \CPU_inst|shift_merge0|Mux4~2_combout ;
wire \CPU_inst|shift_merge0|Mux4~5_combout ;
wire \CPU_inst|shift_merge0|Mux4~3_combout ;
wire \d_cache_inst|CPU_address_hold[3]~24 ;
wire \d_cache_inst|CPU_address_hold[4]~26_combout ;
wire \d_cache_inst|CPU_address_hold[9]~20_combout ;
wire \d_cache_inst|CPU_address_hold[9]~21_combout ;
wire \d_cache_inst|CPU_address_hold[9]~22_combout ;
wire \d_cache_inst|reset_active~2_combout ;
wire \d_cache_inst|flush_active~q ;
wire \d_cache_inst|CPU_data_hold[0]~3_combout ;
wire \CPU_inst|IV_in~0_combout ;
wire \CPU_inst|IV_in~1_combout ;
wire \keyboard_inst|rx_overwrite~0_combout ;
wire \keyboard_inst|rx_overwrite~q ;
wire \keyboard_inst|ps2_host_inst|rx_data~1_combout ;
wire \keyboard_inst|rx_queue|queue_mem~41_q ;
wire \keyboard_inst|rx_queue|queue_mem~33_q ;
wire \keyboard_inst|rx_queue|queue_mem~64_combout ;
wire \keyboard_inst|rx_queue|queue_mem~49feeder_combout ;
wire \keyboard_inst|rx_queue|queue_mem~49_q ;
wire \keyboard_inst|rx_queue|queue_mem~57_q ;
wire \keyboard_inst|rx_queue|queue_mem~65_combout ;
wire \keyboard_inst|rx_queue|queue_mem~1_q ;
wire \keyboard_inst|rx_queue|queue_mem~9_q ;
wire \keyboard_inst|rx_queue|queue_mem~66_combout ;
wire \keyboard_inst|rx_queue|queue_mem~25_q ;
wire \keyboard_inst|rx_queue|queue_mem~17_q ;
wire \keyboard_inst|rx_queue|queue_mem~67_combout ;
wire \keyboard_inst|rx_queue|queue_mem~68_combout ;
wire \keyboard_inst|to_CPU~0_combout ;
wire \CPU_inst|IV_in~2_combout ;
wire \CPU_inst|IV_in~3_combout ;
wire \serial_inst|UART_inst|rx_data~0_combout ;
wire \serial_inst|rx_queue|queue_mem~1_q ;
wire \serial_inst|rx_queue|queue_mem~9feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~9_q ;
wire \serial_inst|rx_queue|queue_mem~66_combout ;
wire \serial_inst|rx_queue|queue_mem~25_q ;
wire \serial_inst|rx_queue|queue_mem~17_q ;
wire \serial_inst|rx_queue|queue_mem~67_combout ;
wire \serial_inst|rx_queue|queue_mem~41_q ;
wire \serial_inst|rx_queue|queue_mem~33_q ;
wire \serial_inst|rx_queue|queue_mem~64_combout ;
wire \serial_inst|rx_queue|queue_mem~57_q ;
wire \serial_inst|rx_queue|queue_mem~49feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~49_q ;
wire \serial_inst|rx_queue|queue_mem~65_combout ;
wire \serial_inst|rx_queue|queue_mem~68_combout ;
wire \serial_inst|rx_overwrite~0_combout ;
wire \serial_inst|rx_overwrite~q ;
wire \serial_inst|to_CPU~0_combout ;
wire \CPU_inst|IV_in~6_combout ;
wire \CPU_inst|IV_in~7_combout ;
wire \CPU_inst|IV_in~8_combout ;
wire \CPU_inst|right_rotate0|Mux6~0_combout ;
wire \CPU_inst|right_rotate0|Mux6~2_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[1]~0_combout ;
wire \CPU_inst|mask0|mask_reg~0_combout ;
wire \CPU_inst|ALU0|Mux6~0_combout ;
wire \CPU_inst|ALU0|add_result[1]~2_combout ;
wire \CPU_inst|ALU0|alu_reg~5_combout ;
wire \CPU_inst|ALU0|Mux6~1_combout ;
wire \CPU_inst|ALU0|Mux6~2_combout ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a7 ;
wire \CPU_inst|PC0|PC_reg~6_combout ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a8 ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a15 ;
wire \CPU_inst|PC0|A_pipe4[0]~feeder_combout ;
wire \CPU_inst|PC0|PC_reg~7_combout ;
wire \CPU_inst|PC0|Add0~1 ;
wire \CPU_inst|PC0|Add0~2_combout ;
wire \CPU_inst|PC0|A_reg~46_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~33_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~1_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~200_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~49_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~17feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~17_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~201_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~65_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~81_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~198_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~113_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~97feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~97_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~199_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~202_combout ;
wire \CPU_inst|PC0|A_reg~47_combout ;
wire \CPU_inst|PC0|PC_reg~4_combout ;
wire \CPU_inst|PC0|PC_reg~5_combout ;
wire \CPU_inst|PC0|Add0~3 ;
wire \CPU_inst|PC0|Add0~4_combout ;
wire \CPU_inst|PC0|A_reg~1_combout ;
wire \CPU_inst|PC0|A_reg~2_combout ;
wire \CPU_inst|PC0|PC_reg~2_combout ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ;
wire \CPU_inst|PC0|PC_reg~3_combout ;
wire \CPU_inst|PC0|Add0~5 ;
wire \CPU_inst|PC0|Add0~6_combout ;
wire \CPU_inst|PC0|A_reg~4_combout ;
wire \CPU_inst|PC0|A_reg~5_combout ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a1 ;
wire \CPU_inst|PC0|PC_reg~8_combout ;
wire \CPU_inst|PC0|A_pipe4[3]~feeder_combout ;
wire \CPU_inst|PC0|PC_reg~9_combout ;
wire \CPU_inst|PC0|Add0~7 ;
wire \CPU_inst|PC0|Add0~9 ;
wire \CPU_inst|PC0|Add0~10_combout ;
wire \CPU_inst|PC0|A_reg~10_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~5_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~37feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~37_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~145_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~53_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~21_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~146_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~85_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~69_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~143_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~117_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~101_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~144_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~147_combout ;
wire \CPU_inst|PC0|A_reg~11_combout ;
wire \CPU_inst|PC0|PC_reg~13_combout ;
wire \CPU_inst|PC0|Add0~11 ;
wire \CPU_inst|PC0|Add0~13 ;
wire \CPU_inst|PC0|Add0~14_combout ;
wire \CPU_inst|PC0|A_reg~18_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a7 ;
wire \CPU_inst|PC0|cstack0|stack_mem~103feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~103_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~119_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~71_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~87feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~87_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~153_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~154_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~23_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~55_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~7_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~39feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~39_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~155_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~156_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~157_combout ;
wire \CPU_inst|PC0|A_reg~19_combout ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a6 ;
wire \CPU_inst|PC0|PC_reg~16_combout ;
wire \CPU_inst|PC0|PC_reg~17_combout ;
wire \CPU_inst|PC0|Add0~15 ;
wire \CPU_inst|PC0|Add0~17 ;
wire \CPU_inst|PC0|Add0~18_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a9 ;
wire \CPU_inst|PC0|cstack0|input_buf[9]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~25_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~57_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~41_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~9_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~165_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~166_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~73_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~89_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~163_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~121_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~105_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~164_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~167_combout ;
wire \CPU_inst|PC0|A_reg~25_combout ;
wire \CPU_inst|PC0|A_reg~26_combout ;
wire \CPU_inst|PC0|A_pipe4[9]~feeder_combout ;
wire \CPU_inst|PC0|A_reg~27_combout ;
wire \CPU_inst|PC0|A_next_I[9]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[9]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~7_combout ;
wire \CPU_inst|PC0|A_pipe0[9]~feeder_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a8 ;
wire \CPU_inst|PC0|A_pipe4[8]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|input_buf[8]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~104feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~104_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~120_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~72_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~88_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~158_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~159_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~24_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~56_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~8_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~40feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~40_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~160_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~161_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~162_combout ;
wire \CPU_inst|PC0|A_reg~22_combout ;
wire \CPU_inst|PC0|Add0~16_combout ;
wire \CPU_inst|PC0|A_reg~23_combout ;
wire \CPU_inst|PC0|A_reg~24_combout ;
wire \p_cache_inst|cache_address[6]~6_combout ;
wire \p_cache_inst|Mux8~0_combout ;
wire \p_cache_inst|Mux8~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~16_combout ;
wire \CPU_inst|decode_unit0|I_reg~16_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~2_combout ;
wire \CPU_inst|alu_I_field1~7_combout ;
wire \CPU_inst|alu_I_field2~7_combout ;
wire \CPU_inst|alu_I_field3~7_combout ;
wire \CPU_inst|amux_out[7]~7_combout ;
wire \CPU_inst|ALU0|add_result[7]~14_combout ;
wire \CPU_inst|ALU0|Mux0~12_combout ;
wire \CPU_inst|ALU0|Mux0~13_combout ;
wire \CPU_inst|ALU0|Mux0~14_combout ;
wire \CPU_inst|ALU0|Mux0~10_combout ;
wire \CPU_inst|ALU0|Mux0~11_combout ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3 ;
wire \CPU_inst|PC0|A_reg~20_combout ;
wire \CPU_inst|PC0|A_reg~21_combout ;
wire \CPU_inst|PC0|A_next_I[7]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[7]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~5_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a6 ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a5 ;
wire \CPU_inst|PC0|PC_reg~14_combout ;
wire \CPU_inst|PC0|A_reg~16_combout ;
wire \CPU_inst|PC0|PC_reg~15_combout ;
wire \CPU_inst|PC0|Add0~12_combout ;
wire \CPU_inst|PC0|A_reg~14_combout ;
wire \CPU_inst|PC0|cstack0|input_buf[6]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~22feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~22_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~54_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~6_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~38_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~150_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~151_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~102feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~102_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~118_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~70_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~86_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~148_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~149_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~152_combout ;
wire \CPU_inst|PC0|A_reg~15_combout ;
wire \CPU_inst|PC0|A_reg~17_combout ;
wire \p_cache_inst|cache_address[4]~4_combout ;
wire \p_cache_inst|Mux3~0_combout ;
wire \p_cache_inst|Mux3~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~2_combout ;
wire \CPU_inst|decode_unit0|I_reg~2_combout ;
wire \CPU_inst|decode_unit0|alu_I_field_reg~0_combout ;
wire \CPU_inst|alu_I_field1~5_combout ;
wire \CPU_inst|alu_I_field2~5_combout ;
wire \CPU_inst|alu_I_field3~5_combout ;
wire \CPU_inst|amux_out[5]~5_combout ;
wire \CPU_inst|ALU0|alu_reg~4_combout ;
wire \CPU_inst|ALU0|Mux2~0_combout ;
wire \CPU_inst|ALU0|add_result[5]~10_combout ;
wire \CPU_inst|ALU0|Mux2~1_combout ;
wire \CPU_inst|ALU0|Mux2~2_combout ;
wire \CPU_inst|PC0|A_reg~12_combout ;
wire \CPU_inst|PC0|A_reg~13_combout ;
wire \p_cache_inst|cache_address[3]~3_combout ;
wire \p_cache_inst|Mux0~0_combout ;
wire \p_cache_inst|Mux0~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~8_combout ;
wire \CPU_inst|decode_unit0|I_reg~8_combout ;
wire \CPU_inst|decode_unit0|NZT~0_combout ;
wire \CPU_inst|decode_unit0|CALL~1_combout ;
wire \CPU_inst|decode_unit0|CALL~q ;
wire \CPU_inst|CALL1~0_combout ;
wire \CPU_inst|CALL1~q ;
wire \CPU_inst|CALL2~0_combout ;
wire \CPU_inst|CALL2~q ;
wire \CPU_inst|CALL3~0_combout ;
wire \CPU_inst|CALL3~q ;
wire \CPU_inst|CALL4~0_combout ;
wire \CPU_inst|CALL4~q ;
wire \CPU_inst|PC0|PC_reg[1]~1_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a11 ;
wire \CPU_inst|PC0|PC_reg~10_combout ;
wire \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a2 ;
wire \CPU_inst|PC0|PC_reg~11_combout ;
wire \CPU_inst|PC0|Add0~8_combout ;
wire \CPU_inst|PC0|A_reg~7_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~36feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~36_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~4_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~140_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~52_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~20feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~20_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~141_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~100feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~100_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~116_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~84_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~68_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~138_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~139_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~142_combout ;
wire \CPU_inst|PC0|A_reg~8_combout ;
wire \CPU_inst|PC0|A_reg~9_combout ;
wire \p_cache_inst|cache_address[2]~2_combout ;
wire \p_cache_inst|Mux6~0_combout ;
wire \p_cache_inst|Mux6~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~9_combout ;
wire \CPU_inst|decode_unit0|I_reg~9_combout ;
wire \CPU_inst|decode_unit0|Mux9~0_combout ;
wire \CPU_inst|merge_D01~1_combout ;
wire \CPU_inst|merge_D02~1_combout ;
wire \CPU_inst|merge_D03~1_combout ;
wire \CPU_inst|merge_D04~1_combout ;
wire \CPU_inst|shift_merge0|Mux5~5_combout ;
wire \CPU_inst|shift_merge0|Mux5~3_combout ;
wire \CPU_inst|shift_merge0|Mux13~0_combout ;
wire \CPU_inst|shift_merge0|Mux13~1_combout ;
wire \CPU_inst|shift_merge0|Mux5~6_combout ;
wire \CPU_inst|shift_merge0|merge_result~7_combout ;
wire \CPU_inst|shift_merge0|Mux5~0_combout ;
wire \CPU_inst|shift_merge0|Mux5~1_combout ;
wire \CPU_inst|shift_merge0|Mux5~2_combout ;
wire \CPU_inst|shift_merge0|Mux5~4_combout ;
wire \CPU_inst|IV_in~16_combout ;
wire \CPU_inst|IV_in~17_combout ;
wire \CPU_inst|IV_in~18_combout ;
wire \CPU_inst|IV_in~19_combout ;
wire \serial_inst|UART_inst|rx_data~3_combout ;
wire \serial_inst|rx_queue|queue_mem~3_q ;
wire \serial_inst|rx_queue|queue_mem~19feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~19_q ;
wire \serial_inst|rx_queue|queue_mem~76_combout ;
wire \serial_inst|rx_queue|queue_mem~27_q ;
wire \serial_inst|rx_queue|queue_mem~11feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~11_q ;
wire \serial_inst|rx_queue|queue_mem~77_combout ;
wire \serial_inst|rx_queue|queue_mem~35_q ;
wire \serial_inst|rx_queue|queue_mem~43_q ;
wire \serial_inst|rx_queue|queue_mem~74_combout ;
wire \serial_inst|rx_queue|queue_mem~59_q ;
wire \serial_inst|rx_queue|queue_mem~51feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~51_q ;
wire \serial_inst|rx_queue|queue_mem~75_combout ;
wire \serial_inst|rx_queue|queue_mem~78_combout ;
wire \serial_inst|rx_queue|empty~0_combout ;
wire \serial_inst|rx_queue|empty~3_combout ;
wire \serial_inst|rx_queue|empty~q ;
wire \serial_inst|to_CPU~2_combout ;
wire \CPU_inst|IV_in~20_combout ;
wire \keyboard_inst|rx_queue|empty~0_combout ;
wire \keyboard_inst|rx_queue|empty~3_combout ;
wire \keyboard_inst|rx_queue|empty~q ;
wire \keyboard_inst|ps2_host_inst|rx_data~3_combout ;
wire \keyboard_inst|rx_queue|queue_mem~43_q ;
wire \keyboard_inst|rx_queue|queue_mem~35_q ;
wire \keyboard_inst|rx_queue|queue_mem~74_combout ;
wire \keyboard_inst|rx_queue|queue_mem~51_q ;
wire \keyboard_inst|rx_queue|queue_mem~59_q ;
wire \keyboard_inst|rx_queue|queue_mem~75_combout ;
wire \keyboard_inst|rx_queue|queue_mem~3_q ;
wire \keyboard_inst|rx_queue|queue_mem~19_q ;
wire \keyboard_inst|rx_queue|queue_mem~76_combout ;
wire \keyboard_inst|rx_queue|queue_mem~11_q ;
wire \keyboard_inst|rx_queue|queue_mem~27_q ;
wire \keyboard_inst|rx_queue|queue_mem~77_combout ;
wire \keyboard_inst|rx_queue|queue_mem~78_combout ;
wire \keyboard_inst|to_CPU~2_combout ;
wire \CPU_inst|IV_in~21_combout ;
wire \CPU_inst|IV_in~22_combout ;
wire \serial_inst|UART_inst|rx_data~4_combout ;
wire \serial_inst|rx_queue|queue_mem~44feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~44_q ;
wire \serial_inst|rx_queue|queue_mem~36_q ;
wire \serial_inst|rx_queue|queue_mem~79_combout ;
wire \serial_inst|rx_queue|queue_mem~60_q ;
wire \serial_inst|rx_queue|queue_mem~52feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~52_q ;
wire \serial_inst|rx_queue|queue_mem~80_combout ;
wire \serial_inst|rx_queue|queue_mem~12feeder_combout ;
wire \serial_inst|rx_queue|queue_mem~12_q ;
wire \serial_inst|rx_queue|queue_mem~28_q ;
wire \serial_inst|rx_queue|queue_mem~20_q ;
wire \serial_inst|rx_queue|queue_mem~4_q ;
wire \serial_inst|rx_queue|queue_mem~81_combout ;
wire \serial_inst|rx_queue|queue_mem~82_combout ;
wire \serial_inst|rx_queue|queue_mem~83_combout ;
wire \serial_inst|to_CPU~3_combout ;
wire \keyboard_inst|ps2_host_inst|rx_data~4_combout ;
wire \keyboard_inst|rx_queue|queue_mem~44_q ;
wire \keyboard_inst|rx_queue|queue_mem~36_q ;
wire \keyboard_inst|rx_queue|queue_mem~79_combout ;
wire \keyboard_inst|rx_queue|queue_mem~52_q ;
wire \keyboard_inst|rx_queue|queue_mem~60_q ;
wire \keyboard_inst|rx_queue|queue_mem~80_combout ;
wire \keyboard_inst|rx_queue|queue_mem~4_q ;
wire \keyboard_inst|rx_queue|queue_mem~20_q ;
wire \keyboard_inst|rx_queue|queue_mem~81_combout ;
wire \keyboard_inst|rx_queue|queue_mem~28_q ;
wire \keyboard_inst|rx_queue|queue_mem~12_q ;
wire \keyboard_inst|rx_queue|queue_mem~82_combout ;
wire \keyboard_inst|rx_queue|queue_mem~83_combout ;
wire \keyboard_inst|to_CPU~3_combout ;
wire \CPU_inst|IV_in~25_combout ;
wire \CPU_inst|IV_in~26_combout ;
wire \CPU_inst|IV_in~27_combout ;
wire \CPU_inst|IV_in~28_combout ;
wire \CPU_inst|IV_in~23_combout ;
wire \CPU_inst|IV_in~24_combout ;
wire \CPU_inst|IV_in~29_combout ;
wire \CPU_inst|right_rotate0|Mux6~3_combout ;
wire \CPU_inst|reg_file0|rfile[1][4]~q ;
wire \CPU_inst|reg_file0|Mux3~2_combout ;
wire \CPU_inst|reg_file0|rfile[2][4]~q ;
wire \CPU_inst|reg_file0|rfile[3][4]~q ;
wire \CPU_inst|reg_file0|Mux3~3_combout ;
wire \CPU_inst|reg_file0|rfile[4][4]~q ;
wire \CPU_inst|reg_file0|rfile[6][4]~feeder_combout ;
wire \CPU_inst|reg_file0|rfile[6][4]~q ;
wire \CPU_inst|reg_file0|Mux3~0_combout ;
wire \CPU_inst|reg_file0|rfile[7][4]~q ;
wire \CPU_inst|reg_file0|rfile[5][4]~feeder_combout ;
wire \CPU_inst|reg_file0|rfile[5][4]~q ;
wire \CPU_inst|reg_file0|Mux3~1_combout ;
wire \CPU_inst|reg_file0|Mux3~4_combout ;
wire \CPU_inst|right_rotate0|Mux6~4_combout ;
wire \CPU_inst|right_rotate0|Mux6~5_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[3]~3_combout ;
wire \CPU_inst|mask0|mask_reg~2_combout ;
wire \CPU_inst|ALU0|add_result[3]~6_combout ;
wire \CPU_inst|ALU0|alu_reg~3_combout ;
wire \CPU_inst|ALU0|Mux4~0_combout ;
wire \CPU_inst|ALU0|Mux4~1_combout ;
wire \CPU_inst|ALU0|Mux4~2_combout ;
wire \CPU_inst|PC0|A_reg~6_combout ;
wire \p_cache_inst|cache_address[1]~1_combout ;
wire \p_cache_inst|Mux14~0_combout ;
wire \p_cache_inst|Mux14~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~4_combout ;
wire \CPU_inst|decode_unit0|I_reg~4_combout ;
wire \CPU_inst|decode_unit0|always0~0_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~5_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~6_combout ;
wire \CPU_inst|decode_unit0|rotate_source_reg~q ;
wire \CPU_inst|rotate_source1~0_combout ;
wire \CPU_inst|rotate_source1~q ;
wire \CPU_inst|right_rotate0|Mux6~16_combout ;
wire \CPU_inst|right_rotate0|Mux6~17_combout ;
wire \CPU_inst|right_rotate0|Mux6~18_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[2]~2_combout ;
wire \CPU_inst|mask0|mask_reg~1_combout ;
wire \CPU_inst|ALU0|add_result[2]~4_combout ;
wire \CPU_inst|ALU0|Mux5~0_combout ;
wire \CPU_inst|ALU0|Mux5~1_combout ;
wire \CPU_inst|ALU0|Mux5~2_combout ;
wire \CPU_inst|PC0|A_reg~3_combout ;
wire \p_cache_inst|cache_address[0]~0_combout ;
wire \p_cache_inst|Mux2~0_combout ;
wire \p_cache_inst|Mux2~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~12_combout ;
wire \CPU_inst|decode_unit0|I_reg~12_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~2_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~5_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~3_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~4_combout ;
wire \CPU_inst|decode_unit0|latch_wren_reg~q ;
wire \CPU_inst|latch_wren1~0_combout ;
wire \CPU_inst|latch_wren1~q ;
wire \CPU_inst|latch_wren2~0_combout ;
wire \CPU_inst|latch_wren2~q ;
wire \CPU_inst|latch_wren3~0_combout ;
wire \CPU_inst|latch_wren3~q ;
wire \CPU_inst|latch_wren4~0_combout ;
wire \CPU_inst|latch_wren4~q ;
wire \CPU_inst|latch_wren5~q ;
wire \CPU_inst|shift_merge0|Decoder1~1_combout ;
wire \MSC_en~0_combout ;
wire \MSC_en~1_combout ;
wire \MSC_inst|p2_control_enable~0_combout ;
wire \MSC_inst|p1_control_enable~0_combout ;
wire \MSC_inst|p1_control_enable~q ;
wire \MSC_inst|p1_reset_reg~0_combout ;
wire \MSC_inst|p1_reset_reg~1_combout ;
wire \MSC_inst|p1_reset_reg~q ;
wire \MSC_inst|prev_p1_reset_reg~feeder_combout ;
wire \MSC_inst|prev_p1_reset_reg~q ;
wire \MSC_inst|p1_reset_req~0_combout ;
wire \MSC_inst|p1_reset_req~q ;
wire \comb~1_combout ;
wire \p_cache_inst|reset_active~1_combout ;
wire \p_cache_inst|reset_active~0_combout ;
wire \p_cache_inst|reset_active~2_combout ;
wire \p_cache_inst|reset_active~3_combout ;
wire \p_cache_inst|reset_active~q ;
wire \p_cache_inst|fetch_active~0_combout ;
wire \p_cache_inst|fetch_active~1_combout ;
wire \p_cache_inst|fetch_active~q ;
wire \p_cache_inst|mem_req~combout ;
wire \SDRAM_controller|state~137_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_P1~q ;
wire \SDRAM_controller|state~128_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ;
wire \SDRAM_controller|state~104_combout ;
wire \SDRAM_controller|state.S_READ_P1~q ;
wire \SDRAM_controller|state~133_combout ;
wire \SDRAM_controller|state.S_READ_P1_NOP1~q ;
wire \SDRAM_controller|state~106_combout ;
wire \SDRAM_controller|state.S_READ_P1_NOP2~q ;
wire \SDRAM_controller|state~107_combout ;
wire \SDRAM_controller|state.S_READ_P1_DATA0~q ;
wire \SDRAM_controller|state~108_combout ;
wire \p_cache_inst|Mux5~0_combout ;
wire \p_cache_inst|Mux5~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~11_combout ;
wire \CPU_inst|decode_unit0|I_reg~11_combout ;
wire \CPU_inst|decode_unit0|CALL~0_combout ;
wire \CPU_inst|decode_unit0|RET~0_combout ;
wire \CPU_inst|decode_unit0|RET~q ;
wire \CPU_inst|PC0|always2~2_combout ;
wire \CPU_inst|PC0|Add0~21 ;
wire \CPU_inst|PC0|Add0~22_combout ;
wire \CPU_inst|PC0|A_reg~34_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a4 ;
wire \CPU_inst|PC0|cstack0|stack_mem~107feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~107_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~123_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~75_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~91_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~178_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~179_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~27_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~59_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~43_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~11_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~180_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~181_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~182_combout ;
wire \CPU_inst|PC0|A_reg~35_combout ;
wire \CPU_inst|PC0|A_reg~36_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[11]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~10_combout ;
wire \CPU_inst|PC0|A_pipe0[11]~feeder_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a3 ;
wire \CPU_inst|PC0|A_pipe4[12]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|input_buf[12]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~28_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~60_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~44_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~12_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~175_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~176_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~108feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~108_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~124_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~92_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~76_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~173_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~174_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~177_combout ;
wire \CPU_inst|PC0|Add0~23 ;
wire \CPU_inst|PC0|Add0~24_combout ;
wire \CPU_inst|PC0|A_reg~31_combout ;
wire \CPU_inst|PC0|A_reg~32_combout ;
wire \CPU_inst|PC0|A_reg~33_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[12]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~9_combout ;
wire \CPU_inst|PC0|A_pipe0[12]~feeder_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a2 ;
wire \CPU_inst|PC0|A_pipe4[13]~feeder_combout ;
wire \CPU_inst|PC0|Add0~25 ;
wire \CPU_inst|PC0|Add0~26_combout ;
wire \CPU_inst|PC0|A_reg~40_combout ;
wire \CPU_inst|PC0|cstack0|input_buf[13]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~45_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~13_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~190_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~29_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~61_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~191_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~77_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~93_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~188_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~125_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~109_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~189_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~192_combout ;
wire \CPU_inst|PC0|A_reg~41_combout ;
wire \CPU_inst|PC0|A_reg~42_combout ;
wire \CPU_inst|PC0|A_current_I_alternate[13]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~1_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a1 ;
wire \CPU_inst|PC0|A_pipe4[14]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|input_buf[14]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~46_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~14_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~185_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~62_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~30_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~186_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~78_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~94feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~94_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~183_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~126_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~110_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~184_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~187_combout ;
wire \CPU_inst|PC0|Add0~27 ;
wire \CPU_inst|PC0|Add0~28_combout ;
wire \CPU_inst|PC0|A_reg~37_combout ;
wire \CPU_inst|PC0|A_reg~38_combout ;
wire \CPU_inst|PC0|A_reg~39_combout ;
wire \CPU_inst|PC0|A_next_I[14]~feeder_combout ;
wire \CPU_inst|PC0|A_current_I~0_combout ;
wire \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ;
wire \CPU_inst|PC0|A_pipe4[15]~feeder_combout ;
wire \CPU_inst|PC0|Add0~29 ;
wire \CPU_inst|PC0|Add0~30_combout ;
wire \CPU_inst|PC0|A_reg~43_combout ;
wire \CPU_inst|PC0|cstack0|input_buf[15]~feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~79_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~95_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~193_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~127_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~111feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~111_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~194_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~47feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~47_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~31_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~15_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~195_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~63_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~196_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~197_combout ;
wire \CPU_inst|PC0|A_reg~44_combout ;
wire \CPU_inst|PC0|A_reg~45_combout ;
wire \CPU_inst|PC0|A_next_I[15]~feeder_combout ;
wire \p_cache_inst|Equal0~1_combout ;
wire \p_cache_inst|Equal0~0_combout ;
wire \p_cache_inst|Equal0~2_combout ;
wire \p_cache_inst|p_miss_hold~0_combout ;
wire \p_cache_inst|p_miss_hold~q ;
wire \p_cache_inst|Equal0~3_combout ;
wire \p_cache_inst|p_cache_miss~combout ;
wire \CPU_inst|PC0|prev_p_cache_miss~feeder_combout ;
wire \CPU_inst|PC0|prev_p_cache_miss~q ;
wire \CPU_inst|PC0|always2~1_combout ;
wire \CPU_inst|PC0|A_reg[14]~0_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~32_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~0_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~205_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~48_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~16_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~206_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~64_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~80feeder_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~80_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~203_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~112_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~96_q ;
wire \CPU_inst|PC0|cstack0|stack_mem~204_combout ;
wire \CPU_inst|PC0|cstack0|stack_mem~207_combout ;
wire \CPU_inst|PC0|Add0~0_combout ;
wire \CPU_inst|PC0|A_reg~48_combout ;
wire \CPU_inst|PC0|A_reg~49_combout ;
wire \CPU_inst|PC0|A_reg~50_combout ;
wire \p_cache_inst|Mux12~0_combout ;
wire \p_cache_inst|Mux12~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~6_combout ;
wire \CPU_inst|decode_unit0|I_reg~6_combout ;
wire \CPU_inst|decode_unit0|n_LB_w_reg~0_combout ;
wire \CPU_inst|n_LB_w1~0_combout ;
wire \CPU_inst|n_LB_w1~q ;
wire \CPU_inst|n_LB_w2~0_combout ;
wire \CPU_inst|n_LB_w2~q ;
wire \CPU_inst|n_LB_w3~0_combout ;
wire \CPU_inst|n_LB_w3~q ;
wire \CPU_inst|n_LB_w4~0_combout ;
wire \CPU_inst|n_LB_w4~q ;
wire \CPU_inst|n_LB_w5~q ;
wire \CPU_inst|n_LB_w6~q ;
wire \d_cache_inst|d_miss_hold~0_combout ;
wire \d_cache_inst|d_miss_hold~q ;
wire \d_cache_inst|d_cache_miss~2_combout ;
wire \d_cache_inst|prev_cache_wren~q ;
wire \d_cache_inst|d_cache_miss~3_combout ;
wire \d_cache_inst|d_cache_miss~4_combout ;
wire \CPU_inst|rotate_mux1~2_combout ;
wire \CPU_inst|rotate_mux1~q ;
wire \CPU_inst|right_rotate0|Mux6~20_combout ;
wire \CPU_inst|right_rotate0|Mux6~19_combout ;
wire \CPU_inst|right_rotate0|Mux6~21_combout ;
wire \CPU_inst|right_rotate0|rotate_reg[4]~4_combout ;
wire \CPU_inst|mask0|mask_reg~3_combout ;
wire \CPU_inst|ALU0|Equal1~1_combout ;
wire \CPU_inst|ALU0|Equal1~0_combout ;
wire \CPU_inst|ALU0|Equal1~2_combout ;
wire \CPU_inst|ALU0|NZ_reg~q ;
wire \CPU_inst|PC0|always2~3_combout ;
wire \CPU_inst|PC0|A_reg~51_combout ;
wire \p_cache_inst|Mux1~0_combout ;
wire \p_cache_inst|Mux1~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~13_combout ;
wire \CPU_inst|decode_unit0|I_reg~13_combout ;
wire \CPU_inst|decode_unit0|XEC~0_combout ;
wire \CPU_inst|decode_unit0|XEC~q ;
wire \CPU_inst|XEC1~0_combout ;
wire \CPU_inst|XEC1~q ;
wire \CPU_inst|hazard_unit0|branch_hazard~0_combout ;
wire \CPU_inst|hazard_unit0|decoder_flush~0_combout ;
wire \CPU_inst|hazard_unit0|decoder_flush~1_combout ;
wire \CPU_inst|hazard_unit0|decoder_RST~combout ;
wire \CPU_inst|decode_unit0|prev_hazard~0_combout ;
wire \CPU_inst|decode_unit0|prev_hazard~q ;
wire \CPU_inst|decode_unit0|I_reg[0]~0_combout ;
wire \p_cache_inst|Mux9~0_combout ;
wire \p_cache_inst|Mux9~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~15_combout ;
wire \CPU_inst|decode_unit0|I_reg~15_combout ;
wire \CPU_inst|decode_unit0|shift_L_reg~19_combout ;
wire \CPU_inst|shift_L1~1_combout ;
wire \CPU_inst|shift_L2~1_combout ;
wire \CPU_inst|shift_L3~1_combout ;
wire \CPU_inst|shift_L4~1_combout ;
wire \CPU_inst|shift_merge0|Decoder0~0_combout ;
wire \CPU_inst|shift_merge0|Mux14~0_combout ;
wire \CPU_inst|shift_merge0|Mux14~1_combout ;
wire \CPU_inst|shift_merge0|Mux6~0_combout ;
wire \CPU_inst|shift_merge0|Mux6~1_combout ;
wire \CPU_inst|shift_merge0|Mux6~2_combout ;
wire \CPU_inst|shift_merge0|Mux6~5_combout ;
wire \CPU_inst|shift_merge0|Mux6~3_combout ;
wire \CPU_inst|shift_merge0|Mux6~6_combout ;
wire \CPU_inst|shift_merge0|Mux6~4_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ;
wire \MSC_inst|p2_flush_reg~0_combout ;
wire \MSC_inst|p2_control_enable~1_combout ;
wire \MSC_inst|p2_control_enable~q ;
wire \MSC_inst|p2_reset_reg~1_combout ;
wire \MSC_inst|p2_flush_reg~q ;
wire \MSC_inst|prev_p2_flush_reg~feeder_combout ;
wire \MSC_inst|prev_p2_flush_reg~q ;
wire \MSC_inst|p2_idle~0_combout ;
wire \MSC_inst|p2_flush_req~0_combout ;
wire \MSC_inst|p2_flush_req~q ;
wire \MSC_inst|p2_flush~combout ;
wire \d_cache_inst|write_active~0_combout ;
wire \d_cache_inst|write_active~1_combout ;
wire \d_cache_inst|write_active~2_combout ;
wire \d_cache_inst|write_active~3_combout ;
wire \d_cache_inst|write_active~q ;
wire \SDRAM_controller|address_hold[10]~14_combout ;
wire \SDRAM_controller|address_hold[10]~13_combout ;
wire \SDRAM_controller|address_hold~27_combout ;
wire \SDRAM_controller|address_hold~19_combout ;
wire \SDRAM_controller|address_hold~15_combout ;
wire \SDRAM_controller|address_hold~9_combout ;
wire \SDRAM_controller|address_hold~2_combout ;
wire \SDRAM_controller|address_hold~29_combout ;
wire \SDRAM_controller|address_hold~21_combout ;
wire \SDRAM_controller|address_hold~11_combout ;
wire \SDRAM_controller|Add3~0_combout ;
wire \SDRAM_controller|address_hold~7_combout ;
wire \SDRAM_controller|address_hold~8_combout ;
wire \SDRAM_controller|address_hold[3]~4_combout ;
wire \SDRAM_controller|address_hold[3]~45_combout ;
wire \SDRAM_controller|Add3~1 ;
wire \SDRAM_controller|Add3~2_combout ;
wire \SDRAM_controller|address_hold~12_combout ;
wire \SDRAM_controller|Add3~3 ;
wire \SDRAM_controller|Add3~4_combout ;
wire \SDRAM_controller|address_hold~17_combout ;
wire \SDRAM_controller|address_hold~18_combout ;
wire \SDRAM_controller|Add3~5 ;
wire \SDRAM_controller|Add3~6_combout ;
wire \SDRAM_controller|address_hold~22_combout ;
wire \SDRAM_controller|Add3~7 ;
wire \SDRAM_controller|Add3~8_combout ;
wire \SDRAM_controller|address_hold~25_combout ;
wire \SDRAM_controller|address_hold~26_combout ;
wire \SDRAM_controller|Add3~9 ;
wire \SDRAM_controller|Add3~10_combout ;
wire \SDRAM_controller|address_hold~30_combout ;
wire \SDRAM_controller|Add3~11 ;
wire \SDRAM_controller|Add3~12_combout ;
wire \SDRAM_controller|address_hold~3_combout ;
wire \SDRAM_controller|Add3~13 ;
wire \SDRAM_controller|Add3~14_combout ;
wire \SDRAM_controller|address_hold~5_combout ;
wire \SDRAM_controller|address_hold~6_combout ;
wire \SDRAM_controller|Add3~15 ;
wire \SDRAM_controller|Add3~16_combout ;
wire \SDRAM_controller|address_hold~10_combout ;
wire \SDRAM_controller|Add3~17 ;
wire \SDRAM_controller|Add3~18_combout ;
wire \SDRAM_controller|address_hold~16_combout ;
wire \SDRAM_controller|Add3~19 ;
wire \SDRAM_controller|Add3~20_combout ;
wire \SDRAM_controller|address_hold~20_combout ;
wire \SDRAM_controller|Add3~21 ;
wire \SDRAM_controller|Add3~22_combout ;
wire \SDRAM_controller|address_hold~23_combout ;
wire \SDRAM_controller|address_hold~24_combout ;
wire \SDRAM_controller|Add3~23 ;
wire \SDRAM_controller|Add3~24_combout ;
wire \SDRAM_controller|address_hold~28_combout ;
wire \SDRAM_controller|Add3~25 ;
wire \SDRAM_controller|Add3~26_combout ;
wire \MSC_inst|data_page[0]~0_combout ;
wire \SDRAM_controller|address_hold~31_combout ;
wire \SDRAM_controller|address_hold~32_combout ;
wire \SDRAM_controller|Add3~27 ;
wire \SDRAM_controller|Add3~28_combout ;
wire \MSC_inst|program_page[0]~0_combout ;
wire \SDRAM_controller|address_hold~33_combout ;
wire \SDRAM_controller|address_hold~34_combout ;
wire \SDRAM_controller|Equal1~3_combout ;
wire \SDRAM_controller|Add3~29 ;
wire \SDRAM_controller|Add3~30_combout ;
wire \MSC_inst|program_page[1]~feeder_combout ;
wire \SDRAM_controller|address_hold~35_combout ;
wire \SDRAM_controller|address_hold~36_combout ;
wire \SDRAM_controller|Equal1~4_combout ;
wire \SDRAM_controller|Equal1~5_combout ;
wire \SDRAM_controller|Add3~31 ;
wire \SDRAM_controller|Add3~32_combout ;
wire \MSC_inst|program_page[2]~feeder_combout ;
wire \SDRAM_controller|address_hold~37_combout ;
wire \SDRAM_controller|address_hold~38_combout ;
wire \SDRAM_controller|Add3~33 ;
wire \SDRAM_controller|Add3~34_combout ;
wire \MSC_inst|program_page[3]~feeder_combout ;
wire \SDRAM_controller|address_hold~39_combout ;
wire \SDRAM_controller|address_hold~40_combout ;
wire \SDRAM_controller|Add3~35 ;
wire \SDRAM_controller|Add3~36_combout ;
wire \SDRAM_controller|address_hold~41_combout ;
wire \SDRAM_controller|address_hold~42_combout ;
wire \SDRAM_controller|Add3~37 ;
wire \SDRAM_controller|Add3~38_combout ;
wire \SDRAM_controller|address_hold~43_combout ;
wire \SDRAM_controller|address_hold~44_combout ;
wire \SDRAM_controller|Equal1~0_combout ;
wire \SDRAM_controller|Equal1~1_combout ;
wire \SDRAM_controller|Equal1~2_combout ;
wire \SDRAM_controller|Equal1~6_combout ;
wire \SDRAM_controller|Selector9~0_combout ;
wire \SDRAM_controller|init_flag~q ;
wire \SDRAM_controller|state~120_combout ;
wire \SDRAM_controller|Add2~0_combout ;
wire \SDRAM_controller|word_address[0]~0_combout ;
wire \SDRAM_controller|Add2~1_combout ;
wire \SDRAM_controller|Selector43~0_combout ;
wire \SDRAM_controller|Selector43~1_combout ;
wire \SDRAM_controller|Selector43~2_combout ;
wire \SDRAM_controller|state.S_INIT_DATA~q ;
wire \SDRAM_controller|Selector169~0_combout ;
wire \SDRAM_controller|read_req~q ;
wire \ROM_ready~q ;
wire \SDRAM_controller|Selector44~0_combout ;
wire \SDRAM_controller|state.S_READ~q ;
wire \SDRAM_controller|state~145_combout ;
wire \SDRAM_controller|state.S_WRITE_ACTIVATE~q ;
wire \SDRAM_controller|state~131_combout ;
wire \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ;
wire \SDRAM_controller|state~143_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA~q ;
wire \SDRAM_controller|state~136_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA1~q ;
wire \SDRAM_controller|state~117_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA2~q ;
wire \SDRAM_controller|state~115_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA3~q ;
wire \SDRAM_controller|state~132_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA_NOP1~q ;
wire \SDRAM_controller|state~124_combout ;
wire \SDRAM_controller|state.S_WRITE_DATA_NOP2~q ;
wire \SDRAM_controller|state~125_combout ;
wire \SDRAM_controller|state.S_INC~q ;
wire \SDRAM_controller|Selector14~1_combout ;
wire \SDRAM_controller|Selector14~2_combout ;
wire \SDRAM_controller|Selector14~3_combout ;
wire \SDRAM_controller|state.S_IDLE~q ;
wire \SDRAM_controller|Selector67~0_combout ;
wire \SDRAM_controller|ready1~q ;
wire \p_cache_inst|Mux4~0_combout ;
wire \p_cache_inst|Mux4~1_combout ;
wire \CPU_inst|decode_unit0|I_alternate~0_combout ;
wire \CPU_inst|decode_unit0|I_reg~1_combout ;
wire \CPU_inst|decode_unit0|NZT~1_combout ;
wire \CPU_inst|decode_unit0|NZT~q ;
wire \CPU_inst|NZT1~0_combout ;
wire \CPU_inst|NZT1~q ;
wire \CPU_inst|NZT2~0_combout ;
wire \CPU_inst|NZT2~q ;
wire \CPU_inst|NZT3~0_combout ;
wire \CPU_inst|NZT3~q ;
wire \CPU_inst|NZT4~0_combout ;
wire \CPU_inst|NZT4~q ;
wire \CPU_inst|PC0|always2~0_combout ;
wire \CPU_inst|WC4~0_combout ;
wire \CPU_inst|WC4~q ;
wire \CPU_inst|WC5~q ;
wire \CPU_inst|WC6~q ;
wire \CPU_inst|hazard_unit0|data_hazard~combout ;
wire \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ;
wire \CPU_inst|merge_D01~2_combout ;
wire \CPU_inst|merge_D02~2_combout ;
wire \CPU_inst|merge_D03~2_combout ;
wire \CPU_inst|merge_D04~2_combout ;
wire \CPU_inst|merge_D05[2]~feeder_combout ;
wire \CPU_inst|shift_merge0|Mux7~3_combout ;
wire \CPU_inst|shift_merge0|Mux7~1_combout ;
wire \CPU_inst|shift_merge0|Mux15~0_combout ;
wire \CPU_inst|shift_merge0|Mux15~1_combout ;
wire \CPU_inst|shift_merge0|Mux7~4_combout ;
wire \CPU_inst|shift_merge0|Mux7~0_combout ;
wire \CPU_inst|shift_merge0|Mux7~5_combout ;
wire \CPU_inst|shift_merge0|Mux7~6_combout ;
wire \CPU_inst|shift_merge0|Mux7~2_combout ;
wire \CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ;
wire \MSC_inst|p2_reset_reg~0_combout ;
wire \MSC_inst|p2_reset_reg~q ;
wire \MSC_inst|prev_p2_reset_reg~q ;
wire \MSC_inst|p2_reset_req~0_combout ;
wire \MSC_inst|p2_reset_req~q ;
wire \comb~0_combout ;
wire \d_cache_inst|CPU_address_hold[9]~19_combout ;
wire \d_cache_inst|fetch_active~0_combout ;
wire \d_cache_inst|fetch_active~1_combout ;
wire \d_cache_inst|fetch_active~q ;
wire \d_cache_inst|mem_req~combout ;
wire \SDRAM_controller|always0~0_combout ;
wire \SDRAM_controller|p2_req_flag~0_combout ;
wire \SDRAM_controller|prev_p2_req~0_combout ;
wire \SDRAM_controller|prev_p2_req~q ;
wire \SDRAM_controller|p2_req_flag~1_combout ;
wire \SDRAM_controller|p2_req_flag~q ;
wire \SDRAM_controller|state~139_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_P2~q ;
wire \SDRAM_controller|state~129_combout ;
wire \SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ;
wire \SDRAM_controller|state~142_combout ;
wire \SDRAM_controller|state.S_WRITE_P2~q ;
wire \SDRAM_controller|state~135_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_DATA1~q ;
wire \SDRAM_controller|state~116_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_DATA2~q ;
wire \SDRAM_controller|state~114_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_DATA3~q ;
wire \SDRAM_controller|state~130_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_NOP1~q ;
wire \SDRAM_controller|state~121_combout ;
wire \SDRAM_controller|state.S_WRITE_P2_NOP2~q ;
wire \SDRAM_controller|Selector68~0_combout ;
wire \SDRAM_controller|Selector68~1_combout ;
wire \SDRAM_controller|ready2~q ;
wire \d_cache_inst|cache_wren~0_combout ;
wire \d_cache_inst|cache_wren~1_combout ;
wire \SDRAM_controller|Selector136~0_combout ;
wire \SDRAM_controller|data_hold[16]~3_combout ;
wire \SDRAM_controller|data_hold[16]~7_combout ;
wire \SDRAM_controller|data_out~2_combout ;
wire \SDRAM_controller|data_out~0_combout ;
wire \SDRAM_controller|Selector152~0_combout ;
wire \SDRAM_controller|data_hold[32]~4_combout ;
wire \SDRAM_controller|data_hold[0]~5_combout ;
wire \SDRAM_controller|Selector168~1_combout ;
wire \SDRAM_controller|data_out~3_combout ;
wire \SDRAM_controller|Selector120~0_combout ;
wire \SDRAM_controller|data_hold[32]~6_combout ;
wire \SDRAM_controller|Selector104~0_combout ;
wire \SDRAM_controller|data_hold[48]~2_combout ;
wire \SDRAM_controller|WideOr7~2_combout ;
wire \SDRAM_controller|WideOr65~0_combout ;
wire \SDRAM_controller|data_out~1_combout ;
wire \SDRAM_controller|Selector168~0_combout ;
wire \SDRAM_controller|Selector168~2_combout ;
wire \SDRAM_controller|Selector3~1_combout ;
wire \SDRAM_controller|Selector3~0_combout ;
wire \SDRAM_controller|Selector0~2_combout ;
wire \SDRAM_controller|Selector3~2_combout ;
wire \SDRAM_controller|Selector3~3_combout ;
wire \SDRAM_controller|gate_out~q ;
wire \SDRAM_controller|Selector135~0_combout ;
wire \SDRAM_controller|Selector151~0_combout ;
wire \SDRAM_controller|Selector167~1_combout ;
wire \SDRAM_controller|Selector103~0_combout ;
wire \SDRAM_controller|Selector167~0_combout ;
wire \SDRAM_controller|Selector119~0_combout ;
wire \SDRAM_controller|Selector167~2_combout ;
wire \SDRAM_controller|Selector118~0_combout ;
wire \SDRAM_controller|Selector134~0_combout ;
wire \SDRAM_controller|Selector150~0_combout ;
wire \SDRAM_controller|Selector166~1_combout ;
wire \SDRAM_controller|Selector102~0_combout ;
wire \SDRAM_controller|Selector166~0_combout ;
wire \SDRAM_controller|Selector166~2_combout ;
wire \SDRAM_controller|Selector101~0_combout ;
wire \SDRAM_controller|Selector165~0_combout ;
wire \SDRAM_controller|Selector117~0_combout ;
wire \SDRAM_controller|Selector133~0_combout ;
wire \SDRAM_controller|Selector149~0_combout ;
wire \SDRAM_controller|Selector165~1_combout ;
wire \SDRAM_controller|Selector165~2_combout ;
wire \SDRAM_controller|Selector116~0_combout ;
wire \SDRAM_controller|Selector100~0_combout ;
wire \SDRAM_controller|Selector164~0_combout ;
wire \SDRAM_controller|Selector132~0_combout ;
wire \SDRAM_controller|Selector148~0_combout ;
wire \SDRAM_controller|Selector164~1_combout ;
wire \SDRAM_controller|Selector164~2_combout ;
wire \SDRAM_controller|Selector115~0_combout ;
wire \SDRAM_controller|Selector147~0_combout ;
wire \SDRAM_controller|Selector131~0_combout ;
wire \SDRAM_controller|Selector163~1_combout ;
wire \SDRAM_controller|Selector99~0_combout ;
wire \SDRAM_controller|Selector163~0_combout ;
wire \SDRAM_controller|Selector163~2_combout ;
wire \SDRAM_controller|Selector130~0_combout ;
wire \SDRAM_controller|Selector146~0_combout ;
wire \SDRAM_controller|Selector162~1_combout ;
wire \SDRAM_controller|Selector114~0_combout ;
wire \SDRAM_controller|Selector98~0_combout ;
wire \SDRAM_controller|Selector162~0_combout ;
wire \SDRAM_controller|Selector162~2_combout ;
wire \SDRAM_controller|Selector113~0_combout ;
wire \SDRAM_controller|Selector97~0_combout ;
wire \SDRAM_controller|Selector161~0_combout ;
wire \SDRAM_controller|Selector129~0_combout ;
wire \SDRAM_controller|Selector145~0_combout ;
wire \SDRAM_controller|Selector161~1_combout ;
wire \SDRAM_controller|Selector161~2_combout ;
wire \SDRAM_controller|Selector112~0_combout ;
wire \SDRAM_controller|Selector144~0_combout ;
wire \SDRAM_controller|Selector128~0_combout ;
wire \SDRAM_controller|Selector160~1_combout ;
wire \SDRAM_controller|Selector96~0_combout ;
wire \SDRAM_controller|Selector160~0_combout ;
wire \SDRAM_controller|Selector160~2_combout ;
wire \SDRAM_controller|Selector95~0_combout ;
wire \SDRAM_controller|Selector159~0_combout ;
wire \SDRAM_controller|Selector143~0_combout ;
wire \SDRAM_controller|Selector127~0_combout ;
wire \SDRAM_controller|Selector159~1_combout ;
wire \SDRAM_controller|Selector111~0_combout ;
wire \SDRAM_controller|Selector159~2_combout ;
wire \SDRAM_controller|Selector94~0_combout ;
wire \SDRAM_controller|Selector158~0_combout ;
wire \SDRAM_controller|Selector142~0_combout ;
wire \SDRAM_controller|Selector126~0_combout ;
wire \SDRAM_controller|Selector158~1_combout ;
wire \SDRAM_controller|Selector110~0_combout ;
wire \SDRAM_controller|Selector158~2_combout ;
wire \SDRAM_controller|Selector109~0_combout ;
wire \SDRAM_controller|Selector93~0_combout ;
wire \SDRAM_controller|Selector157~0_combout ;
wire \SDRAM_controller|Selector125~0_combout ;
wire \SDRAM_controller|Selector141~0_combout ;
wire \SDRAM_controller|Selector157~1_combout ;
wire \SDRAM_controller|Selector157~2_combout ;
wire \SDRAM_controller|Selector108~0_combout ;
wire \SDRAM_controller|Selector92~0_combout ;
wire \SDRAM_controller|Selector156~0_combout ;
wire \SDRAM_controller|Selector124~0_combout ;
wire \SDRAM_controller|Selector140~0_combout ;
wire \SDRAM_controller|Selector156~1_combout ;
wire \SDRAM_controller|Selector156~2_combout ;
wire \SDRAM_controller|Selector107~0_combout ;
wire \SDRAM_controller|Selector139~0_combout ;
wire \SDRAM_controller|Selector123~0_combout ;
wire \SDRAM_controller|Selector155~1_combout ;
wire \SDRAM_controller|Selector91~0_combout ;
wire \SDRAM_controller|Selector155~0_combout ;
wire \SDRAM_controller|Selector155~2_combout ;
wire \SDRAM_controller|Selector122~0_combout ;
wire \SDRAM_controller|Selector138~0_combout ;
wire \SDRAM_controller|Selector154~1_combout ;
wire \SDRAM_controller|Selector106~0_combout ;
wire \SDRAM_controller|Selector90~0_combout ;
wire \SDRAM_controller|Selector154~0_combout ;
wire \SDRAM_controller|Selector154~2_combout ;
wire \SDRAM_controller|Selector89~0_combout ;
wire \SDRAM_controller|Selector153~0_combout ;
wire \SDRAM_controller|Selector137~0_combout ;
wire \SDRAM_controller|Selector121~0_combout ;
wire \SDRAM_controller|Selector153~1_combout ;
wire \SDRAM_controller|Selector105~0_combout ;
wire \SDRAM_controller|Selector153~2_combout ;
wire \serial_inst|UART_inst|tx_frame~0_combout ;
wire \serial_inst|UART_inst|tx_frame~1_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_clk_q~q ;
wire \keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ;
wire \keyboard_inst|ps2_host_inst|ps2_data_q~q ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ;
wire \SDRAM_controller|WideOr7~5_combout ;
wire \SDRAM_controller|WideOr7~1_combout ;
wire \SDRAM_controller|WideOr7~0_combout ;
wire \SDRAM_controller|WideOr7~4_combout ;
wire \SDRAM_controller|WideOr7~combout ;
wire \SDRAM_controller|WideOr56~0_combout ;
wire \SDRAM_controller|Selector1~0_combout ;
wire \SDRAM_controller|Selector2~0_combout ;
wire \SDRAM_controller|Selector2~1_combout ;
wire \SDRAM_controller|Selector1~1_combout ;
wire \SDRAM_controller|Selector5~0_combout ;
wire \SDRAM_controller|Selector0~4_combout ;
wire \SDRAM_controller|Selector0~3_combout ;
wire \SDRAM_controller|Selector54~0_combout ;
wire \SDRAM_controller|WideOr54~0_combout ;
wire \SDRAM_controller|Selector64~0_combout ;
wire \SDRAM_controller|Selector63~0_combout ;
wire \SDRAM_controller|Selector63~1_combout ;
wire \SDRAM_controller|Selector62~0_combout ;
wire \SDRAM_controller|sdram_a[2]~2_combout ;
wire \SDRAM_controller|Selector61~0_combout ;
wire \SDRAM_controller|Selector60~0_combout ;
wire \SDRAM_controller|Selector59~0_combout ;
wire \SDRAM_controller|Selector58~0_combout ;
wire \SDRAM_controller|Selector57~0_combout ;
wire \SDRAM_controller|Selector56~0_combout ;
wire \SDRAM_controller|Selector55~0_combout ;
wire \SDRAM_controller|Selector54~1_combout ;
wire \SDRAM_controller|Selector54~2_combout ;
wire \SDRAM_controller|Selector53~0_combout ;
wire \SDRAM_controller|Selector66~0_combout ;
wire \SDRAM_controller|Selector65~0_combout ;
wire \SDRAM_controller|Selector5~2_combout ;
wire \SDRAM_controller|Selector5~1_combout ;
wire \SDRAM_controller|Selector5~3_combout ;
wire \VGA_inst|VDG|DD_s[7]~feeder_combout ;
wire \VGA_inst|VDG|H4~combout ;
wire \VGA_inst|VDG|DD_s[2]~feeder_combout ;
wire \VGA_inst|VDG|E4~0_combout ;
wire \VGA_inst|VDG|E4~1_combout ;
wire \VGA_inst|VDG|next_G~0_combout ;
wire \VGA_inst|VDG|next_R~0_combout ;
wire \VGA_inst|VDG|active_area_s~feeder_combout ;
wire \VGA_inst|VDG|active_area_s~q ;
wire \VGA_inst|VDG|Mux2~0_combout ;
wire \VGA_inst|VDG|Mux2~1_combout ;
wire \VGA_inst|VDG|next_R~1_combout ;
wire \VGA_inst|VDG|R~q ;
wire \VGA_inst|VDG|next_G~2_combout ;
wire \VGA_inst|VDG|next_G~3_combout ;
wire \VGA_inst|VDG|Mux0~2_combout ;
wire \VGA_inst|VDG|Mux0~3_combout ;
wire \VGA_inst|VDG|Mux0~0_combout ;
wire \VGA_inst|VDG|Mux0~1_combout ;
wire \VGA_inst|VDG|next_G~1_combout ;
wire \VGA_inst|VDG|next_G~4_combout ;
wire \VGA_inst|VDG|Mux1~0_combout ;
wire \VGA_inst|VDG|Mux1~1_combout ;
wire \VGA_inst|VDG|next_G~5_combout ;
wire \VGA_inst|VDG|G~q ;
wire \VGA_inst|VDG|next_B~1_combout ;
wire \VGA_inst|VDG|next_B~0_combout ;
wire \VGA_inst|VDG|next_B~2_combout ;
wire \VGA_inst|VDG|B~q ;
wire \VGA_inst|VDG|always1~0_combout ;
wire \VGA_inst|VDG|always1~1_combout ;
wire \VGA_inst|VDG|HSYNC~q ;
wire \VGA_inst|VDG|always1~2_combout ;
wire \VGA_inst|VDG|always1~3_combout ;
wire \VGA_inst|VDG|VSYNC~q ;
wire \multi_hex|frame_clk_inst|count[0]~51_combout ;
wire \multi_hex|frame_clk_inst|count[1]~17_combout ;
wire \multi_hex|frame_clk_inst|count[1]~18 ;
wire \multi_hex|frame_clk_inst|count[2]~19_combout ;
wire \multi_hex|frame_clk_inst|count[2]~20 ;
wire \multi_hex|frame_clk_inst|count[3]~21_combout ;
wire \multi_hex|frame_clk_inst|count[3]~22 ;
wire \multi_hex|frame_clk_inst|count[4]~23_combout ;
wire \multi_hex|frame_clk_inst|count[4]~24 ;
wire \multi_hex|frame_clk_inst|count[5]~25_combout ;
wire \multi_hex|frame_clk_inst|count[5]~26 ;
wire \multi_hex|frame_clk_inst|count[6]~27_combout ;
wire \multi_hex|frame_clk_inst|count[6]~28 ;
wire \multi_hex|frame_clk_inst|count[7]~29_combout ;
wire \multi_hex|frame_clk_inst|count[7]~30 ;
wire \multi_hex|frame_clk_inst|count[8]~31_combout ;
wire \multi_hex|frame_clk_inst|count[8]~32 ;
wire \multi_hex|frame_clk_inst|count[9]~33_combout ;
wire \multi_hex|frame_clk_inst|count[9]~34 ;
wire \multi_hex|frame_clk_inst|count[10]~35_combout ;
wire \multi_hex|frame_clk_inst|count[10]~36 ;
wire \multi_hex|frame_clk_inst|count[11]~37_combout ;
wire \multi_hex|frame_clk_inst|count[11]~38 ;
wire \multi_hex|frame_clk_inst|count[12]~39_combout ;
wire \multi_hex|frame_clk_inst|count[12]~40 ;
wire \multi_hex|frame_clk_inst|count[13]~41_combout ;
wire \multi_hex|frame_clk_inst|count[13]~42 ;
wire \multi_hex|frame_clk_inst|count[14]~43_combout ;
wire \multi_hex|frame_clk_inst|count[14]~44 ;
wire \multi_hex|frame_clk_inst|count[15]~45_combout ;
wire \multi_hex|frame_clk_inst|count[15]~46 ;
wire \multi_hex|frame_clk_inst|count[16]~47_combout ;
wire \multi_hex|frame_clk_inst|count[16]~48 ;
wire \multi_hex|frame_clk_inst|count[17]~49_combout ;
wire \multi_hex|Decoder0~0_combout ;
wire \multi_hex|Decoder0~1_combout ;
wire \multi_hex|Decoder0~2_combout ;
wire \multi_hex|Decoder0~3_combout ;
wire \always2~4_combout ;
wire \always2~7_combout ;
wire \multi_hex|hex_inst_3|WideOr6~0_combout ;
wire \multi_hex|hex_inst_2|WideOr6~0_combout ;
wire \multi_hex|Mux6~0_combout ;
wire \always2~6_combout ;
wire \multi_hex|hex_inst_1|WideOr6~0_combout ;
wire \multi_hex|hex_inst_0|WideOr6~0_combout ;
wire \multi_hex|Mux6~1_combout ;
wire \multi_hex|hex_inst_2|WideOr5~0_combout ;
wire \multi_hex|hex_inst_0|WideOr5~0_combout ;
wire \multi_hex|hex_inst_3|WideOr5~0_combout ;
wire \multi_hex|hex_inst_1|WideOr5~0_combout ;
wire \multi_hex|Mux5~0_combout ;
wire \multi_hex|Mux5~1_combout ;
wire \multi_hex|hex_inst_3|WideOr4~0_combout ;
wire \multi_hex|hex_inst_2|WideOr4~0_combout ;
wire \multi_hex|Mux4~0_combout ;
wire \multi_hex|hex_inst_0|WideOr4~0_combout ;
wire \multi_hex|hex_inst_1|WideOr4~0_combout ;
wire \multi_hex|Mux4~1_combout ;
wire \multi_hex|hex_inst_3|WideOr3~0_combout ;
wire \multi_hex|hex_inst_1|WideOr3~0_combout ;
wire \multi_hex|Mux3~0_combout ;
wire \multi_hex|hex_inst_2|WideOr3~0_combout ;
wire \multi_hex|hex_inst_0|WideOr3~0_combout ;
wire \multi_hex|Mux3~1_combout ;
wire \multi_hex|hex_inst_2|WideOr2~0_combout ;
wire \multi_hex|hex_inst_3|WideOr2~0_combout ;
wire \multi_hex|Mux2~0_combout ;
wire \multi_hex|hex_inst_0|WideOr2~0_combout ;
wire \multi_hex|hex_inst_1|WideOr2~0_combout ;
wire \multi_hex|Mux2~1_combout ;
wire \multi_hex|hex_inst_0|WideOr1~0_combout ;
wire \multi_hex|hex_inst_2|WideOr1~0_combout ;
wire \multi_hex|hex_inst_1|WideOr1~0_combout ;
wire \multi_hex|hex_inst_3|WideOr1~0_combout ;
wire \multi_hex|Mux1~0_combout ;
wire \multi_hex|Mux1~1_combout ;
wire \multi_hex|hex_inst_3|WideOr0~0_combout ;
wire \multi_hex|hex_inst_2|WideOr0~0_combout ;
wire \multi_hex|Mux0~0_combout ;
wire \multi_hex|hex_inst_0|WideOr0~0_combout ;
wire \multi_hex|hex_inst_1|WideOr0~0_combout ;
wire \multi_hex|Mux0~1_combout ;
wire [7:0] \CPU_inst|shift_merge0|LBD_reg ;
wire [7:0] hex_low;
wire [71:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \VGA_inst|VDG|col_count ;
wire [9:0] \serial_inst|UART_inst|tx_frame ;
wire [8:0] \serial_inst|UART_inst|tx_timer ;
wire [15:0] \d_cache_inst|CPU_address_hold ;
wire [2:0] \CPU_inst|alu_op1 ;
wire [4:0] \PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [17:0] \multi_hex|frame_clk_inst|count ;
wire [2:0] \keyboard_inst|tx_queue|write_addr ;
wire [15:0] \p_cache_inst|CPU_address_hold ;
wire [9:0] \VGA_inst|VDG|pixel_count ;
wire [2:0] \CPU_inst|decode_unit0|regf_w_reg ;
wire [1:0] \CPU_inst|latch_address_r1 ;
wire [19:0] \SDRAM_controller|address_hold ;
wire [2:0] \CPU_inst|shift_L3 ;
wire [7:0] \serial_inst|tx_queue|dout ;
wire [9:0] \VGA_inst|VDG|line_count ;
wire [7:0] \CPU_inst|shift_merge0|LBA_reg ;
wire [3:0] \VGA_inst|VDG|cell_line ;
wire [7:0] hex_high;
wire [15:0] \CPU_inst|PC0|A_reg ;
wire [2:0] \serial_inst|tx_queue|write_addr ;
wire [2:0] \CPU_inst|shift_L4 ;
wire [2:0] \serial_inst|tx_queue|read_addr ;
wire [3:0] button_s;
wire [15:0] \CPU_inst|PC0|A_pipe4 ;
wire [1:0] \SDRAM_controller|word_address ;
wire [2:0] \CPU_inst|regf_w2 ;
wire [7:0] \CPU_inst|right_rotate0|rotate_reg ;
wire [10:0] \keyboard_inst|ps2_host_inst|tx_shift_reg ;
wire [15:0] \CPU_inst|PC0|A_current_I_alternate ;
wire [11:0] \SDRAM_controller|sdram_a ;
wire [7:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a ;
wire [2:0] \CPU_inst|regf_w3 ;
wire [15:0] \CPU_inst|PC0|A_miss ;
wire [1:0] \SDRAM_controller|sdram_ba ;
wire [7:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b ;
wire [2:0] \CPU_inst|regf_w5 ;
wire [15:0] \CPU_inst|PC0|A_pipe0 ;
wire [1:0] \SDRAM_controller|sdram_dqm ;
wire [7:0] \VGA_inst|VDG|MCM_data_s ;
wire [71:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [2:0] \CPU_inst|regf_w1 ;
wire [12:0] \keyboard_inst|ps2_host_inst|timer ;
wire [15:0] \CPU_inst|PC0|A_current_I ;
wire [9:0] \SDRAM_controller|refresh_timer ;
wire [2:0] \keyboard_inst|tx_queue|read_addr ;
wire [7:0] \CPU_inst|shift_merge0|RBA_reg ;
wire [2:0] \VGA_inst|VDG|horiz_scaler ;
wire [2:0] \serial_inst|rx_queue|read_addr ;
wire [2:0] \CPU_inst|PC0|cstack0|address ;
wire [7:0] \VGA_inst|VDG|row_count ;
wire [15:0] \PRG_inst|altsyncram_component|auto_generated|q_a ;
wire [2:0] \keyboard_inst|rx_queue|read_addr ;
wire [2:0] \serial_inst|rx_queue|write_addr ;
wire [2:0] \keyboard_inst|rx_queue|write_addr ;
wire [2:0] \CPU_inst|regf_w4 ;
wire [7:0] \VGA_inst|VDG|DD_s ;
wire [0:0] \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [2:0] \SDRAM_controller|sdram_cmd ;
wire [15:0] \CPU_inst|PC0|A_next_I ;
wire [7:0] \CPU_inst|IV_in ;
wire [12:0] \CPU_inst|decode_unit0|PC_I_field_reg ;
wire [3:0] \d_cache_inst|CPU_tag ;
wire [15:0] \CPU_inst|decode_unit0|I_reg ;
wire [7:0] \CPU_inst|alu_I_field3 ;
wire [1:0] \CPU_inst|decode_unit0|latch_address_r_reg ;
wire [1:0] \CPU_inst|latch_address_r3 ;
wire [2:0] \CPU_inst|decode_unit0|shift_L_reg ;
wire [7:0] \CPU_inst|alu_I_field2 ;
wire [2:0] \CPU_inst|decode_unit0|alu_op_reg ;
wire [2:0] \CPU_inst|decode_unit0|mask_L_reg ;
wire [2:0] \CPU_inst|alu_op2 ;
wire [2:0] \CPU_inst|decode_unit0|regf_a_reg ;
wire [6:0] \MSC_inst|data_page ;
wire [5:0] \MSC_inst|program_page ;
wire [2:0] \VGA_inst|VDG|vert_scaler ;
wire [7:0] \CPU_inst|shift_merge0|shift_reg ;
wire [7:0] \CPU_inst|shift_merge0|merge_in ;
wire [7:0] \CPU_inst|shift_merge0|merge_mask ;
wire [2:0] \CPU_inst|merge_D05 ;
wire [1:0] \CPU_inst|latch_address_w5 ;
wire [15:0] \SDRAM_controller|data_out ;
wire [15:0] \CPU_inst|decode_unit0|I_alternate ;
wire [1:0] \p_cache_inst|word_address ;
wire [7:0] \CPU_inst|mask0|mask_reg ;
wire [15:0] \CPU_inst|PC0|PC_reg ;
wire [15:0] \CPU_inst|PC0|cstack0|output_buf ;
wire [7:0] \CPU_inst|ALU0|alu_reg ;
wire [7:0] \keyboard_inst|tx_queue|dout ;
wire [2:0] \SDRAM_controller|init_refresh_count ;
wire [11:0] \VGA_inst|VDG|DA ;
wire [1:0] \CPU_inst|latch_address_r4 ;
wire [7:0] \CPU_inst|shift_merge0|RBD_reg ;
wire [2:0] \CPU_inst|merge_D04 ;
wire [63:0] \SDRAM_controller|data_hold ;
wire [15:0] \SDRAM_controller|p1_data1 ;
wire [15:0] \SDRAM_controller|p1_data2 ;
wire [15:0] \SDRAM_controller|p1_data0 ;
wire [15:0] \SDRAM_controller|p1_data3 ;
wire [2:0] \CPU_inst|mask_L2 ;
wire [2:0] \CPU_inst|decode_unit0|merge_D0_reg ;
wire [2:0] \CPU_inst|alu_op3 ;
wire [3:0] \VGA_inst|VDG|cell_count ;
wire [2:0] \CPU_inst|merge_D03 ;
wire [2:0] \CPU_inst|rotate_S01 ;
wire [7:0] \CPU_inst|reg_file0|a_reg ;
wire [2:0] \CPU_inst|rotate_R1 ;
wire [2:0] \CPU_inst|mask_L1 ;
wire [15:0] \CPU_inst|PC0|cstack0|input_buf ;
wire [1:0] \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [15:0] \SDRAM_controller|p2_data3 ;
wire [1:0] \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a ;
wire [2:0] \CPU_inst|shift_L2 ;
wire [2:0] \CPU_inst|decode_unit0|rotate_R_reg ;
wire [1:0] \CPU_inst|latch_address_r2 ;
wire [2:0] \CPU_inst|merge_D02 ;
wire [7:0] \d_cache_inst|CPU_data_hold ;
wire [2:0] \d_cache_inst|byte_address ;
wire [15:0] \SDRAM_controller|p2_data1 ;
wire [15:0] \SDRAM_controller|p2_data0 ;
wire [15:0] \SDRAM_controller|p2_data2 ;
wire [7:0] \serial_inst|to_CPU ;
wire [7:0] \keyboard_inst|to_CPU ;
wire [7:0] \CPU_inst|decode_unit0|alu_I_field_reg ;
wire [7:0] \CPU_inst|alu_I_field1 ;
wire [0:0] \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_reg_bit ;
wire [2:0] \CPU_inst|shift_L1 ;
wire [2:0] \CPU_inst|merge_D01 ;
wire [7:0] \serial_inst|rx_queue|dout ;
wire [7:0] \keyboard_inst|rx_queue|dout ;
wire [9:0] \serial_inst|UART_inst|rx_frame ;
wire [7:0] \serial_inst|UART_inst|rx_data ;
wire [11:0] \keyboard_inst|ps2_host_inst|rx_shift_reg ;
wire [7:0] \keyboard_inst|ps2_host_inst|rx_data ;
wire [8:0] \serial_inst|UART_inst|rx_timer ;

wire [4:0] \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [17:0] \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [35:0] \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [35:0] \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [17:0] \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \PRG_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [7] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [6] = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \VGA_inst|VDG|MCM_data_s [0] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_inst|VDG|MCM_data_s [1] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_inst|VDG|MCM_data_s [2] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_inst|VDG|MCM_data_s [3] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_inst|VDG|MCM_data_s [4] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \VGA_inst|VDG|MCM_data_s [5] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \VGA_inst|VDG|MCM_data_s [6] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \VGA_inst|VDG|MCM_data_s [7] = \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [9];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [10];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [11];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [12];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [13];
assign \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62] = \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [14];

assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a1  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];
assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a2  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [2];
assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [3];
assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a4  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [4];
assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a5  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [5];
assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a6  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [6];
assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a7  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [7];
assign \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a8  = \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [8];

assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [0];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a1  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [1];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a2  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [2];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a3  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [3];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a4  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [4];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a5  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [5];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a6  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [6];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a7  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [7];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a8  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [8];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a9  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [9];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a10  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [10];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a11  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [11];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a12  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [12];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a13  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [13];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a14  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [14];
assign \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a15  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [15];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [0] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [1] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [2] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [3] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [17];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [4] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [5] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [6] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [7] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [8] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [9] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [17];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [10] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [11] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [12] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [13] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [9];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [10];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [11];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [12];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [13];
assign \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63] = \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [14];

assign \PRG_inst|altsyncram_component|auto_generated|q_a [14] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \PRG_inst|altsyncram_component|auto_generated|q_a [15] = \PRG_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \LED[0]~output (
	.i(\d_cache_inst|fetch_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\d_cache_inst|reset_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\p_cache_inst|fetch_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\p_cache_inst|reset_active~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \TXD~output (
	.i(\serial_inst|UART_inst|tx_frame [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TXD),
	.obar());
// synopsys translate_off
defparam \TXD~output .bus_hold = "false";
defparam \TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \ps2_clk_q~output (
	.i(\keyboard_inst|ps2_host_inst|ps2_clk_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clk_q),
	.obar());
// synopsys translate_off
defparam \ps2_clk_q~output .bus_hold = "false";
defparam \ps2_clk_q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \ps2_data_q~output (
	.i(\keyboard_inst|ps2_host_inst|ps2_data_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data_q),
	.obar());
// synopsys translate_off
defparam \ps2_data_q~output .bus_hold = "false";
defparam \ps2_data_q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \sdram_clk~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_clk),
	.obar());
// synopsys translate_off
defparam \sdram_clk~output .bus_hold = "false";
defparam \sdram_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \sdram_cke~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cke),
	.obar());
// synopsys translate_off
defparam \sdram_cke~output .bus_hold = "false";
defparam \sdram_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \sdram_cs_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cs_n),
	.obar());
// synopsys translate_off
defparam \sdram_cs_n~output .bus_hold = "false";
defparam \sdram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \sdram_wre_n~output (
	.i(\SDRAM_controller|sdram_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_wre_n),
	.obar());
// synopsys translate_off
defparam \sdram_wre_n~output .bus_hold = "false";
defparam \sdram_wre_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \sdram_cas_n~output (
	.i(\SDRAM_controller|sdram_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cas_n),
	.obar());
// synopsys translate_off
defparam \sdram_cas_n~output .bus_hold = "false";
defparam \sdram_cas_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \sdram_ras_n~output (
	.i(\SDRAM_controller|sdram_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ras_n),
	.obar());
// synopsys translate_off
defparam \sdram_ras_n~output .bus_hold = "false";
defparam \sdram_ras_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \sdram_a[0]~output (
	.i(\SDRAM_controller|sdram_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[0]),
	.obar());
// synopsys translate_off
defparam \sdram_a[0]~output .bus_hold = "false";
defparam \sdram_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \sdram_a[1]~output (
	.i(\SDRAM_controller|sdram_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[1]),
	.obar());
// synopsys translate_off
defparam \sdram_a[1]~output .bus_hold = "false";
defparam \sdram_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \sdram_a[2]~output (
	.i(\SDRAM_controller|sdram_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[2]),
	.obar());
// synopsys translate_off
defparam \sdram_a[2]~output .bus_hold = "false";
defparam \sdram_a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \sdram_a[3]~output (
	.i(\SDRAM_controller|sdram_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[3]),
	.obar());
// synopsys translate_off
defparam \sdram_a[3]~output .bus_hold = "false";
defparam \sdram_a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \sdram_a[4]~output (
	.i(\SDRAM_controller|sdram_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[4]),
	.obar());
// synopsys translate_off
defparam \sdram_a[4]~output .bus_hold = "false";
defparam \sdram_a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \sdram_a[5]~output (
	.i(\SDRAM_controller|sdram_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[5]),
	.obar());
// synopsys translate_off
defparam \sdram_a[5]~output .bus_hold = "false";
defparam \sdram_a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \sdram_a[6]~output (
	.i(\SDRAM_controller|sdram_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[6]),
	.obar());
// synopsys translate_off
defparam \sdram_a[6]~output .bus_hold = "false";
defparam \sdram_a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \sdram_a[7]~output (
	.i(\SDRAM_controller|sdram_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[7]),
	.obar());
// synopsys translate_off
defparam \sdram_a[7]~output .bus_hold = "false";
defparam \sdram_a[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \sdram_a[8]~output (
	.i(\SDRAM_controller|sdram_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[8]),
	.obar());
// synopsys translate_off
defparam \sdram_a[8]~output .bus_hold = "false";
defparam \sdram_a[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \sdram_a[9]~output (
	.i(\SDRAM_controller|sdram_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[9]),
	.obar());
// synopsys translate_off
defparam \sdram_a[9]~output .bus_hold = "false";
defparam \sdram_a[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \sdram_a[10]~output (
	.i(\SDRAM_controller|sdram_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[10]),
	.obar());
// synopsys translate_off
defparam \sdram_a[10]~output .bus_hold = "false";
defparam \sdram_a[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \sdram_a[11]~output (
	.i(\SDRAM_controller|sdram_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_a[11]),
	.obar());
// synopsys translate_off
defparam \sdram_a[11]~output .bus_hold = "false";
defparam \sdram_a[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \sdram_ba[0]~output (
	.i(\SDRAM_controller|sdram_ba [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba[0]),
	.obar());
// synopsys translate_off
defparam \sdram_ba[0]~output .bus_hold = "false";
defparam \sdram_ba[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \sdram_ba[1]~output (
	.i(\SDRAM_controller|sdram_ba [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba[1]),
	.obar());
// synopsys translate_off
defparam \sdram_ba[1]~output .bus_hold = "false";
defparam \sdram_ba[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \sdram_dqm[0]~output (
	.i(\SDRAM_controller|sdram_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[0]~output .bus_hold = "false";
defparam \sdram_dqm[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \sdram_dqm[1]~output (
	.i(\SDRAM_controller|sdram_dqm [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[1]~output .bus_hold = "false";
defparam \sdram_dqm[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \R~output (
	.i(\VGA_inst|VDG|R~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R),
	.obar());
// synopsys translate_off
defparam \R~output .bus_hold = "false";
defparam \R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \G~output (
	.i(\VGA_inst|VDG|G~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G),
	.obar());
// synopsys translate_off
defparam \G~output .bus_hold = "false";
defparam \G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \B~output (
	.i(\VGA_inst|VDG|B~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \HSYNC~output (
	.i(\VGA_inst|VDG|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HSYNC),
	.obar());
// synopsys translate_off
defparam \HSYNC~output .bus_hold = "false";
defparam \HSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \VSYNC~output (
	.i(\VGA_inst|VDG|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VSYNC),
	.obar());
// synopsys translate_off
defparam \VSYNC~output .bus_hold = "false";
defparam \VSYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \seg_sel[0]~output (
	.i(\multi_hex|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel[0]),
	.obar());
// synopsys translate_off
defparam \seg_sel[0]~output .bus_hold = "false";
defparam \seg_sel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \seg_sel[1]~output (
	.i(!\multi_hex|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel[1]),
	.obar());
// synopsys translate_off
defparam \seg_sel[1]~output .bus_hold = "false";
defparam \seg_sel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \seg_sel[2]~output (
	.i(!\multi_hex|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel[2]),
	.obar());
// synopsys translate_off
defparam \seg_sel[2]~output .bus_hold = "false";
defparam \seg_sel[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \seg_sel[3]~output (
	.i(!\multi_hex|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg_sel[3]),
	.obar());
// synopsys translate_off
defparam \seg_sel[3]~output .bus_hold = "false";
defparam \seg_sel[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \hex_out[0]~output (
	.i(\multi_hex|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[0]),
	.obar());
// synopsys translate_off
defparam \hex_out[0]~output .bus_hold = "false";
defparam \hex_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \hex_out[1]~output (
	.i(\multi_hex|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[1]),
	.obar());
// synopsys translate_off
defparam \hex_out[1]~output .bus_hold = "false";
defparam \hex_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \hex_out[2]~output (
	.i(\multi_hex|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[2]),
	.obar());
// synopsys translate_off
defparam \hex_out[2]~output .bus_hold = "false";
defparam \hex_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \hex_out[3]~output (
	.i(\multi_hex|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[3]),
	.obar());
// synopsys translate_off
defparam \hex_out[3]~output .bus_hold = "false";
defparam \hex_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \hex_out[4]~output (
	.i(\multi_hex|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[4]),
	.obar());
// synopsys translate_off
defparam \hex_out[4]~output .bus_hold = "false";
defparam \hex_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \hex_out[5]~output (
	.i(\multi_hex|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[5]),
	.obar());
// synopsys translate_off
defparam \hex_out[5]~output .bus_hold = "false";
defparam \hex_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \hex_out[6]~output (
	.i(\multi_hex|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hex_out[6]),
	.obar());
// synopsys translate_off
defparam \hex_out[6]~output .bus_hold = "false";
defparam \hex_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \sdram_dq[0]~output (
	.i(\SDRAM_controller|data_out [0]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[0]~output .bus_hold = "false";
defparam \sdram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \sdram_dq[1]~output (
	.i(\SDRAM_controller|data_out [1]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[1]~output .bus_hold = "false";
defparam \sdram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \sdram_dq[2]~output (
	.i(\SDRAM_controller|data_out [2]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[2]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[2]~output .bus_hold = "false";
defparam \sdram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \sdram_dq[3]~output (
	.i(\SDRAM_controller|data_out [3]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[3]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[3]~output .bus_hold = "false";
defparam \sdram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \sdram_dq[4]~output (
	.i(\SDRAM_controller|data_out [4]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[4]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[4]~output .bus_hold = "false";
defparam \sdram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \sdram_dq[5]~output (
	.i(\SDRAM_controller|data_out [5]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[5]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[5]~output .bus_hold = "false";
defparam \sdram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \sdram_dq[6]~output (
	.i(\SDRAM_controller|data_out [6]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[6]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[6]~output .bus_hold = "false";
defparam \sdram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \sdram_dq[7]~output (
	.i(\SDRAM_controller|data_out [7]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[7]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[7]~output .bus_hold = "false";
defparam \sdram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \sdram_dq[8]~output (
	.i(\SDRAM_controller|data_out [8]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[8]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[8]~output .bus_hold = "false";
defparam \sdram_dq[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \sdram_dq[9]~output (
	.i(\SDRAM_controller|data_out [9]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[9]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[9]~output .bus_hold = "false";
defparam \sdram_dq[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \sdram_dq[10]~output (
	.i(\SDRAM_controller|data_out [10]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[10]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[10]~output .bus_hold = "false";
defparam \sdram_dq[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \sdram_dq[11]~output (
	.i(\SDRAM_controller|data_out [11]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[11]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[11]~output .bus_hold = "false";
defparam \sdram_dq[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \sdram_dq[12]~output (
	.i(\SDRAM_controller|data_out [12]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[12]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[12]~output .bus_hold = "false";
defparam \sdram_dq[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \sdram_dq[13]~output (
	.i(\SDRAM_controller|data_out [13]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[13]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[13]~output .bus_hold = "false";
defparam \sdram_dq[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \sdram_dq[14]~output (
	.i(\SDRAM_controller|data_out [14]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[14]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[14]~output .bus_hold = "false";
defparam \sdram_dq[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \sdram_dq[15]~output (
	.i(\SDRAM_controller|data_out [15]),
	.oe(\SDRAM_controller|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[15]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[15]~output .bus_hold = "false";
defparam \sdram_dq[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 6;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c2";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \button[3]~input (
	.i(button[3]),
	.ibar(gnd),
	.o(\button[3]~input_o ));
// synopsys translate_off
defparam \button[3]~input .bus_hold = "false";
defparam \button[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N0
cycloneive_lcell_comb \button_s[3]~1 (
// Equation(s):
// \button_s[3]~1_combout  = !\button[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[3]~input_o ),
	.cin(gnd),
	.combout(\button_s[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[3]~1 .lut_mask = 16'h00FF;
defparam \button_s[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N1
dffeas \button_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\button_s[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[3]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[3] .is_wysiwyg = "true";
defparam \button_s[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N16
cycloneive_lcell_comb \rst~0 (
// Equation(s):
// \rst~0_combout  = !\reset~input_o 

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rst~0_combout ),
	.cout());
// synopsys translate_off
defparam \rst~0 .lut_mask = 16'h3333;
defparam \rst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y11_N17
dffeas rst(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\rst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst.is_wysiwyg = "true";
defparam rst.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \button[2]~input (
	.i(button[2]),
	.ibar(gnd),
	.o(\button[2]~input_o ));
// synopsys translate_off
defparam \button[2]~input .bus_hold = "false";
defparam \button[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \button_s[2]~0 (
// Equation(s):
// \button_s[2]~0_combout  = !\button[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\button[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_s[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[2]~0 .lut_mask = 16'h0F0F;
defparam \button_s[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \button_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\button_s[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[2]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[2] .is_wysiwyg = "true";
defparam \button_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (button_s[3]) # (\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(button_s[3]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hFFF0;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \MSC_inst|prev_p2_req~feeder (
// Equation(s):
// \MSC_inst|prev_p2_req~feeder_combout  = \d_cache_inst|mem_req~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|mem_req~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MSC_inst|prev_p2_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|prev_p2_req~feeder .lut_mask = 16'hF0F0;
defparam \MSC_inst|prev_p2_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \MSC_inst|prev_p2_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|prev_p2_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_req .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \MSC_inst|p2_active~0 (
// Equation(s):
// \MSC_inst|p2_active~0_combout  = (!\SDRAM_controller|ready2~q  & ((\MSC_inst|p2_active~q ) # ((\d_cache_inst|fetch_active~q  & !\MSC_inst|prev_p2_req~q ))))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\MSC_inst|p2_active~q ),
	.datad(\MSC_inst|prev_p2_req~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_active~0 .lut_mask = 16'h3032;
defparam \MSC_inst|p2_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \MSC_inst|p2_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_active .is_wysiwyg = "true";
defparam \MSC_inst|p2_active .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \button[1]~input (
	.i(button[1]),
	.ibar(gnd),
	.o(\button[1]~input_o ));
// synopsys translate_off
defparam \button[1]~input .bus_hold = "false";
defparam \button[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \button_s[1]~2 (
// Equation(s):
// \button_s[1]~2_combout  = !\button[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button[1]~input_o ),
	.cin(gnd),
	.combout(\button_s[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[1]~2 .lut_mask = 16'h00FF;
defparam \button_s[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \button_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\button_s[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[1]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[1] .is_wysiwyg = "true";
defparam \button_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (\rst~q ) # (button_s[1])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(button_s[1]),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'hFFCC;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N21
dffeas \CPU_inst|RST_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\comb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|RST_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|RST_hold .is_wysiwyg = "true";
defparam \CPU_inst|RST_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \CPU_inst|RST~0 (
// Equation(s):
// \CPU_inst|RST~0_combout  = (\rst~q ) # ((\CPU_inst|RST_hold~q ) # (button_s[1]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\CPU_inst|RST_hold~q ),
	.datad(button_s[1]),
	.cin(gnd),
	.combout(\CPU_inst|RST~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|RST~0 .lut_mask = 16'hFFFC;
defparam \CPU_inst|RST~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \CPU_inst|RST (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|RST~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|RST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|RST .is_wysiwyg = "true";
defparam \CPU_inst|RST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N24
cycloneive_lcell_comb \CPU_inst|hazard_unit0|RST_hold~feeder (
// Equation(s):
// \CPU_inst|hazard_unit0|RST_hold~feeder_combout  = \CPU_inst|hazard_unit0|decoder_flush~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|RST_hold~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|RST_hold~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|hazard_unit0|RST_hold~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N25
dffeas \CPU_inst|hazard_unit0|RST_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|hazard_unit0|RST_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|hazard_unit0|RST_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|RST_hold .is_wysiwyg = "true";
defparam \CPU_inst|hazard_unit0|RST_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_reg_bit [0] $ (VCC)
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT  = CARRY(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.cout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \CPU_inst|RST~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CPU_inst|RST~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CPU_inst|RST~clkctrl_outclk ));
// synopsys translate_off
defparam \CPU_inst|RST~clkctrl .clock_type = "global clock";
defparam \CPU_inst|RST~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_reg_bit[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe6 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|prev_hazard~0 (
// Equation(s):
// \CPU_inst|PC0|prev_hazard~0_combout  = !\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|prev_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|prev_hazard~0 .lut_mask = 16'h00FF;
defparam \CPU_inst|PC0|prev_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \CPU_inst|PC0|prev_hazard (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|prev_hazard~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_hazard~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_hazard .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_hazard .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[15]~feeder_combout  = \CPU_inst|PC0|A_next_I [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[15]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \CPU_inst|PC0|always1~0 (
// Equation(s):
// \CPU_inst|PC0|always1~0_combout  = (!\CPU_inst|PC0|prev_hazard~q  & !\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always1~0 .lut_mask = 16'h0033;
defparam \CPU_inst|PC0|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \CPU_inst|PC0|A_current_I_alternate[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~2 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~2_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [15]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [15]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_next_I [15]),
	.datac(\CPU_inst|PC0|prev_hazard~q ),
	.datad(\CPU_inst|PC0|A_current_I_alternate [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~2 .lut_mask = 16'hFC0C;
defparam \CPU_inst|PC0|A_current_I~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \CPU_inst|PC0|A_current_I[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \CPU_inst|PC0|A_pipe0[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_current_I [15]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1  = CARRY(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ),
	.cout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 .lut_mask = 16'h33CC;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout  = (\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 )) # 
// (!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ) # (GND)))
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3  = CARRY((!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ) # (!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ),
	.cout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  = !\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  & (\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout  & 
// ((\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h2300;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout  & (!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  & 
// ((\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h00C4;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h0F0F;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h00FF;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~17 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~17_combout  = (!\CPU_inst|hazard_unit0|RST_hold~q  & (!\CPU_inst|RST~q  & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ))

	.dataa(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datab(\CPU_inst|RST~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~17 .lut_mask = 16'h1100;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N18
cycloneive_lcell_comb \CPU_inst|XEC2~0 (
// Equation(s):
// \CPU_inst|XEC2~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|XEC1~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|XEC1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|XEC2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC2~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|XEC2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N19
dffeas \CPU_inst|XEC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|XEC2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC2 .is_wysiwyg = "true";
defparam \CPU_inst|XEC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N0
cycloneive_lcell_comb \CPU_inst|XEC3~0 (
// Equation(s):
// \CPU_inst|XEC3~0_combout  = (\CPU_inst|XEC2~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|XEC3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC3~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|XEC3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N1
dffeas \CPU_inst|XEC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|XEC3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC3 .is_wysiwyg = "true";
defparam \CPU_inst|XEC3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneive_lcell_comb \CPU_inst|hazard_unit0|branch_hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|branch_hazard~1_combout  = (\CPU_inst|XEC3~q ) # ((\CPU_inst|XEC2~q ) # (\CPU_inst|hazard_unit0|branch_hazard~0_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|XEC3~q ),
	.datac(\CPU_inst|XEC2~q ),
	.datad(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|branch_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|branch_hazard~1 .lut_mask = 16'hFFFC;
defparam \CPU_inst|hazard_unit0|branch_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \sdram_dq[8]~input (
	.i(sdram_dq[8]),
	.ibar(gnd),
	.o(\sdram_dq[8]~input_o ));
// synopsys translate_off
defparam \sdram_dq[8]~input .bus_hold = "false";
defparam \sdram_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data0[8]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[8]~feeder_combout  = \sdram_dq[8]~input_o 

	.dataa(gnd),
	.datab(\sdram_dq[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[8]~feeder .lut_mask = 16'hCCCC;
defparam \SDRAM_controller|p1_data0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \MSC_inst|prev_p1_req~feeder (
// Equation(s):
// \MSC_inst|prev_p1_req~feeder_combout  = \p_cache_inst|mem_req~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p_cache_inst|mem_req~combout ),
	.cin(gnd),
	.combout(\MSC_inst|prev_p1_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|prev_p1_req~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|prev_p1_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \MSC_inst|prev_p1_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|prev_p1_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p1_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p1_req .is_wysiwyg = "true";
defparam \MSC_inst|prev_p1_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \MSC_inst|p1_active~0 (
// Equation(s):
// \MSC_inst|p1_active~0_combout  = (\MSC_inst|p1_active~q ) # ((!\SDRAM_controller|ready1~q  & (!\MSC_inst|prev_p1_req~q  & \p_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready1~q ),
	.datab(\MSC_inst|prev_p1_req~q ),
	.datac(\MSC_inst|p1_active~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_active~0 .lut_mask = 16'hF1F0;
defparam \MSC_inst|p1_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \MSC_inst|p1_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(\SDRAM_controller|ready1~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_active .is_wysiwyg = "true";
defparam \MSC_inst|p1_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \MSC_inst|p1_idle~0 (
// Equation(s):
// \MSC_inst|p1_idle~0_combout  = (!\SDRAM_controller|ready1~q  & ((\MSC_inst|p1_active~q ) # (\p_cache_inst|fetch_active~q )))

	.dataa(gnd),
	.datab(\MSC_inst|p1_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_idle~0 .lut_mask = 16'h0F0C;
defparam \MSC_inst|p1_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[2]~14 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[2]~14_combout  = (\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [2] $ (VCC))) # (!\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [2] & VCC))
// \p_cache_inst|CPU_address_hold[2]~15  = CARRY((\SDRAM_controller|ready1~q  & \p_cache_inst|CPU_address_hold [2]))

	.dataa(\SDRAM_controller|ready1~q ),
	.datab(\p_cache_inst|CPU_address_hold [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold[2]~14_combout ),
	.cout(\p_cache_inst|CPU_address_hold[2]~15 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[2]~14 .lut_mask = 16'h6688;
defparam \p_cache_inst|CPU_address_hold[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \sdram_dq[0]~input (
	.i(sdram_dq[0]),
	.ibar(gnd),
	.o(\sdram_dq[0]~input_o ));
// synopsys translate_off
defparam \sdram_dq[0]~input .bus_hold = "false";
defparam \sdram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data0[0]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \SDRAM_controller|p1_data0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[3]~18 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[3]~18_combout  = (\p_cache_inst|CPU_address_hold [3] & (!\p_cache_inst|CPU_address_hold[2]~15 )) # (!\p_cache_inst|CPU_address_hold [3] & ((\p_cache_inst|CPU_address_hold[2]~15 ) # (GND)))
// \p_cache_inst|CPU_address_hold[3]~19  = CARRY((!\p_cache_inst|CPU_address_hold[2]~15 ) # (!\p_cache_inst|CPU_address_hold [3]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[2]~15 ),
	.combout(\p_cache_inst|CPU_address_hold[3]~18_combout ),
	.cout(\p_cache_inst|CPU_address_hold[3]~19 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[3]~18 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[4]~20 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[4]~20_combout  = (\p_cache_inst|CPU_address_hold [4] & (\p_cache_inst|CPU_address_hold[3]~19  $ (GND))) # (!\p_cache_inst|CPU_address_hold [4] & (!\p_cache_inst|CPU_address_hold[3]~19  & VCC))
// \p_cache_inst|CPU_address_hold[4]~21  = CARRY((\p_cache_inst|CPU_address_hold [4] & !\p_cache_inst|CPU_address_hold[3]~19 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[3]~19 ),
	.combout(\p_cache_inst|CPU_address_hold[4]~20_combout ),
	.cout(\p_cache_inst|CPU_address_hold[4]~21 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[4]~20 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[11]~16 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[11]~16_combout  = (!\p_cache_inst|reset_active~q  & !\comb~1_combout )

	.dataa(gnd),
	.datab(\p_cache_inst|reset_active~q ),
	.datac(\comb~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[11]~16 .lut_mask = 16'h0303;
defparam \p_cache_inst|CPU_address_hold[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[11]~17 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[11]~17_combout  = (\SDRAM_controller|ready1~q ) # (((\p_cache_inst|Equal0~2_combout  & !\p_cache_inst|fetch_active~q )) # (!\p_cache_inst|CPU_address_hold[11]~16_combout ))

	.dataa(\p_cache_inst|Equal0~2_combout ),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|CPU_address_hold[11]~16_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[11]~17 .lut_mask = 16'hF2FF;
defparam \p_cache_inst|CPU_address_hold[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \p_cache_inst|CPU_address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[4]~20_combout ),
	.asdata(\CPU_inst|PC0|A_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[4] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[5]~22 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[5]~22_combout  = (\p_cache_inst|CPU_address_hold [5] & (!\p_cache_inst|CPU_address_hold[4]~21 )) # (!\p_cache_inst|CPU_address_hold [5] & ((\p_cache_inst|CPU_address_hold[4]~21 ) # (GND)))
// \p_cache_inst|CPU_address_hold[5]~23  = CARRY((!\p_cache_inst|CPU_address_hold[4]~21 ) # (!\p_cache_inst|CPU_address_hold [5]))

	.dataa(\p_cache_inst|CPU_address_hold [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[4]~21 ),
	.combout(\p_cache_inst|CPU_address_hold[5]~22_combout ),
	.cout(\p_cache_inst|CPU_address_hold[5]~23 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[5]~22 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[6]~24 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[6]~24_combout  = (\p_cache_inst|CPU_address_hold [6] & (\p_cache_inst|CPU_address_hold[5]~23  $ (GND))) # (!\p_cache_inst|CPU_address_hold [6] & (!\p_cache_inst|CPU_address_hold[5]~23  & VCC))
// \p_cache_inst|CPU_address_hold[6]~25  = CARRY((\p_cache_inst|CPU_address_hold [6] & !\p_cache_inst|CPU_address_hold[5]~23 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[5]~23 ),
	.combout(\p_cache_inst|CPU_address_hold[6]~24_combout ),
	.cout(\p_cache_inst|CPU_address_hold[6]~25 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[6]~24 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N20
cycloneive_lcell_comb \CPU_inst|XEC4~0 (
// Equation(s):
// \CPU_inst|XEC4~0_combout  = (\CPU_inst|XEC3~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|XEC3~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|XEC4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC4~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|XEC4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N21
dffeas \CPU_inst|XEC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|XEC4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC4 .is_wysiwyg = "true";
defparam \CPU_inst|XEC4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[1]~0 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[1]~0_combout  = (!\CPU_inst|CALL4~q  & !\CPU_inst|XEC4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|CALL4~q ),
	.datad(\CPU_inst|XEC4~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[1]~0 .lut_mask = 16'h000F;
defparam \CPU_inst|PC0|PC_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \CPU_inst|PC0|A_next_I[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[5]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[5]~feeder_combout  = \CPU_inst|PC0|A_next_I [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~3 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~3_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [5])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [5])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_current_I_alternate [5]),
	.datad(\CPU_inst|PC0|A_next_I [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~3 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \CPU_inst|PC0|A_current_I[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \CPU_inst|PC0|A_pipe0[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_current_I [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[6]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[6]~feeder_combout  = \CPU_inst|PC0|A_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \CPU_inst|PC0|A_next_I[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N31
dffeas \CPU_inst|PC0|A_current_I_alternate[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_next_I [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~4 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~4_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [6]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [6]))

	.dataa(\CPU_inst|PC0|A_next_I [6]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_current_I_alternate [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~4 .lut_mask = 16'hE2E2;
defparam \CPU_inst|PC0|A_current_I~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \CPU_inst|PC0|A_current_I[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[6]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[6]~feeder_combout  = \CPU_inst|PC0|A_current_I [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \CPU_inst|PC0|A_pipe0[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux7~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux7~0_combout  = ((\CPU_inst|decode_unit0|I_reg [14]) # (!\CPU_inst|decode_unit0|CALL~0_combout )) # (!\CPU_inst|decode_unit0|I_reg [13])

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux7~0 .lut_mask = 16'hFF5F;
defparam \CPU_inst|decode_unit0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \CPU_inst|decode_unit0|alu_mux_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_inst|decode_unit0|I_reg [15]),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_mux_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \CPU_inst|alu_mux1~0 (
// Equation(s):
// \CPU_inst|alu_mux1~0_combout  = (\CPU_inst|decode_unit0|alu_mux_reg~q  & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_mux1~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \CPU_inst|alu_mux1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_mux1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_mux1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_mux1 .is_wysiwyg = "true";
defparam \CPU_inst|alu_mux1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \CPU_inst|alu_mux2~0 (
// Equation(s):
// \CPU_inst|alu_mux2~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_mux1~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|alu_mux1~q ),
	.cin(gnd),
	.combout(\CPU_inst|alu_mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_mux2~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|alu_mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \CPU_inst|alu_mux2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_mux2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_mux2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_mux2 .is_wysiwyg = "true";
defparam \CPU_inst|alu_mux2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \CPU_inst|alu_mux3~0 (
// Equation(s):
// \CPU_inst|alu_mux3~0_combout  = (\CPU_inst|alu_mux2~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|alu_mux2~q ),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_mux3~0 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \CPU_inst|alu_mux3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_mux3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_mux3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_mux3 .is_wysiwyg = "true";
defparam \CPU_inst|alu_mux3 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \sdram_dq[5]~input (
	.i(sdram_dq[5]),
	.ibar(gnd),
	.o(\sdram_dq[5]~input_o ));
// synopsys translate_off
defparam \sdram_dq[5]~input .bus_hold = "false";
defparam \sdram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data0[5]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[5]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \SDRAM_controller|p1_data0[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[7]~26 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[7]~26_combout  = (\p_cache_inst|CPU_address_hold [7] & (!\p_cache_inst|CPU_address_hold[6]~25 )) # (!\p_cache_inst|CPU_address_hold [7] & ((\p_cache_inst|CPU_address_hold[6]~25 ) # (GND)))
// \p_cache_inst|CPU_address_hold[7]~27  = CARRY((!\p_cache_inst|CPU_address_hold[6]~25 ) # (!\p_cache_inst|CPU_address_hold [7]))

	.dataa(\p_cache_inst|CPU_address_hold [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[6]~25 ),
	.combout(\p_cache_inst|CPU_address_hold[7]~26_combout ),
	.cout(\p_cache_inst|CPU_address_hold[7]~27 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[7]~26 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N11
dffeas \p_cache_inst|CPU_address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[7]~26_combout ),
	.asdata(\CPU_inst|PC0|A_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[7] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \p_cache_inst|cache_address[5]~5 (
// Equation(s):
// \p_cache_inst|cache_address[5]~5_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [7])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A_reg [7]))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A_reg [7]))))

	.dataa(\p_cache_inst|CPU_address_hold [7]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\CPU_inst|PC0|A_reg [7]),
	.datad(\SDRAM_controller|ready1~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[5]~5 .lut_mask = 16'hB8F0;
defparam \p_cache_inst|cache_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[8]~28 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[8]~28_combout  = (\p_cache_inst|CPU_address_hold [8] & (\p_cache_inst|CPU_address_hold[7]~27  $ (GND))) # (!\p_cache_inst|CPU_address_hold [8] & (!\p_cache_inst|CPU_address_hold[7]~27  & VCC))
// \p_cache_inst|CPU_address_hold[8]~29  = CARRY((\p_cache_inst|CPU_address_hold [8] & !\p_cache_inst|CPU_address_hold[7]~27 ))

	.dataa(\p_cache_inst|CPU_address_hold [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[7]~27 ),
	.combout(\p_cache_inst|CPU_address_hold[8]~28_combout ),
	.cout(\p_cache_inst|CPU_address_hold[8]~29 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[8]~28 .lut_mask = 16'hA50A;
defparam \p_cache_inst|CPU_address_hold[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \CPU_inst|PC0|A_next_I[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \CPU_inst|PC0|A_current_I_alternate[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_next_I [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~6 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~6_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [8])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [8])))

	.dataa(\CPU_inst|PC0|A_current_I_alternate [8]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~6 .lut_mask = 16'hB8B8;
defparam \CPU_inst|PC0|A_current_I~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \CPU_inst|PC0|A_current_I[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[8]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[8]~feeder_combout  = \CPU_inst|PC0|A_current_I [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \CPU_inst|PC0|A_pipe0[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \CPU_inst|PC0|A_next_I[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[4]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[4]~feeder_combout  = \CPU_inst|PC0|A_next_I [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \CPU_inst|PC0|A_current_I_alternate[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~15 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~15_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [4]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [4]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_next_I [4]),
	.datac(\CPU_inst|PC0|A_current_I_alternate [4]),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~15 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|A_current_I~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \CPU_inst|PC0|A_current_I[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~15_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[4]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[4]~feeder_combout  = \CPU_inst|PC0|A_current_I [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \CPU_inst|PC0|A_pipe0[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \CPU_inst|PC0|A_next_I[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[3]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[3]~feeder_combout  = \CPU_inst|PC0|A_next_I [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~14 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~14_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [3]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [3]))

	.dataa(\CPU_inst|PC0|A_next_I [3]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_current_I_alternate [3]),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~14 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A_current_I~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \CPU_inst|PC0|A_current_I[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~14_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[3]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[3]~feeder_combout  = \CPU_inst|PC0|A_current_I [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \CPU_inst|PC0|A_pipe0[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N9
dffeas \CPU_inst|PC0|A_next_I[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \CPU_inst|PC0|A_current_I_alternate[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_next_I [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~11 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~11_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [2]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [2]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_next_I [2]),
	.datac(\CPU_inst|PC0|A_current_I_alternate [2]),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~11 .lut_mask = 16'hF0CC;
defparam \CPU_inst|PC0|A_current_I~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \CPU_inst|PC0|A_current_I[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[2]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[2]~feeder_combout  = \CPU_inst|PC0|A_current_I [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \CPU_inst|PC0|A_pipe0[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \CPU_inst|PC0|A_next_I[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \CPU_inst|PC0|A_current_I_alternate[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_next_I [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~12 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~12_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [1]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [1]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [1]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~12 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|A_current_I~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \CPU_inst|PC0|A_current_I[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~12_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[1]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[1]~feeder_combout  = \CPU_inst|PC0|A_current_I [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \CPU_inst|PC0|A_pipe0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \CPU_inst|PC0|A_next_I[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \CPU_inst|PC0|A_current_I_alternate[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_next_I [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~13 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~13_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [0]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [0]))

	.dataa(\CPU_inst|PC0|A_next_I [0]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_current_I_alternate [0]),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~13 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A_current_I~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \CPU_inst|PC0|A_current_I[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[0]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[0]~feeder_combout  = \CPU_inst|PC0|A_current_I [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \CPU_inst|PC0|A_pipe0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe6~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU_inst|PC0|A_pipe0 [0],\CPU_inst|PC0|A_pipe0 [1],\CPU_inst|PC0|A_pipe0 [2],\CPU_inst|PC0|A_pipe0 [3],\CPU_inst|PC0|A_pipe0 [4],\CPU_inst|PC0|A_pipe0 [10],\CPU_inst|PC0|A_pipe0 [9],\CPU_inst|PC0|A_pipe0 [8],
\CPU_inst|PC0|A_pipe0 [7],\CPU_inst|PC0|A_pipe0 [6],\CPU_inst|PC0|A_pipe0 [5],\CPU_inst|PC0|A_pipe0 [11],\CPU_inst|PC0|A_pipe0 [12],\CPU_inst|PC0|A_pipe0 [13],\CPU_inst|PC0|A_pipe0 [14],\CPU_inst|PC0|A_pipe0 [15]}),
	.portaaddr({\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .logical_ram_name = "RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ALTSYNCRAM";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .operation_mode = "dual_port";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_clear = "none";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_width = 2;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clear = "none";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clock = "none";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_width = 36;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_address = 0;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_bit_number = 0;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_last_address = 3;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_depth = 3;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_width = 16;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clear = "none";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clock = "clock0";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_width = 2;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clear = "clear0";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clock = "clock0";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_width = 36;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_address = 0;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_bit_number = 0;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_last_address = 3;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_depth = 3;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_width = 16;
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_enable_clock = "clock0";
defparam \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[10]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[10]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a10 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[10]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_pipe4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \CPU_inst|PC0|A_pipe4[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \CPU_inst|PC0|Add0~18 (
// Equation(s):
// \CPU_inst|PC0|Add0~18_combout  = (\CPU_inst|PC0|A_reg [9] & (!\CPU_inst|PC0|Add0~17 )) # (!\CPU_inst|PC0|A_reg [9] & ((\CPU_inst|PC0|Add0~17 ) # (GND)))
// \CPU_inst|PC0|Add0~19  = CARRY((!\CPU_inst|PC0|Add0~17 ) # (!\CPU_inst|PC0|A_reg [9]))

	.dataa(\CPU_inst|PC0|A_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~17 ),
	.combout(\CPU_inst|PC0|Add0~18_combout ),
	.cout(\CPU_inst|PC0|Add0~19 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~18 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \CPU_inst|PC0|Add0~20 (
// Equation(s):
// \CPU_inst|PC0|Add0~20_combout  = (\CPU_inst|PC0|A_reg [10] & (\CPU_inst|PC0|Add0~19  $ (GND))) # (!\CPU_inst|PC0|A_reg [10] & (!\CPU_inst|PC0|Add0~19  & VCC))
// \CPU_inst|PC0|Add0~21  = CARRY((\CPU_inst|PC0|A_reg [10] & !\CPU_inst|PC0|Add0~19 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~19 ),
	.combout(\CPU_inst|PC0|Add0~20_combout ),
	.cout(\CPU_inst|PC0|Add0~21 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~20 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address~1 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address~1_combout  = (!\CPU_inst|PC0|cstack0|address [0] & !\CPU_inst|RST~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|address [0]),
	.datad(\CPU_inst|RST~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address~1 .lut_mask = 16'h000F;
defparam \CPU_inst|PC0|cstack0|address~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneive_lcell_comb \CPU_inst|PC0|stack_pop (
// Equation(s):
// \CPU_inst|PC0|stack_pop~combout  = (!\CPU_inst|hazard_unit0|branch_hazard~1_combout  & (\CPU_inst|decode_unit0|RET~q  & \CPU_inst|PC0|always2~0_combout ))

	.dataa(\CPU_inst|hazard_unit0|branch_hazard~1_combout ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|stack_pop~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|stack_pop .lut_mask = 16'h4040;
defparam \CPU_inst|PC0|stack_pop .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|address[1]~0 (
// Equation(s):
// \CPU_inst|PC0|cstack0|address[1]~0_combout  = (\CPU_inst|RST~q ) # ((\CPU_inst|CALL4~q ) # (\CPU_inst|PC0|stack_pop~combout ))

	.dataa(gnd),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|CALL4~q ),
	.datad(\CPU_inst|PC0|stack_pop~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|address[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1]~0 .lut_mask = 16'hFFFC;
defparam \CPU_inst|PC0|cstack0|address[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \CPU_inst|PC0|cstack0|address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|address~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|Add0~0 (
// Equation(s):
// \CPU_inst|PC0|cstack0|Add0~0_combout  = \CPU_inst|PC0|cstack0|address [0] $ (\CPU_inst|PC0|cstack0|address [1] $ (\CPU_inst|PC0|stack_pop~combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|address [1]),
	.datad(\CPU_inst|PC0|stack_pop~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|Add0~0 .lut_mask = 16'hC33C;
defparam \CPU_inst|PC0|cstack0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \CPU_inst|PC0|cstack0|address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|Add0~1 (
// Equation(s):
// \CPU_inst|PC0|cstack0|Add0~1_combout  = \CPU_inst|PC0|cstack0|address [2] $ (((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & !\CPU_inst|PC0|stack_pop~combout )) # (!\CPU_inst|PC0|cstack0|address [0] & 
// (!\CPU_inst|PC0|cstack0|address [1] & \CPU_inst|PC0|stack_pop~combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|stack_pop~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|Add0~1 .lut_mask = 16'hE178;
defparam \CPU_inst|PC0|cstack0|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \CPU_inst|PC0|cstack0|address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU_inst|RST~q ),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|address[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|address[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \CPU_inst|PC0|cstack0|input_buf[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~42feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~42feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~42feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N17
dffeas \CPU_inst|PC0|cstack0|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|CALL4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|prev_push .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~213 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~213_combout  = (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~213 .lut_mask = 16'h1000;
defparam \CPU_inst|PC0|cstack0|stack_mem~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~42 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~214 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~214_combout  = (!\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|prev_push~q  & !\CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~214 .lut_mask = 16'h0010;
defparam \CPU_inst|PC0|cstack0|stack_mem~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~10 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~170 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~170_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~42_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~10_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~42_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~10_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~170 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~212 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~212_combout  = (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|prev_push~q  & !\CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~212 .lut_mask = 16'h0040;
defparam \CPU_inst|PC0|cstack0|stack_mem~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~26 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~215 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~215_combout  = (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|address [0])))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~215 .lut_mask = 16'h4000;
defparam \CPU_inst|PC0|cstack0|stack_mem~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~58 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~171 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~171_combout  = (\CPU_inst|PC0|cstack0|stack_mem~170_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~58_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~170_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~26_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~170_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~26_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~58_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~171 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~208 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~208_combout  = (\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|prev_push~q  & \CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~208 .lut_mask = 16'h2000;
defparam \CPU_inst|PC0|cstack0|stack_mem~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~106 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~106 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~211 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~211_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [2] & \CPU_inst|PC0|cstack0|prev_push~q )))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|prev_push~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~211 .lut_mask = 16'h8000;
defparam \CPU_inst|PC0|cstack0|stack_mem~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~122 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~122 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~209 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~209_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|prev_push~q  & !\CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~209 .lut_mask = 16'h0080;
defparam \CPU_inst|PC0|cstack0|stack_mem~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~90 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~90 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~210 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~210_combout  = (\CPU_inst|PC0|cstack0|address [2] & (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|prev_push~q  & !\CPU_inst|PC0|cstack0|address [1])))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|prev_push~q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~210 .lut_mask = 16'h0020;
defparam \CPU_inst|PC0|cstack0|stack_mem~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~74 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~74 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~168 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~168_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~90_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~74_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~90_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~74_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~168 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~169 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~169_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~168_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~122_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~168_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~106_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~168_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~106_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~122_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~168_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~169 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~172 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~172_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~169_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~171_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~171_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~169_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~172 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|cstack0|stack_mem~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \CPU_inst|PC0|cstack0|output_buf[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \CPU_inst|PC0|A_miss[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~28 (
// Equation(s):
// \CPU_inst|PC0|A_reg~28_combout  = (\CPU_inst|PC0|always2~2_combout  & (((\CPU_inst|PC0|A_miss [10]) # (!\CPU_inst|PC0|A_reg[14]~0_combout )))) # (!\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|cstack0|output_buf [10] & 
// ((\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [10]),
	.datac(\CPU_inst|PC0|A_miss [10]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~28 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|A_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~29 (
// Equation(s):
// \CPU_inst|PC0|A_reg~29_combout  = (\CPU_inst|PC0|A_reg~28_combout  & ((\CPU_inst|PC0|Add0~20_combout ) # ((\CPU_inst|PC0|A_reg[14]~0_combout )))) # (!\CPU_inst|PC0|A_reg~28_combout  & (((\CPU_inst|decode_unit0|PC_I_field_reg [10] & 
// !\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|Add0~20_combout ),
	.datab(\CPU_inst|PC0|A_reg~28_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~29 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|A_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~30 (
// Equation(s):
// \CPU_inst|PC0|A_reg~30_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~29_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_pipe4 [10]))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|PC0|A_pipe4 [10]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg~29_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~30 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|always2~4 (
// Equation(s):
// \CPU_inst|PC0|always2~4_combout  = (((!\CPU_inst|PC0|prev_p_cache_miss~q  & \p_cache_inst|p_cache_miss~combout )) # (!\CPU_inst|PC0|always2~0_combout )) # (!\CPU_inst|PC0|always2~2_combout )

	.dataa(\CPU_inst|PC0|prev_p_cache_miss~q ),
	.datab(\CPU_inst|PC0|always2~2_combout ),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\p_cache_inst|p_cache_miss~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~4 .lut_mask = 16'h7F3F;
defparam \CPU_inst|PC0|always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|always2~5 (
// Equation(s):
// \CPU_inst|PC0|always2~5_combout  = (\CPU_inst|PC0|always2~4_combout ) # ((\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & !\p_cache_inst|p_cache_miss~combout ))

	.dataa(\CPU_inst|PC0|always2~4_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(gnd),
	.datad(\p_cache_inst|p_cache_miss~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~5 .lut_mask = 16'hAAEE;
defparam \CPU_inst|PC0|always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \CPU_inst|PC0|A_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~30_combout ),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \CPU_inst|PC0|A_next_I[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \CPU_inst|PC0|A_current_I_alternate[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_next_I [10]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~8 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~8_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [10]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [10]))

	.dataa(\CPU_inst|PC0|A_next_I [10]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_current_I_alternate [10]),
	.datad(\CPU_inst|PC0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~8 .lut_mask = 16'hF0AA;
defparam \CPU_inst|PC0|A_current_I~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \CPU_inst|PC0|A_current_I[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~8_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[10]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[10]~feeder_combout  = \CPU_inst|PC0|A_current_I [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [10]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[10]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \CPU_inst|PC0|A_pipe0[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[10] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \CPU_inst|PC0|A_pipe4[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \sdram_dq[1]~input (
	.i(sdram_dq[1]),
	.ibar(gnd),
	.o(\sdram_dq[1]~input_o ));
// synopsys translate_off
defparam \sdram_dq[1]~input .bus_hold = "false";
defparam \sdram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \SDRAM_controller|p1_data0[1]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[1]~feeder_combout  = \sdram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[1]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \SDRAM_controller|p1_data0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[9]~30 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[9]~30_combout  = (\p_cache_inst|CPU_address_hold [9] & (!\p_cache_inst|CPU_address_hold[8]~29 )) # (!\p_cache_inst|CPU_address_hold [9] & ((\p_cache_inst|CPU_address_hold[8]~29 ) # (GND)))
// \p_cache_inst|CPU_address_hold[9]~31  = CARRY((!\p_cache_inst|CPU_address_hold[8]~29 ) # (!\p_cache_inst|CPU_address_hold [9]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[8]~29 ),
	.combout(\p_cache_inst|CPU_address_hold[9]~30_combout ),
	.cout(\p_cache_inst|CPU_address_hold[9]~31 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[9]~30 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \p_cache_inst|CPU_address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[9]~30_combout ),
	.asdata(\CPU_inst|PC0|A_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[9] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \p_cache_inst|cache_address[7]~7 (
// Equation(s):
// \p_cache_inst|cache_address[7]~7_combout  = (\SDRAM_controller|ready1~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [9])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A_reg [9]))))) # (!\SDRAM_controller|ready1~q  & 
// (((\CPU_inst|PC0|A_reg [9]))))

	.dataa(\p_cache_inst|CPU_address_hold [9]),
	.datab(\CPU_inst|PC0|A_reg [9]),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[7]~7 .lut_mask = 16'hACCC;
defparam \p_cache_inst|cache_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[10]~32 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[10]~32_combout  = (\p_cache_inst|CPU_address_hold [10] & (\p_cache_inst|CPU_address_hold[9]~31  $ (GND))) # (!\p_cache_inst|CPU_address_hold [10] & (!\p_cache_inst|CPU_address_hold[9]~31  & VCC))
// \p_cache_inst|CPU_address_hold[10]~33  = CARRY((\p_cache_inst|CPU_address_hold [10] & !\p_cache_inst|CPU_address_hold[9]~31 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[9]~31 ),
	.combout(\p_cache_inst|CPU_address_hold[10]~32_combout ),
	.cout(\p_cache_inst|CPU_address_hold[10]~33 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[10]~32 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N17
dffeas \p_cache_inst|CPU_address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[10]~32_combout ),
	.asdata(\CPU_inst|PC0|A_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[10] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \p_cache_inst|cache_address[8]~8 (
// Equation(s):
// \p_cache_inst|cache_address[8]~8_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [10])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A_reg [10]))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A_reg [10]))))

	.dataa(\p_cache_inst|CPU_address_hold [10]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\CPU_inst|PC0|A_reg [10]),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[8]~8 .lut_mask = 16'hBF80;
defparam \p_cache_inst|cache_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \sdram_dq[2]~input (
	.i(sdram_dq[2]),
	.ibar(gnd),
	.o(\sdram_dq[2]~input_o ));
// synopsys translate_off
defparam \sdram_dq[2]~input .bus_hold = "false";
defparam \sdram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data0[2]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \SDRAM_controller|p1_data0[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \sdram_dq[3]~input (
	.i(sdram_dq[3]),
	.ibar(gnd),
	.o(\sdram_dq[3]~input_o ));
// synopsys translate_off
defparam \sdram_dq[3]~input .bus_hold = "false";
defparam \sdram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data0[3]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[3]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \SDRAM_controller|p1_data0[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \sdram_dq[4]~input (
	.i(sdram_dq[4]),
	.ibar(gnd),
	.o(\sdram_dq[4]~input_o ));
// synopsys translate_off
defparam \sdram_dq[4]~input .bus_hold = "false";
defparam \sdram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \SDRAM_controller|p1_data0[4]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[4]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \SDRAM_controller|p1_data0[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \sdram_dq[15]~input (
	.i(sdram_dq[15]),
	.ibar(gnd),
	.o(\sdram_dq[15]~input_o ));
// synopsys translate_off
defparam \sdram_dq[15]~input .bus_hold = "false";
defparam \sdram_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|p1_data0[15]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[15]~feeder_combout  = \sdram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \SDRAM_controller|p1_data0[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data1[2]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[2]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \SDRAM_controller|state.S_READ_P1_DATA1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \SDRAM_controller|state~109 (
// Equation(s):
// \SDRAM_controller|state~109_combout  = (!\rst~q  & (\SDRAM_controller|state.S_READ_P1_DATA1~q  & !button_s[3]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_READ_P1_DATA1~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\SDRAM_controller|state~109_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~109 .lut_mask = 16'h0030;
defparam \SDRAM_controller|state~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \SDRAM_controller|p1_data1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data1[3]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[3]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[3]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \SDRAM_controller|p1_data1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data1[4]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[4]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[4]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \SDRAM_controller|p1_data1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data1[15]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[15]~feeder_combout  = \sdram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \SDRAM_controller|p1_data1[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|p1_data2[1]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[1]~feeder_combout  = \sdram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \SDRAM_controller|state.S_READ_P1_DATA2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \SDRAM_controller|state~118 (
// Equation(s):
// \SDRAM_controller|state~118_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_READ_P1_DATA2~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_DATA2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~118_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~118 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N3
dffeas \SDRAM_controller|p1_data2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|p1_data2[2]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \SDRAM_controller|p1_data2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data2[3]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[3]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \SDRAM_controller|p1_data2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|p1_data2[4]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[4]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[4]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \SDRAM_controller|p1_data2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data2[15]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[15]~feeder_combout  = \sdram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \SDRAM_controller|p1_data2[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|p1_data3[1]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[1]~feeder_combout  = \sdram_dq[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \SDRAM_controller|state.S_READ_P1_DATA3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data3[9]~0 (
// Equation(s):
// \SDRAM_controller|p1_data3[9]~0_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_READ_P1_DATA3~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[9]~0 .lut_mask = 16'h0500;
defparam \SDRAM_controller|p1_data3[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \SDRAM_controller|p1_data3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data3[2]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[2]~feeder_combout  = \sdram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[2]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \SDRAM_controller|p1_data3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|p1_data3[3]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[3]~feeder_combout  = \sdram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[3]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \SDRAM_controller|p1_data3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data3[4]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[4]~feeder_combout  = \sdram_dq[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[4]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[4]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \SDRAM_controller|p1_data3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\SDRAM_controller|ready1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SDRAM_controller|p1_data3 [4],\SDRAM_controller|p1_data3 [3],\SDRAM_controller|p1_data3 [2],\SDRAM_controller|p1_data3 [1],\SDRAM_controller|p1_data2 [15],\SDRAM_controller|p1_data2 [4],\SDRAM_controller|p1_data2 [3],\SDRAM_controller|p1_data2 [2],\SDRAM_controller|p1_data2 [1],
\SDRAM_controller|p1_data1 [15],\SDRAM_controller|p1_data1 [4],\SDRAM_controller|p1_data1 [3],\SDRAM_controller|p1_data1 [2],\SDRAM_controller|p1_data0 [15],\SDRAM_controller|p1_data0 [4],\SDRAM_controller|p1_data0 [3],\SDRAM_controller|p1_data0 [2],\SDRAM_controller|p1_data0 [1]}),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \p_cache_inst|Mux13~0 (
// Equation(s):
// \p_cache_inst|Mux13~0_combout  = (\p_cache_inst|word_address [1] & (\p_cache_inst|word_address [0])) # (!\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18])) # 
// (!\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux13~0 .lut_mask = 16'hD9C8;
defparam \p_cache_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \p_cache_inst|Mux13~1 (
// Equation(s):
// \p_cache_inst|Mux13~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux13~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50])) # (!\p_cache_inst|Mux13~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34]))))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux13~0_combout ))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datac(\p_cache_inst|Mux13~0_combout ),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux13~1 .lut_mask = 16'hDAD0;
defparam \p_cache_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~5 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~5_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|hazard_unit0|RST_hold~q  & \p_cache_inst|Mux13~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\p_cache_inst|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~5 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate[13]~1 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate[13]~1_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout ) # ((!\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & !\CPU_inst|decode_unit0|prev_hazard~q ))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[13]~1 .lut_mask = 16'hAABB;
defparam \CPU_inst|decode_unit0|I_alternate[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \CPU_inst|decode_unit0|I_alternate[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~5 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~5_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [2]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux13~1_combout ))))

	.dataa(\p_cache_inst|Mux13~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [2]),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~5 .lut_mask = 16'h0C0A;
defparam \CPU_inst|decode_unit0|I_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~3_combout  = (\CPU_inst|decode_unit0|I_reg [15] & \CPU_inst|decode_unit0|I_reg [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~3 .lut_mask = 16'hF000;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~18 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~18_combout  = (\CPU_inst|decode_unit0|I_reg [7] & ((\CPU_inst|decode_unit0|I_reg [13]) # ((\CPU_inst|decode_unit0|I_reg [12]) # (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [7]),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~18 .lut_mask = 16'hE0F0;
defparam \CPU_inst|decode_unit0|shift_L_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \CPU_inst|decode_unit0|shift_L_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \sdram_dq[6]~input (
	.i(sdram_dq[6]),
	.ibar(gnd),
	.o(\sdram_dq[6]~input_o ));
// synopsys translate_off
defparam \sdram_dq[6]~input .bus_hold = "false";
defparam \sdram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data0[6]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \SDRAM_controller|p1_data0[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \sdram_dq[7]~input (
	.i(sdram_dq[7]),
	.ibar(gnd),
	.o(\sdram_dq[7]~input_o ));
// synopsys translate_off
defparam \sdram_dq[7]~input .bus_hold = "false";
defparam \sdram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \SDRAM_controller|p1_data0[7]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[7]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \SDRAM_controller|p1_data0[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \sdram_dq[14]~input (
	.i(sdram_dq[14]),
	.ibar(gnd),
	.o(\sdram_dq[14]~input_o ));
// synopsys translate_off
defparam \sdram_dq[14]~input .bus_hold = "false";
defparam \sdram_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data0[14]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[14]~feeder_combout  = \sdram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[14]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \SDRAM_controller|p1_data0[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|p1_data1[5]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[5]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \SDRAM_controller|p1_data1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data1[6]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \SDRAM_controller|p1_data1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data1[7]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[7]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N9
dffeas \SDRAM_controller|p1_data1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data1[14]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[14]~feeder_combout  = \sdram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[14]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \SDRAM_controller|p1_data1[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data2[5]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \SDRAM_controller|p1_data2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneive_lcell_comb \SDRAM_controller|p1_data2[6]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[6]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \SDRAM_controller|p1_data2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneive_lcell_comb \SDRAM_controller|p1_data2[7]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[7]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \SDRAM_controller|p1_data2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneive_lcell_comb \SDRAM_controller|p1_data3[5]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[5]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \SDRAM_controller|p1_data3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \SDRAM_controller|p1_data3[6]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[6]~feeder_combout  = \sdram_dq[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[6]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \SDRAM_controller|p1_data3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \SDRAM_controller|p1_data3[7]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[7]~feeder_combout  = \sdram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[7]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \SDRAM_controller|p1_data3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data3[14]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[14]~feeder_combout  = \sdram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[14]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \SDRAM_controller|p1_data3[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\SDRAM_controller|ready1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\SDRAM_controller|p1_data3 [14],\SDRAM_controller|p1_data3 [7],\SDRAM_controller|p1_data3 [6],\SDRAM_controller|p1_data3 [5],\SDRAM_controller|p1_data2 [7],\SDRAM_controller|p1_data2 [6],\SDRAM_controller|p1_data2 [5],\SDRAM_controller|p1_data1 [14],\SDRAM_controller|p1_data1 [7],
\SDRAM_controller|p1_data1 [6],\SDRAM_controller|p1_data1 [5],\SDRAM_controller|p1_data0 [14],\SDRAM_controller|p1_data0 [7],\SDRAM_controller|p1_data0 [6],\SDRAM_controller|p1_data0 [5]}),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \p_cache_inst|Mux10~0 (
// Equation(s):
// \p_cache_inst|Mux10~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21]) # (\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5] & ((!\p_cache_inst|word_address [1]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux10~0 .lut_mask = 16'hCCE2;
defparam \p_cache_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneive_lcell_comb \p_cache_inst|Mux10~1 (
// Equation(s):
// \p_cache_inst|Mux10~1_combout  = (\p_cache_inst|Mux10~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53]) # ((!\p_cache_inst|word_address [1])))) # (!\p_cache_inst|Mux10~0_combout  & (((\p_cache_inst|word_address [1] & 
// \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.datab(\p_cache_inst|Mux10~0_combout ),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux10~1 .lut_mask = 16'hBC8C;
defparam \p_cache_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~14 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~14_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (\p_cache_inst|Mux10~1_combout  & (!\CPU_inst|RST~q  & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\p_cache_inst|Mux10~1_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~14 .lut_mask = 16'h0004;
defparam \CPU_inst|decode_unit0|I_alternate~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \CPU_inst|decode_unit0|I_alternate[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~14 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~14_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [5]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux10~1_combout ))))

	.dataa(\p_cache_inst|Mux10~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [5]),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~14 .lut_mask = 16'h0C0A;
defparam \CPU_inst|decode_unit0|I_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \CPU_inst|decode_unit0|I_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~20 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~20_combout  = (\CPU_inst|decode_unit0|I_reg [5] & ((\CPU_inst|decode_unit0|I_reg [12]) # ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [5]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~20 .lut_mask = 16'hA8AA;
defparam \CPU_inst|decode_unit0|shift_L_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \CPU_inst|decode_unit0|shift_L_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \CPU_inst|hazard_unit0|latch_hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|latch_hazard~1_combout  = (\CPU_inst|latch_wren1~q  & ((\CPU_inst|decode_unit0|shift_L_reg [2]) # ((\CPU_inst|decode_unit0|shift_L_reg [0]) # (\CPU_inst|decode_unit0|shift_L_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.datac(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.datad(\CPU_inst|latch_wren1~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|latch_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|latch_hazard~1 .lut_mask = 16'hFE00;
defparam \CPU_inst|hazard_unit0|latch_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \button[0]~input (
	.i(button[0]),
	.ibar(gnd),
	.o(\button[0]~input_o ));
// synopsys translate_off
defparam \button[0]~input .bus_hold = "false";
defparam \button[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \button_s[0]~3 (
// Equation(s):
// \button_s[0]~3_combout  = !\button[0]~input_o 

	.dataa(gnd),
	.datab(\button[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\button_s[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \button_s[0]~3 .lut_mask = 16'h3333;
defparam \button_s[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \button_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\button_s[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(button_s[0]),
	.prn(vcc));
// synopsys translate_off
defparam \button_s[0] .is_wysiwyg = "true";
defparam \button_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \CPU_inst|HALT (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(button_s[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|HALT .is_wysiwyg = "true";
defparam \CPU_inst|HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \p_cache_inst|Mux11~0 (
// Equation(s):
// \p_cache_inst|Mux11~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|word_address [0]) # (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36])))) # (!\p_cache_inst|word_address [1] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4] & (!\p_cache_inst|word_address [0])))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux11~0 .lut_mask = 16'hAEA4;
defparam \p_cache_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \p_cache_inst|Mux11~1 (
// Equation(s):
// \p_cache_inst|Mux11~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux11~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52]))) # (!\p_cache_inst|Mux11~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux11~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.datad(\p_cache_inst|Mux11~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux11~1 .lut_mask = 16'hF388;
defparam \p_cache_inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~7 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~7_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (\p_cache_inst|Mux11~1_combout  & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\p_cache_inst|Mux11~1_combout ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~7 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|I_alternate~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \CPU_inst|decode_unit0|I_alternate[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~7 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~7_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [4])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux11~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [4]),
	.datab(\p_cache_inst|Mux11~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~7 .lut_mask = 16'h0A0C;
defparam \CPU_inst|decode_unit0|I_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \CPU_inst|decode_unit0|I_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|latch_address_w_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|latch_address_w_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [12] & (\CPU_inst|decode_unit0|I_reg [15] & (!\CPU_inst|decode_unit0|I_reg [13] & \CPU_inst|decode_unit0|I_reg [14])))

	.dataa(\CPU_inst|decode_unit0|I_reg [12]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|latch_address_w_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_address_w_reg~0 .lut_mask = 16'h0800;
defparam \CPU_inst|decode_unit0|latch_address_w_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|latch_address_w_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|latch_address_w_reg~1_combout  = (\CPU_inst|decode_unit0|latch_address_w_reg~0_combout ) # ((\CPU_inst|decode_unit0|I_reg [4] & ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ))))

	.dataa(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|latch_address_w_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|latch_address_w_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_address_w_reg~1 .lut_mask = 16'hFFC4;
defparam \CPU_inst|decode_unit0|latch_address_w_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N29
dffeas \CPU_inst|decode_unit0|latch_address_r_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|latch_address_w_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_address_r_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_address_r_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_address_r_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \CPU_inst|latch_address_r1[1]~feeder (
// Equation(s):
// \CPU_inst|latch_address_r1[1]~feeder_combout  = \CPU_inst|decode_unit0|latch_address_r_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|latch_address_r_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|latch_address_r1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_address_r1[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|latch_address_r1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \CPU_inst|latch_address_r1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|latch_address_r1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_r1[1] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_r1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \CPU_inst|latch_address_r1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|latch_address_r_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_r1[0] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_r1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|latch_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|latch_hazard~0_combout  = (\CPU_inst|decode_unit0|latch_address_r_reg [0] & (\CPU_inst|latch_address_r1 [0] & (\CPU_inst|latch_address_r1 [1] $ (!\CPU_inst|decode_unit0|latch_address_r_reg [1])))) # 
// (!\CPU_inst|decode_unit0|latch_address_r_reg [0] & (!\CPU_inst|latch_address_r1 [0] & (\CPU_inst|latch_address_r1 [1] $ (!\CPU_inst|decode_unit0|latch_address_r_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|latch_address_r_reg [0]),
	.datab(\CPU_inst|latch_address_r1 [1]),
	.datac(\CPU_inst|latch_address_r1 [0]),
	.datad(\CPU_inst|decode_unit0|latch_address_r_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|latch_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|latch_hazard~0 .lut_mask = 16'h8421;
defparam \CPU_inst|hazard_unit0|latch_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~0 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~0_combout  = (!\CPU_inst|HALT~q  & (((!\CPU_inst|hazard_unit0|latch_hazard~0_combout ) # (!\CPU_inst|hazard_unit0|latch_hazard~1_combout )) # (!\CPU_inst|decode_unit0|latch_wren_reg~q )))

	.dataa(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datab(\CPU_inst|hazard_unit0|latch_hazard~1_combout ),
	.datac(\CPU_inst|HALT~q ),
	.datad(\CPU_inst|hazard_unit0|latch_hazard~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~0 .lut_mask = 16'h070F;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux8~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux8~0_combout  = (\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & ((\CPU_inst|decode_unit0|I_reg [13] & ((\CPU_inst|decode_unit0|I_reg [2]))) # (!\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [10])))) # 
// (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & (((\CPU_inst|decode_unit0|I_reg [2]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [10]),
	.datab(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [2]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux8~0 .lut_mask = 16'hF0B8;
defparam \CPU_inst|decode_unit0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux8~1 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux8~1_combout  = (\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ) # (\CPU_inst|decode_unit0|Mux8~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.datac(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux8~1 .lut_mask = 16'hFCFC;
defparam \CPU_inst|decode_unit0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \CPU_inst|decode_unit0|regf_w_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_w_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_w_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_w_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \CPU_inst|regf_w1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|regf_w_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w1[2] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \sdram_dq[11]~input (
	.i(sdram_dq[11]),
	.ibar(gnd),
	.o(\sdram_dq[11]~input_o ));
// synopsys translate_off
defparam \sdram_dq[11]~input .bus_hold = "false";
defparam \sdram_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data0[11]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[11]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[11]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \SDRAM_controller|p1_data0[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \sdram_dq[12]~input (
	.i(sdram_dq[12]),
	.ibar(gnd),
	.o(\sdram_dq[12]~input_o ));
// synopsys translate_off
defparam \sdram_dq[12]~input .bus_hold = "false";
defparam \sdram_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data0[12]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[12]~feeder_combout  = \sdram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[12]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[12]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \SDRAM_controller|p1_data0[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data1[0]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \SDRAM_controller|p1_data1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \SDRAM_controller|p1_data1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data1[11]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[11]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[11]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \SDRAM_controller|p1_data1[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \SDRAM_controller|p1_data1[12]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[12]~feeder_combout  = \sdram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[12]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[12]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \SDRAM_controller|p1_data1[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|p1_data2[0]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[0]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \SDRAM_controller|p1_data2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data2[11]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[11]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[11]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \SDRAM_controller|p1_data2[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|p1_data2[12]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[12]~feeder_combout  = \sdram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[12]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[12]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \SDRAM_controller|p1_data2[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data3[0]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[0]~feeder_combout  = \sdram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[0]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \SDRAM_controller|p1_data3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|p1_data3[11]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(\sdram_dq[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[11]~feeder .lut_mask = 16'hAAAA;
defparam \SDRAM_controller|p1_data3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \SDRAM_controller|p1_data3[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data3[12]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[12]~feeder_combout  = \sdram_dq[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[12]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[12]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \SDRAM_controller|p1_data3[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[11]~34 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[11]~34_combout  = (\p_cache_inst|CPU_address_hold [11] & (!\p_cache_inst|CPU_address_hold[10]~33 )) # (!\p_cache_inst|CPU_address_hold [11] & ((\p_cache_inst|CPU_address_hold[10]~33 ) # (GND)))
// \p_cache_inst|CPU_address_hold[11]~35  = CARRY((!\p_cache_inst|CPU_address_hold[10]~33 ) # (!\p_cache_inst|CPU_address_hold [11]))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[10]~33 ),
	.combout(\p_cache_inst|CPU_address_hold[11]~34_combout ),
	.cout(\p_cache_inst|CPU_address_hold[11]~35 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[11]~34 .lut_mask = 16'h3C3F;
defparam \p_cache_inst|CPU_address_hold[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N19
dffeas \p_cache_inst|CPU_address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[11]~34_combout ),
	.asdata(\CPU_inst|PC0|A_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[11] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[12]~36 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[12]~36_combout  = (\p_cache_inst|CPU_address_hold [12] & (\p_cache_inst|CPU_address_hold[11]~35  $ (GND))) # (!\p_cache_inst|CPU_address_hold [12] & (!\p_cache_inst|CPU_address_hold[11]~35  & VCC))
// \p_cache_inst|CPU_address_hold[12]~37  = CARRY((\p_cache_inst|CPU_address_hold [12] & !\p_cache_inst|CPU_address_hold[11]~35 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[11]~35 ),
	.combout(\p_cache_inst|CPU_address_hold[12]~36_combout ),
	.cout(\p_cache_inst|CPU_address_hold[12]~37 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[12]~36 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \p_cache_inst|CPU_address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[12]~36_combout ),
	.asdata(\CPU_inst|PC0|A_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[12] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[13]~38 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[13]~38_combout  = (\p_cache_inst|CPU_address_hold [13] & (!\p_cache_inst|CPU_address_hold[12]~37 )) # (!\p_cache_inst|CPU_address_hold [13] & ((\p_cache_inst|CPU_address_hold[12]~37 ) # (GND)))
// \p_cache_inst|CPU_address_hold[13]~39  = CARRY((!\p_cache_inst|CPU_address_hold[12]~37 ) # (!\p_cache_inst|CPU_address_hold [13]))

	.dataa(\p_cache_inst|CPU_address_hold [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[12]~37 ),
	.combout(\p_cache_inst|CPU_address_hold[13]~38_combout ),
	.cout(\p_cache_inst|CPU_address_hold[13]~39 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[13]~38 .lut_mask = 16'h5A5F;
defparam \p_cache_inst|CPU_address_hold[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N23
dffeas \p_cache_inst|CPU_address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[13]~38_combout ),
	.asdata(\CPU_inst|PC0|A_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[13] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[14]~40 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[14]~40_combout  = (\p_cache_inst|CPU_address_hold [14] & (\p_cache_inst|CPU_address_hold[13]~39  $ (GND))) # (!\p_cache_inst|CPU_address_hold [14] & (!\p_cache_inst|CPU_address_hold[13]~39  & VCC))
// \p_cache_inst|CPU_address_hold[14]~41  = CARRY((\p_cache_inst|CPU_address_hold [14] & !\p_cache_inst|CPU_address_hold[13]~39 ))

	.dataa(gnd),
	.datab(\p_cache_inst|CPU_address_hold [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\p_cache_inst|CPU_address_hold[13]~39 ),
	.combout(\p_cache_inst|CPU_address_hold[14]~40_combout ),
	.cout(\p_cache_inst|CPU_address_hold[14]~41 ));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[14]~40 .lut_mask = 16'hC30C;
defparam \p_cache_inst|CPU_address_hold[14]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \p_cache_inst|CPU_address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[14]~40_combout ),
	.asdata(\CPU_inst|PC0|A_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[14] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \p_cache_inst|CPU_address_hold[15]~42 (
// Equation(s):
// \p_cache_inst|CPU_address_hold[15]~42_combout  = \p_cache_inst|CPU_address_hold [15] $ (\p_cache_inst|CPU_address_hold[14]~41 )

	.dataa(\p_cache_inst|CPU_address_hold [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\p_cache_inst|CPU_address_hold[14]~41 ),
	.combout(\p_cache_inst|CPU_address_hold[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[15]~42 .lut_mask = 16'h5A5A;
defparam \p_cache_inst|CPU_address_hold[15]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \p_cache_inst|CPU_address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[15]~42_combout ),
	.asdata(\CPU_inst|PC0|A_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[15] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\SDRAM_controller|ready1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\p_cache_inst|CPU_address_hold [15],\p_cache_inst|CPU_address_hold [14],\p_cache_inst|CPU_address_hold [13],\p_cache_inst|CPU_address_hold [12],\p_cache_inst|CPU_address_hold [11],\SDRAM_controller|p1_data3 [12],\SDRAM_controller|p1_data3 [11],\SDRAM_controller|p1_data3 [0],
\SDRAM_controller|p1_data2 [12],\SDRAM_controller|p1_data2 [11],\SDRAM_controller|p1_data2 [0],\SDRAM_controller|p1_data1 [12],\SDRAM_controller|p1_data1 [11],\SDRAM_controller|p1_data1 [1],\SDRAM_controller|p1_data1 [0],\SDRAM_controller|p1_data0 [12],\SDRAM_controller|p1_data0 [11],
\SDRAM_controller|p1_data0 [0]}),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \p_cache_inst|Mux15~0 (
// Equation(s):
// \p_cache_inst|Mux15~0_combout  = (\p_cache_inst|word_address [1] & (((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16])) # 
// (!\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux15~0 .lut_mask = 16'hE5E0;
defparam \p_cache_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \p_cache_inst|Mux15~1 (
// Equation(s):
// \p_cache_inst|Mux15~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux15~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48])) # (!\p_cache_inst|Mux15~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32]))))) # (!\p_cache_inst|word_address [1] & (((\p_cache_inst|Mux15~0_combout ))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.datad(\p_cache_inst|Mux15~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux15~1 .lut_mask = 16'hDDA0;
defparam \p_cache_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~3 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~3_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (\p_cache_inst|Mux15~1_combout  & (!\CPU_inst|RST~q  & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\p_cache_inst|Mux15~1_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~3 .lut_mask = 16'h0004;
defparam \CPU_inst|decode_unit0|I_alternate~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \CPU_inst|decode_unit0|I_alternate[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~3_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [0])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux15~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [0]),
	.datab(\p_cache_inst|Mux15~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~3 .lut_mask = 16'h0A0C;
defparam \CPU_inst|decode_unit0|I_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \CPU_inst|decode_unit0|I_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \sdram_dq[9]~input (
	.i(sdram_dq[9]),
	.ibar(gnd),
	.o(\sdram_dq[9]~input_o ));
// synopsys translate_off
defparam \sdram_dq[9]~input .bus_hold = "false";
defparam \sdram_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \SDRAM_controller|p1_data0[9]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[9]~feeder_combout  = \sdram_dq[9]~input_o 

	.dataa(gnd),
	.datab(\sdram_dq[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[9]~feeder .lut_mask = 16'hCCCC;
defparam \SDRAM_controller|p1_data0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \SDRAM_controller|p1_data0[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \sdram_dq[10]~input (
	.i(sdram_dq[10]),
	.ibar(gnd),
	.o(\sdram_dq[10]~input_o ));
// synopsys translate_off
defparam \sdram_dq[10]~input .bus_hold = "false";
defparam \sdram_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \SDRAM_controller|p1_data0[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \sdram_dq[13]~input (
	.i(sdram_dq[13]),
	.ibar(gnd),
	.o(\sdram_dq[13]~input_o ));
// synopsys translate_off
defparam \sdram_dq[13]~input .bus_hold = "false";
defparam \sdram_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \SDRAM_controller|p1_data0[13]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data0[13]~feeder_combout  = \sdram_dq[13]~input_o 

	.dataa(\sdram_dq[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[13]~feeder .lut_mask = 16'hAAAA;
defparam \SDRAM_controller|p1_data0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \SDRAM_controller|p1_data0[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \SDRAM_controller|p1_data1[8]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[8]~feeder_combout  = \sdram_dq[8]~input_o 

	.dataa(\sdram_dq[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[8]~feeder .lut_mask = 16'hAAAA;
defparam \SDRAM_controller|p1_data1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \SDRAM_controller|p1_data1[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \SDRAM_controller|p1_data1[9]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[9]~feeder_combout  = \sdram_dq[9]~input_o 

	.dataa(gnd),
	.datab(\sdram_dq[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[9]~feeder .lut_mask = 16'hCCCC;
defparam \SDRAM_controller|p1_data1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \SDRAM_controller|p1_data1[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \SDRAM_controller|p1_data1[10]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[10]~feeder_combout  = \sdram_dq[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[10]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \SDRAM_controller|p1_data1[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data1[13]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data1[13]~feeder_combout  = \sdram_dq[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[13]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \SDRAM_controller|p1_data1[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data1[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \SDRAM_controller|p1_data2[8]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[8]~feeder_combout  = \sdram_dq[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[8]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \SDRAM_controller|p1_data2[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \SDRAM_controller|p1_data2[9]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[9]~feeder_combout  = \sdram_dq[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[9]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[9]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \SDRAM_controller|p1_data2[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \SDRAM_controller|p1_data2[10]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[10]~feeder_combout  = \sdram_dq[10]~input_o 

	.dataa(gnd),
	.datab(\sdram_dq[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[10]~feeder .lut_mask = 16'hCCCC;
defparam \SDRAM_controller|p1_data2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \SDRAM_controller|p1_data2[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data2[13]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[13]~feeder_combout  = \sdram_dq[13]~input_o 

	.dataa(\sdram_dq[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[13]~feeder .lut_mask = 16'hAAAA;
defparam \SDRAM_controller|p1_data2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \SDRAM_controller|p1_data2[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneive_lcell_comb \SDRAM_controller|p1_data2[14]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data2[14]~feeder_combout  = \sdram_dq[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[14]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[14]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \SDRAM_controller|p1_data2[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data2[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \SDRAM_controller|p1_data3[8]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[8]~feeder_combout  = \sdram_dq[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_dq[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[8]~feeder .lut_mask = 16'hF0F0;
defparam \SDRAM_controller|p1_data3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \SDRAM_controller|p1_data3[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \SDRAM_controller|p1_data3[9]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[9]~feeder_combout  = \sdram_dq[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[9]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[9]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \SDRAM_controller|p1_data3[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \SDRAM_controller|p1_data3[10]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[10]~feeder_combout  = \sdram_dq[10]~input_o 

	.dataa(gnd),
	.datab(\sdram_dq[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[10]~feeder .lut_mask = 16'hCCCC;
defparam \SDRAM_controller|p1_data3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \SDRAM_controller|p1_data3[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \SDRAM_controller|p1_data3[13]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[13]~feeder_combout  = \sdram_dq[13]~input_o 

	.dataa(\sdram_dq[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[13]~feeder .lut_mask = 16'hAAAA;
defparam \SDRAM_controller|p1_data3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \SDRAM_controller|p1_data3[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|p1_data3[15]~feeder (
// Equation(s):
// \SDRAM_controller|p1_data3[15]~feeder_combout  = \sdram_dq[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_dq[15]~input_o ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_data3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[15]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_controller|p1_data3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \SDRAM_controller|p1_data3[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|p1_data3[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data3[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data3[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\SDRAM_controller|ready1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SDRAM_controller|p1_data3 [15],\SDRAM_controller|p1_data3 [13],\SDRAM_controller|p1_data3 [10],\SDRAM_controller|p1_data3 [9],\SDRAM_controller|p1_data3 [8],\SDRAM_controller|p1_data2 [14],\SDRAM_controller|p1_data2 [13],\SDRAM_controller|p1_data2 [10],\SDRAM_controller|p1_data2 [9],
\SDRAM_controller|p1_data2 [8],\SDRAM_controller|p1_data1 [13],\SDRAM_controller|p1_data1 [10],\SDRAM_controller|p1_data1 [9],\SDRAM_controller|p1_data1 [8],\SDRAM_controller|p1_data0 [13],\SDRAM_controller|p1_data0 [10],\SDRAM_controller|p1_data0 [9],\SDRAM_controller|p1_data0 [8]}),
	.portaaddr({\p_cache_inst|cache_address[8]~8_combout ,\p_cache_inst|cache_address[7]~7_combout ,\p_cache_inst|cache_address[6]~6_combout ,\p_cache_inst|cache_address[5]~5_combout ,\p_cache_inst|cache_address[4]~4_combout ,\p_cache_inst|cache_address[3]~3_combout ,
\p_cache_inst|cache_address[2]~2_combout ,\p_cache_inst|cache_address[1]~1_combout ,\p_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 511;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 512;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 72;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 9;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \p_cache_inst|Mux7~0 (
// Equation(s):
// \p_cache_inst|Mux7~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24]) # (\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8] & ((!\p_cache_inst|word_address [1]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux7~0 .lut_mask = 16'hCCE2;
defparam \p_cache_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneive_lcell_comb \p_cache_inst|Mux7~1 (
// Equation(s):
// \p_cache_inst|Mux7~1_combout  = (\p_cache_inst|Mux7~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56]) # ((!\p_cache_inst|word_address [1])))) # (!\p_cache_inst|Mux7~0_combout  & 
// (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40] & \p_cache_inst|word_address [1]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.datab(\p_cache_inst|Mux7~0_combout ),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux7~1 .lut_mask = 16'hB8CC;
defparam \p_cache_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~10 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~10_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|hazard_unit0|RST_hold~q  & \p_cache_inst|Mux7~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\p_cache_inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~10 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \CPU_inst|decode_unit0|I_alternate[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~10 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~10_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [8])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux7~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [8]),
	.datac(\p_cache_inst|Mux7~1_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~10 .lut_mask = 16'h4450;
defparam \CPU_inst|decode_unit0|I_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \CPU_inst|decode_unit0|I_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux10~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux10~0_combout  = (\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & ((\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [0])) # (!\CPU_inst|decode_unit0|I_reg [13] & ((\CPU_inst|decode_unit0|I_reg [8]))))) # 
// (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & (\CPU_inst|decode_unit0|I_reg [0]))

	.dataa(\CPU_inst|decode_unit0|I_reg [0]),
	.datab(\CPU_inst|decode_unit0|I_reg [8]),
	.datac(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux10~0 .lut_mask = 16'hAACA;
defparam \CPU_inst|decode_unit0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux10~1 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux10~1_combout  = (\CPU_inst|decode_unit0|Mux10~0_combout ) # (\CPU_inst|decode_unit0|n_LB_w_reg~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Mux10~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux10~1 .lut_mask = 16'hFFCC;
defparam \CPU_inst|decode_unit0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \CPU_inst|decode_unit0|regf_w_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_w_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_w_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_w_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \CPU_inst|regf_w1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|regf_w_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w1[0] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux9~1 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux9~1_combout  = (\CPU_inst|decode_unit0|Mux9~0_combout ) # (\CPU_inst|decode_unit0|n_LB_w_reg~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|Mux9~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux9~1 .lut_mask = 16'hFFCC;
defparam \CPU_inst|decode_unit0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \CPU_inst|decode_unit0|regf_w_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_w_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_w_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_w_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \CPU_inst|regf_w1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|regf_w_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w1[1] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \CPU_inst|hazard_unit0|aux_hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|aux_hazard~1_combout  = (!\CPU_inst|regf_w1 [2] & (!\CPU_inst|regf_w1 [0] & (!\CPU_inst|regf_w1 [1] & !\CPU_inst|decode_unit0|alu_mux_reg~q )))

	.dataa(\CPU_inst|regf_w1 [2]),
	.datab(\CPU_inst|regf_w1 [0]),
	.datac(\CPU_inst|regf_w1 [1]),
	.datad(\CPU_inst|decode_unit0|alu_mux_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|aux_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|aux_hazard~1 .lut_mask = 16'h0001;
defparam \CPU_inst|hazard_unit0|aux_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [8] & (((\CPU_inst|decode_unit0|I_reg [15] & \CPU_inst|decode_unit0|I_reg [14])))) # (!\CPU_inst|decode_unit0|I_reg [8] & ((\CPU_inst|decode_unit0|I_reg [11]) # 
// ((\CPU_inst|decode_unit0|I_reg [15] & \CPU_inst|decode_unit0|I_reg [14]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~0 .lut_mask = 16'hF444;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux3~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux3~0_combout  = (!\CPU_inst|decode_unit0|I_reg [15] & !\CPU_inst|decode_unit0|I_reg [4])

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux3~0 .lut_mask = 16'h0055;
defparam \CPU_inst|decode_unit0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [0] & (\CPU_inst|decode_unit0|I_reg [8] & (\CPU_inst|decode_unit0|I_reg [9] $ (!\CPU_inst|decode_unit0|I_reg [1])))) # (!\CPU_inst|decode_unit0|I_reg [0] & 
// (!\CPU_inst|decode_unit0|I_reg [8] & (\CPU_inst|decode_unit0|I_reg [9] $ (!\CPU_inst|decode_unit0|I_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [0]),
	.datab(\CPU_inst|decode_unit0|I_reg [9]),
	.datac(\CPU_inst|decode_unit0|I_reg [1]),
	.datad(\CPU_inst|decode_unit0|I_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~0 .lut_mask = 16'h8241;
defparam \CPU_inst|decode_unit0|rotate_source_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [3] & (\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|I_reg [2] $ (!\CPU_inst|decode_unit0|I_reg [10])))) # (!\CPU_inst|decode_unit0|I_reg [3] & 
// (!\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|I_reg [2] $ (!\CPU_inst|decode_unit0|I_reg [10]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [3]),
	.datab(\CPU_inst|decode_unit0|I_reg [2]),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|I_reg [10]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~1 .lut_mask = 16'h8421;
defparam \CPU_inst|decode_unit0|rotate_source_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~3_combout  = (!\CPU_inst|decode_unit0|I_reg [7] & (!\CPU_inst|decode_unit0|I_reg [6] & !\CPU_inst|decode_unit0|I_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [7]),
	.datac(\CPU_inst|decode_unit0|I_reg [6]),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~3 .lut_mask = 16'h0003;
defparam \CPU_inst|decode_unit0|rotate_source_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg [13] & (!\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [12] $ (!\CPU_inst|decode_unit0|I_reg [4]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [12]),
	.datad(\CPU_inst|decode_unit0|I_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~2 .lut_mask = 16'h1001;
defparam \CPU_inst|decode_unit0|rotate_source_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~4_combout  = (\CPU_inst|decode_unit0|rotate_source_reg~0_combout  & (\CPU_inst|decode_unit0|rotate_source_reg~1_combout  & (\CPU_inst|decode_unit0|rotate_source_reg~3_combout  & 
// \CPU_inst|decode_unit0|rotate_source_reg~2_combout )))

	.dataa(\CPU_inst|decode_unit0|rotate_source_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|rotate_source_reg~1_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~3_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~4 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|rotate_source_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~1_combout  = (\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ) # ((\CPU_inst|decode_unit0|Mux3~0_combout  & (\CPU_inst|decode_unit0|rotate_source_reg~4_combout  & \CPU_inst|decode_unit0|always0~0_combout )))

	.dataa(\CPU_inst|decode_unit0|rotate_mux_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~4_combout ),
	.datad(\CPU_inst|decode_unit0|always0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~1 .lut_mask = 16'hEAAA;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_mux_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_mux_reg~2_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & ((\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ))) # 
// (!\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & (\CPU_inst|decode_unit0|rotate_mux_reg~q ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_mux_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg~2 .lut_mask = 16'h5410;
defparam \CPU_inst|decode_unit0|rotate_mux_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \CPU_inst|decode_unit0|rotate_mux_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_mux_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_mux_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \CPU_inst|hazard_unit0|OVF_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|OVF_hazard~0_combout  = (\CPU_inst|decode_unit0|rotate_mux_reg~q  & !\CPU_inst|decode_unit0|rotate_source_reg~q )

	.dataa(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|OVF_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|OVF_hazard~0 .lut_mask = 16'h00AA;
defparam \CPU_inst|hazard_unit0|OVF_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~2_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~combout  & (\CPU_inst|decode_unit0|I_reg [14] & ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|I_reg [15]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~2 .lut_mask = 16'h0B00;
defparam \CPU_inst|decode_unit0|alu_op_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \CPU_inst|decode_unit0|alu_op_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [9] & (!\CPU_inst|decode_unit0|I_reg [11] & ((!\CPU_inst|decode_unit0|I_reg [10]) # (!\CPU_inst|decode_unit0|I_reg [8])))) # (!\CPU_inst|decode_unit0|I_reg [9] & 
// (((\CPU_inst|decode_unit0|I_reg [8] & !\CPU_inst|decode_unit0|I_reg [10])) # (!\CPU_inst|decode_unit0|I_reg [11])))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|I_reg [8]),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|I_reg [10]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~0 .lut_mask = 16'h074F;
defparam \CPU_inst|decode_unit0|regf_wren_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~1_combout  = (\CPU_inst|decode_unit0|regf_wren_reg~0_combout  & (!\CPU_inst|decode_unit0|I_reg [12] & (\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & !\CPU_inst|decode_unit0|I_reg [13])))

	.dataa(\CPU_inst|decode_unit0|regf_wren_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~1 .lut_mask = 16'h0020;
defparam \CPU_inst|decode_unit0|regf_wren_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~2_combout  = (\CPU_inst|decode_unit0|regf_wren_reg~1_combout ) # ((\CPU_inst|decode_unit0|always0~0_combout  & (\CPU_inst|decode_unit0|Mux3~0_combout  & !\CPU_inst|decode_unit0|rotate_source_reg~4_combout )))

	.dataa(\CPU_inst|decode_unit0|always0~0_combout ),
	.datab(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~4_combout ),
	.datad(\CPU_inst|decode_unit0|regf_wren_reg~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~2 .lut_mask = 16'hFF08;
defparam \CPU_inst|decode_unit0|regf_wren_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_wren_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_wren_reg~3_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & ((\CPU_inst|decode_unit0|regf_wren_reg~2_combout ))) # 
// (!\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & (\CPU_inst|decode_unit0|regf_wren_reg~q ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.datad(\CPU_inst|decode_unit0|regf_wren_reg~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_wren_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg~3 .lut_mask = 16'h5410;
defparam \CPU_inst|decode_unit0|regf_wren_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \CPU_inst|decode_unit0|regf_wren_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|regf_wren_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_wren_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_wren_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \CPU_inst|regf_wren1~0 (
// Equation(s):
// \CPU_inst|regf_wren1~0_combout  = (\CPU_inst|decode_unit0|regf_wren_reg~q  & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|regf_wren_reg~q ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren1~0 .lut_mask = 16'hF000;
defparam \CPU_inst|regf_wren1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \CPU_inst|regf_wren1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren1 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~1_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~combout  & (\CPU_inst|decode_unit0|I_reg [13] $ (((\CPU_inst|decode_unit0|I_reg [15] & !\CPU_inst|decode_unit0|I_reg [14])))))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~1 .lut_mask = 16'h0A06;
defparam \CPU_inst|decode_unit0|alu_op_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \CPU_inst|decode_unit0|alu_op_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_op_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_op_reg~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (\CPU_inst|decode_unit0|I_reg [15] & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|decode_unit0|I_reg [15]),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg~0 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|alu_op_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \CPU_inst|decode_unit0|alu_op_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_op_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_op_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \CPU_inst|hazard_unit0|aux_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|aux_hazard~0_combout  = (\CPU_inst|regf_wren1~q  & ((\CPU_inst|decode_unit0|alu_op_reg [1]) # ((\CPU_inst|decode_unit0|alu_op_reg [0]) # (\CPU_inst|decode_unit0|alu_op_reg [2]))))

	.dataa(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.datab(\CPU_inst|regf_wren1~q ),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.datad(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|aux_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|aux_hazard~0 .lut_mask = 16'hCCC8;
defparam \CPU_inst|hazard_unit0|aux_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \CPU_inst|alu_op1~0 (
// Equation(s):
// \CPU_inst|alu_op1~0_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|alu_op_reg [0])

	.dataa(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|alu_op_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~0 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_op1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \CPU_inst|alu_op1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \CPU_inst|alu_op2~0 (
// Equation(s):
// \CPU_inst|alu_op2~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_op1 [0])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|alu_op1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_op2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \CPU_inst|alu_op2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \CPU_inst|alu_op1~1 (
// Equation(s):
// \CPU_inst|alu_op1~1_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|alu_op_reg [2])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|alu_op_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~1 .lut_mask = 16'hCC00;
defparam \CPU_inst|alu_op1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \CPU_inst|alu_op1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \CPU_inst|alu_op2~1 (
// Equation(s):
// \CPU_inst|alu_op2~1_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_op1 [2])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|alu_op1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~1 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_op2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \CPU_inst|alu_op2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \CPU_inst|alu_op1~2 (
// Equation(s):
// \CPU_inst|alu_op1~2_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|alu_op_reg [1])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|alu_op_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op1~2 .lut_mask = 16'hCC00;
defparam \CPU_inst|alu_op1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \CPU_inst|alu_op1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op1[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \CPU_inst|alu_op2~2 (
// Equation(s):
// \CPU_inst|alu_op2~2_combout  = (\CPU_inst|alu_op1 [1] & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|alu_op1 [1]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_op2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op2~2 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_op2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \CPU_inst|alu_op2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op2[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \CPU_inst|hazard_unit0|OVF_hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|OVF_hazard~1_combout  = (!\CPU_inst|alu_op1 [2] & (!\CPU_inst|alu_op1 [1] & \CPU_inst|alu_op1 [0]))

	.dataa(\CPU_inst|alu_op1 [2]),
	.datab(\CPU_inst|alu_op1 [1]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|OVF_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|OVF_hazard~1 .lut_mask = 16'h1100;
defparam \CPU_inst|hazard_unit0|OVF_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~1 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~1_combout  = (!\CPU_inst|hazard_unit0|OVF_hazard~1_combout  & (((\CPU_inst|alu_op2 [2]) # (\CPU_inst|alu_op2 [1])) # (!\CPU_inst|alu_op2 [0])))

	.dataa(\CPU_inst|alu_op2 [0]),
	.datab(\CPU_inst|alu_op2 [2]),
	.datac(\CPU_inst|alu_op2 [1]),
	.datad(\CPU_inst|hazard_unit0|OVF_hazard~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~1 .lut_mask = 16'h00FD;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~2 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~2_combout  = (\CPU_inst|hazard_unit0|aux_hazard~1_combout  & (!\CPU_inst|hazard_unit0|aux_hazard~0_combout  & ((\CPU_inst|decode_unit0|shift_L_reg[0]~1_combout ) # (!\CPU_inst|hazard_unit0|OVF_hazard~0_combout )))) # 
// (!\CPU_inst|hazard_unit0|aux_hazard~1_combout  & (((\CPU_inst|decode_unit0|shift_L_reg[0]~1_combout )) # (!\CPU_inst|hazard_unit0|OVF_hazard~0_combout )))

	.dataa(\CPU_inst|hazard_unit0|aux_hazard~1_combout ),
	.datab(\CPU_inst|hazard_unit0|OVF_hazard~0_combout ),
	.datac(\CPU_inst|hazard_unit0|aux_hazard~0_combout ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~2 .lut_mask = 16'h5F13;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|JMP~0 (
// Equation(s):
// \CPU_inst|decode_unit0|JMP~0_combout  = (\CPU_inst|decode_unit0|I_reg [14] & (\CPU_inst|decode_unit0|I_reg [13] & \CPU_inst|decode_unit0|alu_op_reg~0_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|JMP~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP~0 .lut_mask = 16'hC000;
defparam \CPU_inst|decode_unit0|JMP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \CPU_inst|decode_unit0|JMP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|JMP~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|JMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|JMP .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|JMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~3 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~3_combout  = ((!\CPU_inst|decode_unit0|RET~q  & !\CPU_inst|decode_unit0|JMP~q )) # (!\CPU_inst|hazard_unit0|branch_hazard~1_combout )

	.dataa(\CPU_inst|hazard_unit0|branch_hazard~1_combout ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~3 .lut_mask = 16'h5757;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~4 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~4_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (\CPU_inst|decode_unit0|shift_L_reg[0]~0_combout  & (\CPU_inst|decode_unit0|shift_L_reg[0]~2_combout  & \CPU_inst|decode_unit0|shift_L_reg[0]~3_combout 
// )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~0_combout ),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~2_combout ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~4 .lut_mask = 16'h4000;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|WC_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|WC_reg~4_combout  = ((\CPU_inst|WC6~q  & \d_cache_inst|d_cache_miss~4_combout )) # (!\CPU_inst|decode_unit0|shift_L_reg[0]~4_combout )

	.dataa(gnd),
	.datab(\CPU_inst|WC6~q ),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~4_combout ),
	.datad(\d_cache_inst|d_cache_miss~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WC_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg~4 .lut_mask = 16'hCF0F;
defparam \CPU_inst|decode_unit0|WC_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard5~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard5~0_combout  = (\CPU_inst|WC5~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w5~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|n_LB_w5~q ),
	.datad(\CPU_inst|WC5~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard5~0 .lut_mask = 16'hA500;
defparam \CPU_inst|hazard_unit0|IO_hazard5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard~2 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard~2_combout  = (\CPU_inst|hazard_unit0|IO_hazard5~0_combout ) # ((\CPU_inst|WC6~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w6~q ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|WC6~q ),
	.datac(\CPU_inst|n_LB_w6~q ),
	.datad(\CPU_inst|hazard_unit0|IO_hazard5~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard~2 .lut_mask = 16'hFF84;
defparam \CPU_inst|hazard_unit0|IO_hazard~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|WC_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|WC_reg~3_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|latch_address_w_reg~0_combout ) # ((!\CPU_inst|decode_unit0|I_reg [15] & \CPU_inst|decode_unit0|I_reg [4]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|latch_address_w_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WC_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg~3 .lut_mask = 16'h0F04;
defparam \CPU_inst|decode_unit0|WC_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \CPU_inst|decode_unit0|WC_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|WC_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|WC_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|WC_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \CPU_inst|WC1~0 (
// Equation(s):
// \CPU_inst|WC1~0_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|WC_reg~q )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|WC_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|WC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC1~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|WC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \CPU_inst|WC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC1 .is_wysiwyg = "true";
defparam \CPU_inst|WC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \CPU_inst|WC2~0 (
// Equation(s):
// \CPU_inst|WC2~0_combout  = (\CPU_inst|WC1~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|WC1~q ),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|WC2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC2~0 .lut_mask = 16'h8888;
defparam \CPU_inst|WC2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \CPU_inst|WC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC2 .is_wysiwyg = "true";
defparam \CPU_inst|WC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cycloneive_lcell_comb \CPU_inst|WC3~0 (
// Equation(s):
// \CPU_inst|WC3~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|WC2~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|WC2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|WC3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC3~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|WC3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \CPU_inst|WC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC3 .is_wysiwyg = "true";
defparam \CPU_inst|WC3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard3~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard3~0_combout  = (\CPU_inst|WC3~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w3~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|WC3~q ),
	.datad(\CPU_inst|n_LB_w3~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard3~0 .lut_mask = 16'hA050;
defparam \CPU_inst|hazard_unit0|IO_hazard3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard~1_combout  = (\CPU_inst|hazard_unit0|IO_hazard3~0_combout ) # ((\CPU_inst|WC4~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w4~q ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|n_LB_w4~q ),
	.datac(\CPU_inst|WC4~q ),
	.datad(\CPU_inst|hazard_unit0|IO_hazard3~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard~1 .lut_mask = 16'hFF90;
defparam \CPU_inst|hazard_unit0|IO_hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard2~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard2~0_combout  = (\CPU_inst|WC2~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w2~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|n_LB_w2~q ),
	.datac(\CPU_inst|WC2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard2~0 .lut_mask = 16'h9090;
defparam \CPU_inst|hazard_unit0|IO_hazard2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [0] & (\CPU_inst|decode_unit0|I_reg [2] & (\CPU_inst|decode_unit0|I_reg [1] & \CPU_inst|decode_unit0|Mux3~0_combout )))

	.dataa(\CPU_inst|decode_unit0|I_reg [0]),
	.datab(\CPU_inst|decode_unit0|I_reg [2]),
	.datac(\CPU_inst|decode_unit0|I_reg [1]),
	.datad(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~0 .lut_mask = 16'h8000;
defparam \CPU_inst|decode_unit0|SC_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~1_combout  = (\CPU_inst|decode_unit0|SC_reg~0_combout ) # ((\CPU_inst|decode_unit0|CALL~0_combout  & (\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & !\CPU_inst|decode_unit0|I_reg [13])))

	.dataa(\CPU_inst|decode_unit0|SC_reg~0_combout ),
	.datab(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~1 .lut_mask = 16'hAAEA;
defparam \CPU_inst|decode_unit0|SC_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|SC_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|SC_reg~2_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (\CPU_inst|decode_unit0|SC_reg~1_combout  & (!\CPU_inst|RST~q  & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|decode_unit0|SC_reg~1_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|SC_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg~2 .lut_mask = 16'h0004;
defparam \CPU_inst|decode_unit0|SC_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \CPU_inst|decode_unit0|SC_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|SC_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|SC_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|SC_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|SC_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \CPU_inst|SC1~0 (
// Equation(s):
// \CPU_inst|SC1~0_combout  = (\CPU_inst|decode_unit0|SC_reg~q  & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|SC_reg~q ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|SC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC1~0 .lut_mask = 16'hF000;
defparam \CPU_inst|SC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N13
dffeas \CPU_inst|SC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC1 .is_wysiwyg = "true";
defparam \CPU_inst|SC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \CPU_inst|SC2~0 (
// Equation(s):
// \CPU_inst|SC2~0_combout  = (\CPU_inst|SC1~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|SC1~q ),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|SC2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC2~0 .lut_mask = 16'h8888;
defparam \CPU_inst|SC2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \CPU_inst|SC2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC2 .is_wysiwyg = "true";
defparam \CPU_inst|SC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \CPU_inst|SC3~0 (
// Equation(s):
// \CPU_inst|SC3~0_combout  = (\CPU_inst|SC2~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|SC2~q ),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|SC3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC3~0 .lut_mask = 16'h8888;
defparam \CPU_inst|SC3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \CPU_inst|SC3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC3 .is_wysiwyg = "true";
defparam \CPU_inst|SC3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \CPU_inst|SC4~0 (
// Equation(s):
// \CPU_inst|SC4~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|SC3~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|SC3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|SC4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC4~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|SC4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \CPU_inst|SC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC4 .is_wysiwyg = "true";
defparam \CPU_inst|SC4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \CPU_inst|SC5~feeder (
// Equation(s):
// \CPU_inst|SC5~feeder_combout  = \CPU_inst|SC4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|SC4~q ),
	.cin(gnd),
	.combout(\CPU_inst|SC5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|SC5~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|SC5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \CPU_inst|SC5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|SC5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC5 .is_wysiwyg = "true";
defparam \CPU_inst|SC5 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \CPU_inst|SC6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC6 .is_wysiwyg = "true";
defparam \CPU_inst|SC6 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N9
dffeas \CPU_inst|SC7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|SC6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|SC7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|SC7 .is_wysiwyg = "true";
defparam \CPU_inst|SC7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \CPU_inst|IO_RC~1 (
// Equation(s):
// \CPU_inst|IO_RC~1_combout  = (!\CPU_inst|SC6~q  & (!\CPU_inst|SC7~q  & !\CPU_inst|SC5~q ))

	.dataa(gnd),
	.datab(\CPU_inst|SC6~q ),
	.datac(\CPU_inst|SC7~q ),
	.datad(\CPU_inst|SC5~q ),
	.cin(gnd),
	.combout(\CPU_inst|IO_RC~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IO_RC~1 .lut_mask = 16'h0003;
defparam \CPU_inst|IO_RC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard1~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard1~0_combout  = (\CPU_inst|WC1~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w1~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|n_LB_w1~q ),
	.datad(\CPU_inst|WC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard1~0 .lut_mask = 16'hA500;
defparam \CPU_inst|hazard_unit0|IO_hazard1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \CPU_inst|IO_RC~0 (
// Equation(s):
// \CPU_inst|IO_RC~0_combout  = (!\CPU_inst|SC2~q  & (!\CPU_inst|SC4~q  & (!\CPU_inst|SC3~q  & !\CPU_inst|SC1~q )))

	.dataa(\CPU_inst|SC2~q ),
	.datab(\CPU_inst|SC4~q ),
	.datac(\CPU_inst|SC3~q ),
	.datad(\CPU_inst|SC1~q ),
	.cin(gnd),
	.combout(\CPU_inst|IO_RC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IO_RC~0 .lut_mask = 16'h0001;
defparam \CPU_inst|IO_RC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard~0_combout  = (\CPU_inst|hazard_unit0|IO_hazard2~0_combout ) # (((\CPU_inst|hazard_unit0|IO_hazard1~0_combout ) # (!\CPU_inst|IO_RC~0_combout )) # (!\CPU_inst|IO_RC~1_combout ))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard2~0_combout ),
	.datab(\CPU_inst|IO_RC~1_combout ),
	.datac(\CPU_inst|hazard_unit0|IO_hazard1~0_combout ),
	.datad(\CPU_inst|IO_RC~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard~0 .lut_mask = 16'hFBFF;
defparam \CPU_inst|hazard_unit0|IO_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \CPU_inst|n_LB_w7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w7 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w7 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \CPU_inst|WC7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC6~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC7 .is_wysiwyg = "true";
defparam \CPU_inst|WC7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard7~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard7~0_combout  = (\CPU_inst|WC7~q  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] $ (!\CPU_inst|n_LB_w7~q )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|n_LB_w7~q ),
	.datad(\CPU_inst|WC7~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard7~0 .lut_mask = 16'hA500;
defparam \CPU_inst|hazard_unit0|IO_hazard7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \CPU_inst|hazard_unit0|IO_hazard~3 (
// Equation(s):
// \CPU_inst|hazard_unit0|IO_hazard~3_combout  = (\CPU_inst|hazard_unit0|IO_hazard~2_combout ) # ((\CPU_inst|hazard_unit0|IO_hazard~1_combout ) # ((\CPU_inst|hazard_unit0|IO_hazard~0_combout ) # (\CPU_inst|hazard_unit0|IO_hazard7~0_combout )))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard~2_combout ),
	.datab(\CPU_inst|hazard_unit0|IO_hazard~1_combout ),
	.datac(\CPU_inst|hazard_unit0|IO_hazard~0_combout ),
	.datad(\CPU_inst|hazard_unit0|IO_hazard7~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|IO_hazard~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|IO_hazard~3 .lut_mask = 16'hFFFE;
defparam \CPU_inst|hazard_unit0|IO_hazard~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \CPU_inst|regf_w2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w1 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w2[1] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \CPU_inst|regf_w3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w3[1] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \CPU_inst|regf_w4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w4[1] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_a_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_a_reg~0_combout  = (\CPU_inst|decode_unit0|I_reg [11]) # (\CPU_inst|decode_unit0|I_reg [9])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [11]),
	.datac(\CPU_inst|decode_unit0|I_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_a_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_a_reg~0 .lut_mask = 16'hFCFC;
defparam \CPU_inst|decode_unit0|regf_a_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \CPU_inst|decode_unit0|regf_a_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|regf_a_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_a_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_a_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \CPU_inst|regf_w2[0]~feeder (
// Equation(s):
// \CPU_inst|regf_w2[0]~feeder_combout  = \CPU_inst|regf_w1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|regf_w1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|regf_w2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_w2[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|regf_w2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \CPU_inst|regf_w2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_w2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w2[0] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \CPU_inst|regf_w3[0]~feeder (
// Equation(s):
// \CPU_inst|regf_w3[0]~feeder_combout  = \CPU_inst|regf_w2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|regf_w2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|regf_w3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_w3[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|regf_w3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \CPU_inst|regf_w3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_w3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w3[0] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \CPU_inst|regf_w4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w4[0] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_a_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_a_reg~1_combout  = (\CPU_inst|decode_unit0|I_reg [8]) # (\CPU_inst|decode_unit0|I_reg [11])

	.dataa(\CPU_inst|decode_unit0|I_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|I_reg [11]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_a_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_a_reg~1 .lut_mask = 16'hFFAA;
defparam \CPU_inst|decode_unit0|regf_a_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \CPU_inst|decode_unit0|regf_a_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|regf_a_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_a_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_a_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~13 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~13_combout  = (\CPU_inst|regf_w4 [1] & (\CPU_inst|decode_unit0|regf_a_reg [1] & (\CPU_inst|regf_w4 [0] $ (!\CPU_inst|decode_unit0|regf_a_reg [0])))) # (!\CPU_inst|regf_w4 [1] & (!\CPU_inst|decode_unit0|regf_a_reg [1] 
// & (\CPU_inst|regf_w4 [0] $ (!\CPU_inst|decode_unit0|regf_a_reg [0]))))

	.dataa(\CPU_inst|regf_w4 [1]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|regf_w4 [0]),
	.datad(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~13 .lut_mask = 16'h9009;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|regf_a_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|regf_a_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [10]) # (\CPU_inst|decode_unit0|I_reg [11])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [10]),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|regf_a_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_a_reg~2 .lut_mask = 16'hFCFC;
defparam \CPU_inst|decode_unit0|regf_a_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \CPU_inst|decode_unit0|regf_a_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|regf_a_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|regf_a_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|regf_a_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \CPU_inst|regf_w2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w1 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w2[2] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \CPU_inst|regf_w3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w3[2] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \CPU_inst|regf_w4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w4[2] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \CPU_inst|regf_wren2~0 (
// Equation(s):
// \CPU_inst|regf_wren2~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|regf_wren1~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|regf_wren1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren2~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|regf_wren2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \CPU_inst|regf_wren2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren2 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N8
cycloneive_lcell_comb \CPU_inst|regf_wren3~0 (
// Equation(s):
// \CPU_inst|regf_wren3~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|regf_wren2~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|regf_wren2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren3~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|regf_wren3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N9
dffeas \CPU_inst|regf_wren3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren3 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N10
cycloneive_lcell_comb \CPU_inst|regf_wren4~0 (
// Equation(s):
// \CPU_inst|regf_wren4~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|regf_wren3~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|regf_wren3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren4~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|regf_wren4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N11
dffeas \CPU_inst|regf_wren4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren4 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~14 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~14_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|decode_unit0|regf_a_reg [2] $ (!\CPU_inst|regf_w4 [2])))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|regf_w4 [2]),
	.datad(\CPU_inst|regf_wren4~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~14 .lut_mask = 16'hA500;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~11 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~11_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|regf_w3 [0] & (\CPU_inst|decode_unit0|regf_a_reg [1] $ (!\CPU_inst|regf_w3 [1])))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|regf_w3 [0] 
// & (\CPU_inst|decode_unit0|regf_a_reg [1] $ (!\CPU_inst|regf_w3 [1]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|regf_w3 [1]),
	.datad(\CPU_inst|regf_w3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~11 .lut_mask = 16'h8241;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~12 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~12_combout  = (\CPU_inst|regf_wren3~q  & (\CPU_inst|decode_unit0|shift_L_reg[0]~11_combout  & (\CPU_inst|decode_unit0|regf_a_reg [2] $ (!\CPU_inst|regf_w3 [2]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datab(\CPU_inst|regf_wren3~q ),
	.datac(\CPU_inst|regf_w3 [2]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~12 .lut_mask = 16'h8400;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \CPU_inst|regf_wren5~feeder (
// Equation(s):
// \CPU_inst|regf_wren5~feeder_combout  = \CPU_inst|regf_wren4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|regf_wren4~q ),
	.cin(gnd),
	.combout(\CPU_inst|regf_wren5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|regf_wren5~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|regf_wren5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \CPU_inst|regf_wren5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|regf_wren5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_wren5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_wren5 .is_wysiwyg = "true";
defparam \CPU_inst|regf_wren5 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \CPU_inst|regf_w5[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w4 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w5[2] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \CPU_inst|regf_w5[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w4 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w5[1] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \CPU_inst|regf_w5[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|regf_w4 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|regf_w5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|regf_w5[0] .is_wysiwyg = "true";
defparam \CPU_inst|regf_w5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~9 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~9_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|regf_w5 [0] & (\CPU_inst|decode_unit0|regf_a_reg [1] $ (!\CPU_inst|regf_w5 [1])))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|regf_w5 [0] & 
// (\CPU_inst|decode_unit0|regf_a_reg [1] $ (!\CPU_inst|regf_w5 [1]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|regf_w5 [1]),
	.datad(\CPU_inst|regf_w5 [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~9 .lut_mask = 16'h8241;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~10 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~10_combout  = (\CPU_inst|regf_wren5~q  & (\CPU_inst|decode_unit0|shift_L_reg[0]~9_combout  & (\CPU_inst|decode_unit0|regf_a_reg [2] $ (!\CPU_inst|regf_w5 [2]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datab(\CPU_inst|regf_wren5~q ),
	.datac(\CPU_inst|regf_w5 [2]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~10 .lut_mask = 16'h8400;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~0_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~12_combout ) # ((\CPU_inst|decode_unit0|shift_L_reg[0]~10_combout ) # ((\CPU_inst|decode_unit0|shift_L_reg[0]~13_combout  & \CPU_inst|decode_unit0|shift_L_reg[0]~14_combout 
// )))

	.dataa(\CPU_inst|decode_unit0|shift_L_reg[0]~13_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~14_combout ),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~12_combout ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~0 .lut_mask = 16'hFFF8;
defparam \CPU_inst|hazard_unit0|hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~7 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~7_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|regf_w2 [0] & (\CPU_inst|decode_unit0|regf_a_reg [1] $ (!\CPU_inst|regf_w2 [1])))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|regf_w2 [0] & 
// (\CPU_inst|decode_unit0|regf_a_reg [1] $ (!\CPU_inst|regf_w2 [1]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|regf_w2 [1]),
	.datad(\CPU_inst|regf_w2 [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~7 .lut_mask = 16'h8241;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~8 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~8_combout  = (\CPU_inst|regf_wren2~q  & (\CPU_inst|decode_unit0|shift_L_reg[0]~7_combout  & (\CPU_inst|decode_unit0|regf_a_reg [2] $ (!\CPU_inst|regf_w2 [2]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datab(\CPU_inst|regf_wren2~q ),
	.datac(\CPU_inst|regf_w2 [2]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~8 .lut_mask = 16'h8400;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~5 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~5_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|regf_w1 [0] & (\CPU_inst|decode_unit0|regf_a_reg [1] $ (!\CPU_inst|regf_w1 [1])))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|regf_w1 [0] & 
// (\CPU_inst|decode_unit0|regf_a_reg [1] $ (!\CPU_inst|regf_w1 [1]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|regf_w1 [0]),
	.datad(\CPU_inst|regf_w1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~5 .lut_mask = 16'h8421;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~6 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~6_combout  = (\CPU_inst|regf_wren1~q  & (\CPU_inst|decode_unit0|shift_L_reg[0]~5_combout  & (\CPU_inst|decode_unit0|regf_a_reg [2] $ (!\CPU_inst|regf_w1 [2]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datab(\CPU_inst|regf_wren1~q ),
	.datac(\CPU_inst|regf_w1 [2]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~6 .lut_mask = 16'h8400;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \CPU_inst|hazard_unit0|hazard~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|hazard~1_combout  = (!\CPU_inst|decode_unit0|rotate_source_reg~q  & ((\CPU_inst|hazard_unit0|hazard~0_combout ) # ((\CPU_inst|decode_unit0|shift_L_reg[0]~8_combout ) # (\CPU_inst|decode_unit0|shift_L_reg[0]~6_combout ))))

	.dataa(\CPU_inst|hazard_unit0|hazard~0_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~8_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|hazard~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|hazard~1 .lut_mask = 16'h0F0E;
defparam \CPU_inst|hazard_unit0|hazard~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~15 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~15_combout  = (\CPU_inst|hazard_unit0|hazard~1_combout ) # ((\CPU_inst|decode_unit0|rotate_source_reg~q  & ((\CPU_inst|hazard_unit0|IO_hazard~3_combout ) # (\d_cache_inst|d_cache_miss~4_combout ))))

	.dataa(\CPU_inst|hazard_unit0|IO_hazard~3_combout ),
	.datab(\CPU_inst|hazard_unit0|hazard~1_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.datad(\d_cache_inst|d_cache_miss~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~15 .lut_mask = 16'hFCEC;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|WC_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|WC_reg~2_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout ) # ((!\CPU_inst|decode_unit0|WC_reg~4_combout  & ((\CPU_inst|decode_unit0|rotate_mux_reg~q ) # (!\CPU_inst|decode_unit0|shift_L_reg[0]~15_combout ))))

	.dataa(\CPU_inst|decode_unit0|WC_reg~4_combout ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datac(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|WC_reg~2 .lut_mask = 16'hDCDD;
defparam \CPU_inst|decode_unit0|WC_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \CPU_inst|decode_unit0|I_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = !\CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]

	.dataa(gnd),
	.datab(\CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|long_I_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|long_I_reg~0_combout  = !\CPU_inst|decode_unit0|I_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|long_I_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|long_I_reg~0 .lut_mask = 16'h0F0F;
defparam \CPU_inst|decode_unit0|long_I_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \CPU_inst|decode_unit0|long_I_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|long_I_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|long_I_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|long_I_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|long_I_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU_inst|decode_unit0|PC_I_field_reg [0],\CPU_inst|decode_unit0|PC_I_field_reg [1],\CPU_inst|decode_unit0|PC_I_field_reg [7],\CPU_inst|decode_unit0|PC_I_field_reg [6],
\CPU_inst|decode_unit0|PC_I_field_reg [5],\CPU_inst|decode_unit0|long_I_reg~q ,\CPU_inst|decode_unit0|PC_I_field_reg [4],\CPU_inst|decode_unit0|PC_I_field_reg [3],\CPU_inst|decode_unit0|PC_I_field_reg [2]}),
	.portaaddr({\CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\CPU_inst|PC_I_field1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .clk0_input_clock_enable = "ena0";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ALTSYNCRAM";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 1;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 36;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 1;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 2;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 9;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 1;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 36;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 1;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 2;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 9;
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~12 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~12_combout  = (\CPU_inst|PC0|PC_reg[1]~1_combout  & (!\CPU_inst|PC0|PC_reg[1]~0_combout  & (\CPU_inst|PC0|A_pipe4 [5]))) # (!\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC0|PC_reg[1]~0_combout ) # 
// ((\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a4 ))))

	.dataa(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datac(\CPU_inst|PC0|A_pipe4 [5]),
	.datad(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~12 .lut_mask = 16'h7564;
defparam \CPU_inst|PC0|PC_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|input_buf[3]~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|input_buf[3]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a12 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a12 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|input_buf[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|input_buf[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \CPU_inst|PC0|cstack0|input_buf[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|input_buf[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~99feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~99feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~99feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~99 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~99 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~115 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~115 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~67 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~67 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~83 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~83 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~133 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~133_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~83_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~67_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~67_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~83_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~133 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~134 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~134_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~133_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~115_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~133_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~99_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~133_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~99_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~115_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~133_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~134 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~3 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~35feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~35feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~35feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~35 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~135 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~135_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~35_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~3_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~3_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~35_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~135 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~51 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~19 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~136 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~136_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~135_combout  & (\CPU_inst|PC0|cstack0|stack_mem~51_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~135_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~19_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~135_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~135_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~51_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~19_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~136 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~137 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~137_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~134_combout )) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~136_combout )))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~134_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~136_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~137 .lut_mask = 16'hD8D8;
defparam \CPU_inst|PC0|cstack0|stack_mem~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \CPU_inst|PC0|cstack0|output_buf[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \CPU_inst|PC0|A_pipe4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a13 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \CPU_inst|PC0|cstack0|input_buf[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~2 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~34 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~130 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~130_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~34_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~2_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~2_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~34_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~130 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~50 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~18feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~18feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~18feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~18 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~131 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~131_combout  = (\CPU_inst|PC0|cstack0|stack_mem~130_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~50_q )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~130_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~18_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~130_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~50_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~18_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~131 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~98 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~98 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~114 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~114 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~66 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~66 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~82 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~82 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~128 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~128_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~82_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~66_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~66_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~82_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~128 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~129 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~129_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~128_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~114_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~128_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~98_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~128_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~98_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~114_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~128_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~129 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~132 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~132_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~129_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~131_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~131_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~129_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~132 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|cstack0|stack_mem~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \CPU_inst|PC0|cstack0|output_buf[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N15
dffeas \CPU_inst|PC0|A_pipe4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a14 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~4 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~4_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|regf_w4 [1] & !\CPU_inst|regf_w4 [0]))

	.dataa(gnd),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|regf_w4 [1]),
	.datad(\CPU_inst|regf_w4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~4 .lut_mask = 16'h00C0;
defparam \CPU_inst|reg_file0|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~10 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~10_combout  = (\CPU_inst|reg_file0|Decoder0~4_combout  & (!\CPU_inst|regf_w4 [2] & ((!\CPU_inst|WC6~q ) # (!\d_cache_inst|d_cache_miss~4_combout ))))

	.dataa(\d_cache_inst|d_cache_miss~4_combout ),
	.datab(\CPU_inst|reg_file0|Decoder0~4_combout ),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|regf_w4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~10 .lut_mask = 16'h004C;
defparam \CPU_inst|reg_file0|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \CPU_inst|reg_file0|rfile[2][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[2][1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~12 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~12_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|regf_w4 [1] & !\CPU_inst|regf_w4 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|regf_w4 [1]),
	.datad(\CPU_inst|regf_w4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~12 .lut_mask = 16'h00C0;
defparam \CPU_inst|reg_file0|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~13 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~13_combout  = (\CPU_inst|regf_w4 [0] & (\CPU_inst|reg_file0|Decoder0~12_combout  & ((!\CPU_inst|WC6~q ) # (!\d_cache_inst|d_cache_miss~4_combout ))))

	.dataa(\CPU_inst|regf_w4 [0]),
	.datab(\d_cache_inst|d_cache_miss~4_combout ),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|reg_file0|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~13 .lut_mask = 16'h2A00;
defparam \CPU_inst|reg_file0|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \CPU_inst|reg_file0|rfile[3][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[3][1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~0 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~0_combout  = (\CPU_inst|regf_wren4~q  & (!\CPU_inst|regf_w4 [1] & !\CPU_inst|regf_w4 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(\CPU_inst|regf_w4 [1]),
	.datad(\CPU_inst|regf_w4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~0 .lut_mask = 16'h000C;
defparam \CPU_inst|reg_file0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~11 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~11_combout  = (\CPU_inst|regf_w4 [0] & (\CPU_inst|reg_file0|Decoder0~0_combout  & ((!\d_cache_inst|d_cache_miss~4_combout ) # (!\CPU_inst|WC6~q ))))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\CPU_inst|regf_w4 [0]),
	.datac(\CPU_inst|reg_file0|Decoder0~0_combout ),
	.datad(\d_cache_inst|d_cache_miss~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~11 .lut_mask = 16'h40C0;
defparam \CPU_inst|reg_file0|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \CPU_inst|reg_file0|rfile[1][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[1][1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~1 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~1_combout  = (!\CPU_inst|regf_w4 [0] & (\CPU_inst|reg_file0|Decoder0~0_combout  & ((!\CPU_inst|WC6~q ) # (!\d_cache_inst|d_cache_miss~4_combout ))))

	.dataa(\CPU_inst|regf_w4 [0]),
	.datab(\d_cache_inst|d_cache_miss~4_combout ),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|reg_file0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~1 .lut_mask = 16'h1500;
defparam \CPU_inst|reg_file0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \CPU_inst|reg_file0|rfile[0][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~2_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1]) # ((\CPU_inst|reg_file0|rfile[1][1]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|decode_unit0|regf_a_reg [1] & 
// ((\CPU_inst|reg_file0|rfile[0][1]~q ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[1][1]~q ),
	.datad(\CPU_inst|reg_file0|rfile[0][1]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~2 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~3_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|reg_file0|Mux6~2_combout  & ((\CPU_inst|reg_file0|rfile[3][1]~q ))) # (!\CPU_inst|reg_file0|Mux6~2_combout  & (\CPU_inst|reg_file0|rfile[2][1]~q )))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [1] & (((\CPU_inst|reg_file0|Mux6~2_combout ))))

	.dataa(\CPU_inst|reg_file0|rfile[2][1]~q ),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[3][1]~q ),
	.datad(\CPU_inst|reg_file0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~3 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~6 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~6_combout  = (!\CPU_inst|regf_w4 [0] & (\CPU_inst|regf_wren4~q  & \CPU_inst|regf_w4 [2]))

	.dataa(\CPU_inst|regf_w4 [0]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(gnd),
	.datad(\CPU_inst|regf_w4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~6 .lut_mask = 16'h4400;
defparam \CPU_inst|reg_file0|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~7 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~7_combout  = (!\CPU_inst|regf_w4 [1] & (\CPU_inst|reg_file0|Decoder0~6_combout  & ((!\d_cache_inst|d_cache_miss~4_combout ) # (!\CPU_inst|WC6~q ))))

	.dataa(\CPU_inst|regf_w4 [1]),
	.datab(\CPU_inst|WC6~q ),
	.datac(\CPU_inst|reg_file0|Decoder0~6_combout ),
	.datad(\d_cache_inst|d_cache_miss~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~7 .lut_mask = 16'h1050;
defparam \CPU_inst|reg_file0|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \CPU_inst|reg_file0|rfile[4][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[4][1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~5 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~5_combout  = (\CPU_inst|reg_file0|Decoder0~4_combout  & (\CPU_inst|regf_w4 [2] & ((!\CPU_inst|WC6~q ) # (!\d_cache_inst|d_cache_miss~4_combout ))))

	.dataa(\d_cache_inst|d_cache_miss~4_combout ),
	.datab(\CPU_inst|reg_file0|Decoder0~4_combout ),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|regf_w4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~5 .lut_mask = 16'h4C00;
defparam \CPU_inst|reg_file0|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \CPU_inst|reg_file0|rfile[6][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~0_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|decode_unit0|regf_a_reg [0]) # ((\CPU_inst|reg_file0|rfile[6][1]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [1] & (!\CPU_inst|decode_unit0|regf_a_reg [0] & 
// (\CPU_inst|reg_file0|rfile[4][1]~q )))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datac(\CPU_inst|reg_file0|rfile[4][1]~q ),
	.datad(\CPU_inst|reg_file0|rfile[6][1]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~8 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~8_combout  = (\CPU_inst|regf_wren4~q  & (\CPU_inst|regf_w4 [1] & \CPU_inst|regf_w4 [0]))

	.dataa(\CPU_inst|regf_wren4~q ),
	.datab(\CPU_inst|regf_w4 [1]),
	.datac(gnd),
	.datad(\CPU_inst|regf_w4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~8 .lut_mask = 16'h8800;
defparam \CPU_inst|reg_file0|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~9 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~9_combout  = (\CPU_inst|regf_w4 [2] & (\CPU_inst|reg_file0|Decoder0~8_combout  & ((!\CPU_inst|WC6~q ) # (!\d_cache_inst|d_cache_miss~4_combout ))))

	.dataa(\CPU_inst|regf_w4 [2]),
	.datab(\d_cache_inst|d_cache_miss~4_combout ),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|reg_file0|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~9 .lut_mask = 16'h2A00;
defparam \CPU_inst|reg_file0|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \CPU_inst|reg_file0|rfile[7][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[7][1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~2 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~2_combout  = (\CPU_inst|regf_w4 [2] & (\CPU_inst|regf_wren4~q  & \CPU_inst|regf_w4 [0]))

	.dataa(\CPU_inst|regf_w4 [2]),
	.datab(\CPU_inst|regf_wren4~q ),
	.datac(gnd),
	.datad(\CPU_inst|regf_w4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~2 .lut_mask = 16'h8800;
defparam \CPU_inst|reg_file0|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Decoder0~3 (
// Equation(s):
// \CPU_inst|reg_file0|Decoder0~3_combout  = (!\CPU_inst|regf_w4 [1] & (\CPU_inst|reg_file0|Decoder0~2_combout  & ((!\d_cache_inst|d_cache_miss~4_combout ) # (!\CPU_inst|WC6~q ))))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\d_cache_inst|d_cache_miss~4_combout ),
	.datac(\CPU_inst|regf_w4 [1]),
	.datad(\CPU_inst|reg_file0|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Decoder0~3 .lut_mask = 16'h0700;
defparam \CPU_inst|reg_file0|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \CPU_inst|reg_file0|rfile[5][1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~1_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|reg_file0|Mux6~0_combout  & (\CPU_inst|reg_file0|rfile[7][1]~q )) # (!\CPU_inst|reg_file0|Mux6~0_combout  & ((\CPU_inst|reg_file0|rfile[5][1]~q ))))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|reg_file0|Mux6~0_combout ))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|reg_file0|Mux6~0_combout ),
	.datac(\CPU_inst|reg_file0|rfile[7][1]~q ),
	.datad(\CPU_inst|reg_file0|rfile[5][1]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux6~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux6~4_combout  = (\CPU_inst|decode_unit0|regf_a_reg [2] & ((\CPU_inst|reg_file0|Mux6~1_combout ))) # (!\CPU_inst|decode_unit0|regf_a_reg [2] & (\CPU_inst|reg_file0|Mux6~3_combout ))

	.dataa(\CPU_inst|reg_file0|Mux6~3_combout ),
	.datab(\CPU_inst|reg_file0|Mux6~1_combout ),
	.datac(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux6~4 .lut_mask = 16'hCACA;
defparam \CPU_inst|reg_file0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \CPU_inst|reg_file0|a_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux3~1 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux3~1_combout  = (!\CPU_inst|decode_unit0|I_reg [15] & (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux3~1 .lut_mask = 16'h0300;
defparam \CPU_inst|decode_unit0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \CPU_inst|decode_unit0|rotate_R_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \CPU_inst|rotate_R1~0 (
// Equation(s):
// \CPU_inst|rotate_R1~0_combout  = (\CPU_inst|decode_unit0|rotate_R_reg [0] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|rotate_R_reg [0]),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|rotate_R1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \CPU_inst|rotate_R1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \CPU_inst|reg_file0|rfile[6][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \CPU_inst|reg_file0|rfile[4][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[4][2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~0_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & (((\CPU_inst|decode_unit0|regf_a_reg [1])))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1] & (\CPU_inst|reg_file0|rfile[6][2]~q )) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|reg_file0|rfile[4][2]~q )))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|reg_file0|rfile[6][2]~q ),
	.datac(\CPU_inst|reg_file0|rfile[4][2]~q ),
	.datad(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~0 .lut_mask = 16'hEE50;
defparam \CPU_inst|reg_file0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \CPU_inst|reg_file0|rfile[7][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[7][2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \CPU_inst|reg_file0|rfile[5][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~1_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|reg_file0|Mux5~0_combout  & (\CPU_inst|reg_file0|rfile[7][2]~q )) # (!\CPU_inst|reg_file0|Mux5~0_combout  & ((\CPU_inst|reg_file0|rfile[5][2]~q ))))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|reg_file0|Mux5~0_combout ))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|reg_file0|Mux5~0_combout ),
	.datac(\CPU_inst|reg_file0|rfile[7][2]~q ),
	.datad(\CPU_inst|reg_file0|rfile[5][2]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \CPU_inst|reg_file0|rfile[1][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[1][2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \CPU_inst|reg_file0|rfile[0][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~2_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1]) # ((\CPU_inst|reg_file0|rfile[1][2]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|decode_unit0|regf_a_reg [1] & 
// ((\CPU_inst|reg_file0|rfile[0][2]~q ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[1][2]~q ),
	.datad(\CPU_inst|reg_file0|rfile[0][2]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~2 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \CPU_inst|reg_file0|rfile[3][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[3][2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \CPU_inst|reg_file0|rfile[2][2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[2][2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~3_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|reg_file0|Mux5~2_combout  & (\CPU_inst|reg_file0|rfile[3][2]~q )) # (!\CPU_inst|reg_file0|Mux5~2_combout  & ((\CPU_inst|reg_file0|rfile[2][2]~q ))))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [1] & (\CPU_inst|reg_file0|Mux5~2_combout ))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datab(\CPU_inst|reg_file0|Mux5~2_combout ),
	.datac(\CPU_inst|reg_file0|rfile[3][2]~q ),
	.datad(\CPU_inst|reg_file0|rfile[2][2]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~3 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux5~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux5~4_combout  = (\CPU_inst|decode_unit0|regf_a_reg [2] & (\CPU_inst|reg_file0|Mux5~1_combout )) # (!\CPU_inst|decode_unit0|regf_a_reg [2] & ((\CPU_inst|reg_file0|Mux5~3_combout )))

	.dataa(\CPU_inst|reg_file0|Mux5~1_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datad(\CPU_inst|reg_file0|Mux5~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux5~4 .lut_mask = 16'hAFA0;
defparam \CPU_inst|reg_file0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \CPU_inst|reg_file0|a_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~1 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~1_combout  = (\CPU_inst|rotate_R1 [0] & ((\CPU_inst|reg_file0|a_reg [2]))) # (!\CPU_inst|rotate_R1 [0] & (\CPU_inst|reg_file0|a_reg [1]))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|a_reg [1]),
	.datac(\CPU_inst|rotate_R1 [0]),
	.datad(\CPU_inst|reg_file0|a_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~1 .lut_mask = 16'hFC0C;
defparam \CPU_inst|right_rotate0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|RBA_reg[0]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|RBA_reg[0]~feeder_combout  = \CPU_inst|shift_merge0|Mux7~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|RBA_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|RBA_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \CPU_inst|shift_merge0|RBA_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|RBA_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBA_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBA_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[3]~23 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[3]~23_combout  = \d_cache_inst|CPU_address_hold [3] $ (VCC)
// \d_cache_inst|CPU_address_hold[3]~24  = CARRY(\d_cache_inst|CPU_address_hold [3])

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[3]~23_combout ),
	.cout(\d_cache_inst|CPU_address_hold[3]~24 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[3]~23 .lut_mask = 16'h33CC;
defparam \d_cache_inst|CPU_address_hold[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \CPU_inst|alu_op3~2 (
// Equation(s):
// \CPU_inst|alu_op3~2_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_op2 [0])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|alu_op2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_op3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op3~2 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_op3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \CPU_inst|alu_op3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op3~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \CPU_inst|rotate_S01~0 (
// Equation(s):
// \CPU_inst|rotate_S01~0_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [8] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~0 .lut_mask = 16'hAA00;
defparam \CPU_inst|rotate_S01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \CPU_inst|rotate_S01[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[0] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \CPU_inst|right_rotate0|selector[0]~1 (
// Equation(s):
// \CPU_inst|right_rotate0|selector[0]~1_combout  = (\CPU_inst|rotate_source1~q  & ((!\CPU_inst|rotate_S01 [0]))) # (!\CPU_inst|rotate_source1~q  & (\CPU_inst|rotate_R1 [0]))

	.dataa(\CPU_inst|rotate_source1~q ),
	.datab(\CPU_inst|rotate_R1 [0]),
	.datac(gnd),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|selector[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|selector[0]~1 .lut_mask = 16'h44EE;
defparam \CPU_inst|right_rotate0|selector[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \CPU_inst|reg_file0|rfile[2][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[2][7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N15
dffeas \CPU_inst|reg_file0|rfile[3][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[3][7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \CPU_inst|reg_file0|rfile[1][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[1][7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|rfile[0][7]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|rfile[0][7]~feeder_combout  = \CPU_inst|ALU0|alu_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|rfile[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|rfile[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \CPU_inst|reg_file0|rfile[0][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|rfile[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~2_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1]) # ((\CPU_inst|reg_file0|rfile[1][7]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|decode_unit0|regf_a_reg [1] & 
// ((\CPU_inst|reg_file0|rfile[0][7]~q ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[1][7]~q ),
	.datad(\CPU_inst|reg_file0|rfile[0][7]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~2 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~3_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|reg_file0|Mux0~2_combout  & ((\CPU_inst|reg_file0|rfile[3][7]~q ))) # (!\CPU_inst|reg_file0|Mux0~2_combout  & (\CPU_inst|reg_file0|rfile[2][7]~q )))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [1] & (((\CPU_inst|reg_file0|Mux0~2_combout ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datab(\CPU_inst|reg_file0|rfile[2][7]~q ),
	.datac(\CPU_inst|reg_file0|rfile[3][7]~q ),
	.datad(\CPU_inst|reg_file0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~3 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \CPU_inst|reg_file0|rfile[5][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \CPU_inst|reg_file0|rfile[7][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[7][7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \CPU_inst|reg_file0|rfile[4][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[4][7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|rfile[6][7]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|rfile[6][7]~feeder_combout  = \CPU_inst|ALU0|alu_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|rfile[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|rfile[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \CPU_inst|reg_file0|rfile[6][7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|rfile[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~0_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|decode_unit0|regf_a_reg [1])) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|reg_file0|rfile[6][7]~q ))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [1] & (\CPU_inst|reg_file0|rfile[4][7]~q ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[4][7]~q ),
	.datad(\CPU_inst|reg_file0|rfile[6][7]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~0 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~1_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|reg_file0|Mux0~0_combout  & ((\CPU_inst|reg_file0|rfile[7][7]~q ))) # (!\CPU_inst|reg_file0|Mux0~0_combout  & (\CPU_inst|reg_file0|rfile[5][7]~q )))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [0] & (((\CPU_inst|reg_file0|Mux0~0_combout ))))

	.dataa(\CPU_inst|reg_file0|rfile[5][7]~q ),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datac(\CPU_inst|reg_file0|rfile[7][7]~q ),
	.datad(\CPU_inst|reg_file0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~1 .lut_mask = 16'hF388;
defparam \CPU_inst|reg_file0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux0~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux0~4_combout  = (\CPU_inst|decode_unit0|regf_a_reg [2] & ((\CPU_inst|reg_file0|Mux0~1_combout ))) # (!\CPU_inst|decode_unit0|regf_a_reg [2] & (\CPU_inst|reg_file0|Mux0~3_combout ))

	.dataa(\CPU_inst|reg_file0|Mux0~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datad(\CPU_inst|reg_file0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux0~4 .lut_mask = 16'hFA0A;
defparam \CPU_inst|reg_file0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \CPU_inst|reg_file0|a_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \SDRAM_controller|state.S_RESET~0 (
// Equation(s):
// \SDRAM_controller|state.S_RESET~0_combout  = !\comb~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state.S_RESET~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state.S_RESET~0 .lut_mask = 16'h00FF;
defparam \SDRAM_controller|state.S_RESET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \SDRAM_controller|state.S_RESET (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state.S_RESET~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_RESET .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|state~141 (
// Equation(s):
// \SDRAM_controller|state~141_combout  = (!\rst~q  & (!button_s[3] & !\SDRAM_controller|state.S_RESET~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|state.S_RESET~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~141_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~141 .lut_mask = 16'h0003;
defparam \SDRAM_controller|state~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \SDRAM_controller|state.S_INIT_DEVICE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DEVICE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DEVICE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|state~126 (
// Equation(s):
// \SDRAM_controller|state~126_combout  = (!\rst~q  & (!button_s[3] & \SDRAM_controller|state.S_INIT_DEVICE~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~126_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~126 .lut_mask = 16'h0300;
defparam \SDRAM_controller|state~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \SDRAM_controller|state.S_INIT_DEVICE_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DEVICE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DEVICE_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DEVICE_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|state~144 (
// Equation(s):
// \SDRAM_controller|state~144_combout  = (!\rst~q  & (!button_s[3] & \SDRAM_controller|state.S_INIT_DEVICE_NOP~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~144_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~144 .lut_mask = 16'h0300;
defparam \SDRAM_controller|state~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \SDRAM_controller|state.S_MODE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_MODE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|state~127 (
// Equation(s):
// \SDRAM_controller|state~127_combout  = (!\rst~q  & (!button_s[3] & \SDRAM_controller|state.S_MODE~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|state.S_MODE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~127_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~127 .lut_mask = 16'h0300;
defparam \SDRAM_controller|state~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N27
dffeas \SDRAM_controller|state.S_MODE_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_MODE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_MODE_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_MODE_NOP .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \SDRAM_controller|state.S_READ_P2_DATA1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \SDRAM_controller|state~113 (
// Equation(s):
// \SDRAM_controller|state~113_combout  = (\SDRAM_controller|state.S_READ_P2_DATA1~q  & (!\rst~q  & !button_s[3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P2_DATA1~q ),
	.datac(\rst~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\SDRAM_controller|state~113_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~113 .lut_mask = 16'h000C;
defparam \SDRAM_controller|state~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \SDRAM_controller|state.S_READ_P2_DATA2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \SDRAM_controller|state~119 (
// Equation(s):
// \SDRAM_controller|state~119_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_READ_P2_DATA2~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P2_DATA2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~119_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~119 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \SDRAM_controller|state.S_READ_P2_DATA3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \SDRAM_controller|WideOr7~3 (
// Equation(s):
// \SDRAM_controller|WideOr7~3_combout  = (!\SDRAM_controller|state.S_READ_P1_DATA3~q  & (!\SDRAM_controller|state.S_INIT_DATA~q  & (!\SDRAM_controller|state.S_IDLE~q  & !\SDRAM_controller|state.S_READ_P2_DATA3~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.datab(\SDRAM_controller|state.S_INIT_DATA~q ),
	.datac(\SDRAM_controller|state.S_IDLE~q ),
	.datad(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~3 .lut_mask = 16'h0001;
defparam \SDRAM_controller|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \SDRAM_controller|Selector39~0 (
// Equation(s):
// \SDRAM_controller|Selector39~0_combout  = (\SDRAM_controller|state.S_MODE_NOP~q ) # ((!\SDRAM_controller|WideOr7~3_combout  & \SDRAM_controller|refresh_flag~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_MODE_NOP~q ),
	.datac(\SDRAM_controller|WideOr7~3_combout ),
	.datad(\SDRAM_controller|refresh_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector39~0 .lut_mask = 16'hCFCC;
defparam \SDRAM_controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \SDRAM_controller|state.S_REFRESH (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \SDRAM_controller|state~140 (
// Equation(s):
// \SDRAM_controller|state~140_combout  = (!\rst~q  & (!button_s[3] & \SDRAM_controller|state.S_REFRESH~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|state.S_REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~140_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~140 .lut_mask = 16'h0300;
defparam \SDRAM_controller|state~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \SDRAM_controller|state.S_REFRESH_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \SDRAM_controller|state~122 (
// Equation(s):
// \SDRAM_controller|state~122_combout  = (\SDRAM_controller|state.S_REFRESH_NOP1~q  & (!button_s[3] & !\rst~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_REFRESH_NOP1~q ),
	.datac(button_s[3]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~122_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~122 .lut_mask = 16'h000C;
defparam \SDRAM_controller|state~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \SDRAM_controller|state.S_REFRESH_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \SDRAM_controller|state~123 (
// Equation(s):
// \SDRAM_controller|state~123_combout  = (!\rst~q  & (!button_s[3] & \SDRAM_controller|state.S_REFRESH_NOP2~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~123_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~123 .lut_mask = 16'h0300;
defparam \SDRAM_controller|state~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \SDRAM_controller|state.S_REFRESH_NOP3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_REFRESH_NOP3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_REFRESH_NOP3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[0]~0 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[0]~0_combout  = (\SDRAM_controller|refresh_flag~0_combout ) # ((\comb~2_combout ) # ((!\SDRAM_controller|state.S_REFRESH_NOP3~q  & \SDRAM_controller|state.S_RESET~q )))

	.dataa(\SDRAM_controller|refresh_flag~0_combout ),
	.datab(\comb~2_combout ),
	.datac(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datad(\SDRAM_controller|state.S_RESET~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[0]~0 .lut_mask = 16'hEFEE;
defparam \SDRAM_controller|init_refresh_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[0]~1 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[0]~1_combout  = (\SDRAM_controller|init_refresh_count [0] & ((\SDRAM_controller|init_refresh_count[0]~0_combout ) # (!\SDRAM_controller|state.S_REFRESH_NOP3~q ))) # (!\SDRAM_controller|init_refresh_count [0] & 
// ((!\SDRAM_controller|init_refresh_count[0]~0_combout )))

	.dataa(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|init_refresh_count [0]),
	.datad(\SDRAM_controller|init_refresh_count[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[0]~1 .lut_mask = 16'hF05F;
defparam \SDRAM_controller|init_refresh_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas \SDRAM_controller|init_refresh_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_refresh_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[1]~2 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[1]~2_combout  = (\SDRAM_controller|init_refresh_count[0]~0_combout  & (((\SDRAM_controller|init_refresh_count [1])))) # (!\SDRAM_controller|init_refresh_count[0]~0_combout  & ((\SDRAM_controller|init_refresh_count [0] 
// $ (!\SDRAM_controller|init_refresh_count [1])) # (!\SDRAM_controller|state.S_REFRESH_NOP3~q )))

	.dataa(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datab(\SDRAM_controller|init_refresh_count [0]),
	.datac(\SDRAM_controller|init_refresh_count [1]),
	.datad(\SDRAM_controller|init_refresh_count[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[1]~2 .lut_mask = 16'hF0D7;
defparam \SDRAM_controller|init_refresh_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \SDRAM_controller|init_refresh_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_refresh_count[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[2]~3 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[2]~3_combout  = (\SDRAM_controller|init_refresh_count [2] $ (((!\SDRAM_controller|init_refresh_count [1] & !\SDRAM_controller|init_refresh_count [0])))) # (!\SDRAM_controller|state.S_REFRESH_NOP3~q )

	.dataa(\SDRAM_controller|init_refresh_count [1]),
	.datab(\SDRAM_controller|init_refresh_count [0]),
	.datac(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datad(\SDRAM_controller|init_refresh_count [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[2]~3 .lut_mask = 16'hEF1F;
defparam \SDRAM_controller|init_refresh_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \SDRAM_controller|init_refresh_count[2]~4 (
// Equation(s):
// \SDRAM_controller|init_refresh_count[2]~4_combout  = (\SDRAM_controller|init_refresh_count[0]~0_combout  & ((\SDRAM_controller|init_refresh_count [2]))) # (!\SDRAM_controller|init_refresh_count[0]~0_combout  & 
// (\SDRAM_controller|init_refresh_count[2]~3_combout ))

	.dataa(\SDRAM_controller|init_refresh_count[2]~3_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|init_refresh_count [2]),
	.datad(\SDRAM_controller|init_refresh_count[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|init_refresh_count[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[2]~4 .lut_mask = 16'hF0AA;
defparam \SDRAM_controller|init_refresh_count[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \SDRAM_controller|init_refresh_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|init_refresh_count[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_refresh_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_refresh_count[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|init_refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \SDRAM_controller|refresh_flag~0 (
// Equation(s):
// \SDRAM_controller|refresh_flag~0_combout  = (!\SDRAM_controller|init_refresh_count [1] & (!\SDRAM_controller|init_refresh_count [0] & (\SDRAM_controller|state.S_REFRESH_NOP3~q  & !\SDRAM_controller|init_refresh_count [2])))

	.dataa(\SDRAM_controller|init_refresh_count [1]),
	.datab(\SDRAM_controller|init_refresh_count [0]),
	.datac(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.datad(\SDRAM_controller|init_refresh_count [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag~0 .lut_mask = 16'h0010;
defparam \SDRAM_controller|refresh_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N12
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[0]~12 (
// Equation(s):
// \SDRAM_controller|refresh_timer[0]~12_combout  = \SDRAM_controller|refresh_timer [0] $ (VCC)
// \SDRAM_controller|refresh_timer[0]~13  = CARRY(\SDRAM_controller|refresh_timer [0])

	.dataa(\SDRAM_controller|refresh_timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer[0]~12_combout ),
	.cout(\SDRAM_controller|refresh_timer[0]~13 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[0]~12 .lut_mask = 16'h55AA;
defparam \SDRAM_controller|refresh_timer[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N8
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[0]~32 (
// Equation(s):
// \SDRAM_controller|refresh_timer[0]~32_combout  = (\rst~q ) # ((button_s[3]) # (!\SDRAM_controller|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[0]~32 .lut_mask = 16'hFCFF;
defparam \SDRAM_controller|refresh_timer[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N13
dffeas \SDRAM_controller|refresh_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N14
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[1]~14 (
// Equation(s):
// \SDRAM_controller|refresh_timer[1]~14_combout  = (\SDRAM_controller|refresh_timer [1] & (!\SDRAM_controller|refresh_timer[0]~13 )) # (!\SDRAM_controller|refresh_timer [1] & ((\SDRAM_controller|refresh_timer[0]~13 ) # (GND)))
// \SDRAM_controller|refresh_timer[1]~15  = CARRY((!\SDRAM_controller|refresh_timer[0]~13 ) # (!\SDRAM_controller|refresh_timer [1]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[0]~13 ),
	.combout(\SDRAM_controller|refresh_timer[1]~14_combout ),
	.cout(\SDRAM_controller|refresh_timer[1]~15 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[1]~14 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|refresh_timer[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N15
dffeas \SDRAM_controller|refresh_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N16
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[2]~16 (
// Equation(s):
// \SDRAM_controller|refresh_timer[2]~16_combout  = (\SDRAM_controller|refresh_timer [2] & (\SDRAM_controller|refresh_timer[1]~15  $ (GND))) # (!\SDRAM_controller|refresh_timer [2] & (!\SDRAM_controller|refresh_timer[1]~15  & VCC))
// \SDRAM_controller|refresh_timer[2]~17  = CARRY((\SDRAM_controller|refresh_timer [2] & !\SDRAM_controller|refresh_timer[1]~15 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[1]~15 ),
	.combout(\SDRAM_controller|refresh_timer[2]~16_combout ),
	.cout(\SDRAM_controller|refresh_timer[2]~17 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[2]~16 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|refresh_timer[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N17
dffeas \SDRAM_controller|refresh_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N18
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[3]~18 (
// Equation(s):
// \SDRAM_controller|refresh_timer[3]~18_combout  = (\SDRAM_controller|refresh_timer [3] & (!\SDRAM_controller|refresh_timer[2]~17 )) # (!\SDRAM_controller|refresh_timer [3] & ((\SDRAM_controller|refresh_timer[2]~17 ) # (GND)))
// \SDRAM_controller|refresh_timer[3]~19  = CARRY((!\SDRAM_controller|refresh_timer[2]~17 ) # (!\SDRAM_controller|refresh_timer [3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[2]~17 ),
	.combout(\SDRAM_controller|refresh_timer[3]~18_combout ),
	.cout(\SDRAM_controller|refresh_timer[3]~19 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[3]~18 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|refresh_timer[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N19
dffeas \SDRAM_controller|refresh_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N10
cycloneive_lcell_comb \SDRAM_controller|Equal0~0 (
// Equation(s):
// \SDRAM_controller|Equal0~0_combout  = (\SDRAM_controller|refresh_timer [0]) # ((\SDRAM_controller|refresh_timer [3]) # ((!\SDRAM_controller|refresh_timer [2]) # (!\SDRAM_controller|refresh_timer [1])))

	.dataa(\SDRAM_controller|refresh_timer [0]),
	.datab(\SDRAM_controller|refresh_timer [3]),
	.datac(\SDRAM_controller|refresh_timer [1]),
	.datad(\SDRAM_controller|refresh_timer [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~0 .lut_mask = 16'hEFFF;
defparam \SDRAM_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[4]~20 (
// Equation(s):
// \SDRAM_controller|refresh_timer[4]~20_combout  = (\SDRAM_controller|refresh_timer [4] & (\SDRAM_controller|refresh_timer[3]~19  $ (GND))) # (!\SDRAM_controller|refresh_timer [4] & (!\SDRAM_controller|refresh_timer[3]~19  & VCC))
// \SDRAM_controller|refresh_timer[4]~21  = CARRY((\SDRAM_controller|refresh_timer [4] & !\SDRAM_controller|refresh_timer[3]~19 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[3]~19 ),
	.combout(\SDRAM_controller|refresh_timer[4]~20_combout ),
	.cout(\SDRAM_controller|refresh_timer[4]~21 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[4]~20 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|refresh_timer[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \SDRAM_controller|refresh_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N22
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[5]~22 (
// Equation(s):
// \SDRAM_controller|refresh_timer[5]~22_combout  = (\SDRAM_controller|refresh_timer [5] & (!\SDRAM_controller|refresh_timer[4]~21 )) # (!\SDRAM_controller|refresh_timer [5] & ((\SDRAM_controller|refresh_timer[4]~21 ) # (GND)))
// \SDRAM_controller|refresh_timer[5]~23  = CARRY((!\SDRAM_controller|refresh_timer[4]~21 ) # (!\SDRAM_controller|refresh_timer [5]))

	.dataa(\SDRAM_controller|refresh_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[4]~21 ),
	.combout(\SDRAM_controller|refresh_timer[5]~22_combout ),
	.cout(\SDRAM_controller|refresh_timer[5]~23 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[5]~22 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|refresh_timer[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N23
dffeas \SDRAM_controller|refresh_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N24
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[6]~24 (
// Equation(s):
// \SDRAM_controller|refresh_timer[6]~24_combout  = (\SDRAM_controller|refresh_timer [6] & (\SDRAM_controller|refresh_timer[5]~23  $ (GND))) # (!\SDRAM_controller|refresh_timer [6] & (!\SDRAM_controller|refresh_timer[5]~23  & VCC))
// \SDRAM_controller|refresh_timer[6]~25  = CARRY((\SDRAM_controller|refresh_timer [6] & !\SDRAM_controller|refresh_timer[5]~23 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[5]~23 ),
	.combout(\SDRAM_controller|refresh_timer[6]~24_combout ),
	.cout(\SDRAM_controller|refresh_timer[6]~25 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[6]~24 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|refresh_timer[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N25
dffeas \SDRAM_controller|refresh_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N26
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[7]~26 (
// Equation(s):
// \SDRAM_controller|refresh_timer[7]~26_combout  = (\SDRAM_controller|refresh_timer [7] & (!\SDRAM_controller|refresh_timer[6]~25 )) # (!\SDRAM_controller|refresh_timer [7] & ((\SDRAM_controller|refresh_timer[6]~25 ) # (GND)))
// \SDRAM_controller|refresh_timer[7]~27  = CARRY((!\SDRAM_controller|refresh_timer[6]~25 ) # (!\SDRAM_controller|refresh_timer [7]))

	.dataa(\SDRAM_controller|refresh_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[6]~25 ),
	.combout(\SDRAM_controller|refresh_timer[7]~26_combout ),
	.cout(\SDRAM_controller|refresh_timer[7]~27 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[7]~26 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|refresh_timer[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N27
dffeas \SDRAM_controller|refresh_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N4
cycloneive_lcell_comb \SDRAM_controller|Equal0~1 (
// Equation(s):
// \SDRAM_controller|Equal0~1_combout  = ((\SDRAM_controller|refresh_timer [6]) # ((\SDRAM_controller|refresh_timer [5]) # (\SDRAM_controller|refresh_timer [4]))) # (!\SDRAM_controller|refresh_timer [7])

	.dataa(\SDRAM_controller|refresh_timer [7]),
	.datab(\SDRAM_controller|refresh_timer [6]),
	.datac(\SDRAM_controller|refresh_timer [5]),
	.datad(\SDRAM_controller|refresh_timer [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~1 .lut_mask = 16'hFFFD;
defparam \SDRAM_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N28
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[8]~28 (
// Equation(s):
// \SDRAM_controller|refresh_timer[8]~28_combout  = (\SDRAM_controller|refresh_timer [8] & (\SDRAM_controller|refresh_timer[7]~27  $ (GND))) # (!\SDRAM_controller|refresh_timer [8] & (!\SDRAM_controller|refresh_timer[7]~27  & VCC))
// \SDRAM_controller|refresh_timer[8]~29  = CARRY((\SDRAM_controller|refresh_timer [8] & !\SDRAM_controller|refresh_timer[7]~27 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|refresh_timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|refresh_timer[7]~27 ),
	.combout(\SDRAM_controller|refresh_timer[8]~28_combout ),
	.cout(\SDRAM_controller|refresh_timer[8]~29 ));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[8]~28 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|refresh_timer[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N29
dffeas \SDRAM_controller|refresh_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N30
cycloneive_lcell_comb \SDRAM_controller|refresh_timer[9]~30 (
// Equation(s):
// \SDRAM_controller|refresh_timer[9]~30_combout  = \SDRAM_controller|refresh_timer [9] $ (\SDRAM_controller|refresh_timer[8]~29 )

	.dataa(\SDRAM_controller|refresh_timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_controller|refresh_timer[8]~29 ),
	.combout(\SDRAM_controller|refresh_timer[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[9]~30 .lut_mask = 16'h5A5A;
defparam \SDRAM_controller|refresh_timer[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y11_N31
dffeas \SDRAM_controller|refresh_timer[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_timer[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM_controller|refresh_timer[0]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_timer[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N6
cycloneive_lcell_comb \SDRAM_controller|Equal0~2 (
// Equation(s):
// \SDRAM_controller|Equal0~2_combout  = (\SDRAM_controller|Equal0~0_combout ) # ((\SDRAM_controller|Equal0~1_combout ) # ((\SDRAM_controller|refresh_timer [9]) # (!\SDRAM_controller|refresh_timer [8])))

	.dataa(\SDRAM_controller|Equal0~0_combout ),
	.datab(\SDRAM_controller|Equal0~1_combout ),
	.datac(\SDRAM_controller|refresh_timer [9]),
	.datad(\SDRAM_controller|refresh_timer [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal0~2 .lut_mask = 16'hFEFF;
defparam \SDRAM_controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \SDRAM_controller|refresh_flag~1 (
// Equation(s):
// \SDRAM_controller|refresh_flag~1_combout  = (!\SDRAM_controller|refresh_flag~0_combout  & ((\SDRAM_controller|refresh_flag~q ) # (!\SDRAM_controller|Equal0~2_combout )))

	.dataa(\SDRAM_controller|refresh_flag~0_combout ),
	.datab(\SDRAM_controller|Equal0~2_combout ),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|refresh_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag~1 .lut_mask = 16'h5151;
defparam \SDRAM_controller|refresh_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \SDRAM_controller|refresh_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|refresh_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|refresh_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|refresh_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|refresh_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \SDRAM_controller|state~138 (
// Equation(s):
// \SDRAM_controller|state~138_combout  = (!\rst~q  & (!button_s[3] & (!\SDRAM_controller|refresh_flag~q  & \SDRAM_controller|state.S_IDLE~q )))

	.dataa(\rst~q ),
	.datab(button_s[3]),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~138_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~138 .lut_mask = 16'h0100;
defparam \SDRAM_controller|state~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \SDRAM_controller|prev_p1_req~0 (
// Equation(s):
// \SDRAM_controller|prev_p1_req~0_combout  = (!\rst~q  & (!\SDRAM_controller|ready1~q  & (!button_s[3] & \p_cache_inst|fetch_active~q )))

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|ready1~q ),
	.datac(button_s[3]),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|prev_p1_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|prev_p1_req~0 .lut_mask = 16'h0100;
defparam \SDRAM_controller|prev_p1_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \SDRAM_controller|prev_p1_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|prev_p1_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|prev_p1_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|prev_p1_req .is_wysiwyg = "true";
defparam \SDRAM_controller|prev_p1_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \SDRAM_controller|p1_req_flag~0 (
// Equation(s):
// \SDRAM_controller|p1_req_flag~0_combout  = (!\SDRAM_controller|refresh_flag~q  & \SDRAM_controller|state.S_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|refresh_flag~q ),
	.datad(\SDRAM_controller|state.S_IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_req_flag~0 .lut_mask = 16'h0F00;
defparam \SDRAM_controller|p1_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \SDRAM_controller|p1_req_flag~1 (
// Equation(s):
// \SDRAM_controller|p1_req_flag~1_combout  = (!\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|p1_req_flag~q ) # ((\p_cache_inst|mem_req~combout  & !\SDRAM_controller|prev_p1_req~q ))))

	.dataa(\p_cache_inst|mem_req~combout ),
	.datab(\SDRAM_controller|prev_p1_req~q ),
	.datac(\SDRAM_controller|p1_req_flag~q ),
	.datad(\SDRAM_controller|p1_req_flag~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|p1_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p1_req_flag~1 .lut_mask = 16'h00F2;
defparam \SDRAM_controller|p1_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \SDRAM_controller|p1_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_req_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \SDRAM_controller|Selector14~0 (
// Equation(s):
// \SDRAM_controller|Selector14~0_combout  = (!\SDRAM_controller|p2_req_flag~q  & (!\d_cache_inst|mem_req~combout  & (!\p_cache_inst|mem_req~combout  & !\SDRAM_controller|p1_req_flag~q )))

	.dataa(\SDRAM_controller|p2_req_flag~q ),
	.datab(\d_cache_inst|mem_req~combout ),
	.datac(\p_cache_inst|mem_req~combout ),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \SDRAM_controller|wren~0 (
// Equation(s):
// \SDRAM_controller|wren~0_combout  = (\SDRAM_controller|wren~q  & ((\SDRAM_controller|Selector14~0_combout ) # (!\SDRAM_controller|state~138_combout )))

	.dataa(\SDRAM_controller|state~138_combout ),
	.datab(\SDRAM_controller|Selector14~0_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|wren~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|wren~0 .lut_mask = 16'hDD00;
defparam \SDRAM_controller|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \SDRAM_controller|wren~1 (
// Equation(s):
// \SDRAM_controller|wren~1_combout  = (\SDRAM_controller|wren~0_combout ) # ((\d_cache_inst|write_active~q  & \SDRAM_controller|state~139_combout ))

	.dataa(gnd),
	.datab(\d_cache_inst|write_active~q ),
	.datac(\SDRAM_controller|state~139_combout ),
	.datad(\SDRAM_controller|wren~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|wren~1 .lut_mask = 16'hFFC0;
defparam \SDRAM_controller|wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \SDRAM_controller|wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|wren~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|wren .is_wysiwyg = "true";
defparam \SDRAM_controller|wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \SDRAM_controller|state~105 (
// Equation(s):
// \SDRAM_controller|state~105_combout  = (!button_s[3] & (\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q  & (!\rst~q  & !\SDRAM_controller|wren~q )))

	.dataa(button_s[3]),
	.datab(\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|wren~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~105_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~105 .lut_mask = 16'h0004;
defparam \SDRAM_controller|state~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \SDRAM_controller|state.S_READ_P2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \SDRAM_controller|state~134 (
// Equation(s):
// \SDRAM_controller|state~134_combout  = (\SDRAM_controller|state.S_READ_P2~q  & (!\rst~q  & !button_s[3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P2~q ),
	.datac(\rst~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\SDRAM_controller|state~134_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~134 .lut_mask = 16'h000C;
defparam \SDRAM_controller|state~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \SDRAM_controller|state.S_READ_P2_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \SDRAM_controller|state~110 (
// Equation(s):
// \SDRAM_controller|state~110_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_READ_P2_NOP1~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P2_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~110_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~110 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \SDRAM_controller|state.S_READ_P2_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \SDRAM_controller|state~111 (
// Equation(s):
// \SDRAM_controller|state~111_combout  = (\SDRAM_controller|state.S_READ_P2_NOP2~q  & (!\rst~q  & !button_s[3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P2_NOP2~q ),
	.datac(\rst~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\SDRAM_controller|state~111_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~111 .lut_mask = 16'h000C;
defparam \SDRAM_controller|state~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \SDRAM_controller|state.S_READ_P2_DATA0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P2_DATA0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P2_DATA0 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P2_DATA0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \SDRAM_controller|state~112 (
// Equation(s):
// \SDRAM_controller|state~112_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_READ_P2_DATA0~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P2_DATA0~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~112_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~112 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \SDRAM_controller|p2_data0[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~0 (
// Equation(s):
// \d_cache_inst|d_cache_miss~0_combout  = (\CPU_inst|n_LB_w6~q  & \CPU_inst|WC6~q )

	.dataa(gnd),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\CPU_inst|WC6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~0 .lut_mask = 16'hC0C0;
defparam \d_cache_inst|d_cache_miss~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \CPU_inst|shift_merge0|RBA_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBA_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBA_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \CPU_inst|latch_address_r2[1]~feeder (
// Equation(s):
// \CPU_inst|latch_address_r2[1]~feeder_combout  = \CPU_inst|latch_address_r1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_r1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|latch_address_r2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_address_r2[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|latch_address_r2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \CPU_inst|latch_address_r2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|latch_address_r2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_r2[1] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_r2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \CPU_inst|latch_address_r3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_r2 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_r3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_r3[1] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_r3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \CPU_inst|latch_address_r4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_r3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_r4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_r4[1] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_r4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \CPU_inst|latch_address_r2[0]~feeder (
// Equation(s):
// \CPU_inst|latch_address_r2[0]~feeder_combout  = \CPU_inst|latch_address_r1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|latch_address_r1 [0]),
	.cin(gnd),
	.combout(\CPU_inst|latch_address_r2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_address_r2[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|latch_address_r2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N23
dffeas \CPU_inst|latch_address_r2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|latch_address_r2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_r2[0] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_r2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \CPU_inst|latch_address_r3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_r2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_r3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_r3[0] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_r3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \CPU_inst|latch_address_r4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_r3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_r4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_r4[0] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_r4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux8~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux8~0_combout  = (\CPU_inst|latch_address_r4 [1] & (((\CPU_inst|latch_address_r4 [0])))) # (!\CPU_inst|latch_address_r4 [1] & ((\CPU_inst|latch_address_r4 [0] & (\CPU_inst|shift_merge0|RBA_reg [7])) # (!\CPU_inst|latch_address_r4 
// [0] & ((\CPU_inst|shift_merge0|LBA_reg [7])))))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [7]),
	.datab(\CPU_inst|latch_address_r4 [1]),
	.datac(\CPU_inst|latch_address_r4 [0]),
	.datad(\CPU_inst|shift_merge0|LBA_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux8~0 .lut_mask = 16'hE3E0;
defparam \CPU_inst|shift_merge0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[7]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout  = \CPU_inst|shift_merge0|Mux0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \CPU_inst|latch_address_w5[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_r4 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w5[1] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \CPU_inst|latch_address_w5[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_address_r4 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_address_w5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_address_w5[0] .is_wysiwyg = "true";
defparam \CPU_inst|latch_address_w5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder1~0_combout  = (\CPU_inst|latch_address_w5 [1] & (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|latch_wren5~q  & !\CPU_inst|latch_address_w5 [0])))

	.dataa(\CPU_inst|latch_address_w5 [1]),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|latch_wren5~q ),
	.datad(\CPU_inst|latch_address_w5 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder1~0 .lut_mask = 16'h0080;
defparam \CPU_inst|shift_merge0|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \CPU_inst|shift_merge0|LBD_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder1~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder1~3_combout  = (\CPU_inst|latch_address_w5 [1] & (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|latch_wren5~q  & \CPU_inst|latch_address_w5 [0])))

	.dataa(\CPU_inst|latch_address_w5 [1]),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|latch_wren5~q ),
	.datad(\CPU_inst|latch_address_w5 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder1~3 .lut_mask = 16'h8000;
defparam \CPU_inst|shift_merge0|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \CPU_inst|shift_merge0|RBD_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux8~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux8~1_combout  = (\CPU_inst|shift_merge0|Mux8~0_combout  & (((\CPU_inst|shift_merge0|RBD_reg [7]) # (!\CPU_inst|latch_address_r4 [1])))) # (!\CPU_inst|shift_merge0|Mux8~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [7] & 
// (\CPU_inst|latch_address_r4 [1])))

	.dataa(\CPU_inst|shift_merge0|Mux8~0_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [7]),
	.datac(\CPU_inst|latch_address_r4 [1]),
	.datad(\CPU_inst|shift_merge0|RBD_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux8~1 .lut_mask = 16'hEA4A;
defparam \CPU_inst|shift_merge0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \CPU_inst|shift_merge0|merge_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_L1~0 (
// Equation(s):
// \CPU_inst|shift_L1~0_combout  = (\CPU_inst|decode_unit0|shift_L_reg [2] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg [2]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~0 .lut_mask = 16'hF000;
defparam \CPU_inst|shift_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \CPU_inst|shift_L1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \CPU_inst|shift_L2~0 (
// Equation(s):
// \CPU_inst|shift_L2~0_combout  = (\CPU_inst|shift_L1 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|shift_L1 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~0 .lut_mask = 16'hAA00;
defparam \CPU_inst|shift_L2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \CPU_inst|shift_L2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \CPU_inst|shift_L3~0 (
// Equation(s):
// \CPU_inst|shift_L3~0_combout  = (\CPU_inst|shift_L2 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_L2 [2]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L3~0 .lut_mask = 16'hF000;
defparam \CPU_inst|shift_L3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \CPU_inst|shift_L3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \CPU_inst|shift_L4~0 (
// Equation(s):
// \CPU_inst|shift_L4~0_combout  = (\CPU_inst|shift_L3 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_L3 [2]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L4~0 .lut_mask = 16'hF000;
defparam \CPU_inst|shift_L4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \CPU_inst|shift_L4[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_L1~2 (
// Equation(s):
// \CPU_inst|shift_L1~2_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|shift_L_reg [0])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|shift_L_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~2 .lut_mask = 16'hCC00;
defparam \CPU_inst|shift_L1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \CPU_inst|shift_L1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_L2~2 (
// Equation(s):
// \CPU_inst|shift_L2~2_combout  = (\CPU_inst|shift_L1 [0] & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|shift_L1 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~2 .lut_mask = 16'hAA00;
defparam \CPU_inst|shift_L2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \CPU_inst|shift_L2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \CPU_inst|shift_L3~2 (
// Equation(s):
// \CPU_inst|shift_L3~2_combout  = (\CPU_inst|shift_L2 [0] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_L2 [0]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L3~2 .lut_mask = 16'hF000;
defparam \CPU_inst|shift_L3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \CPU_inst|shift_L3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L3~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \CPU_inst|shift_L4~2 (
// Equation(s):
// \CPU_inst|shift_L4~2_combout  = (\CPU_inst|shift_L3 [0] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_L3 [0]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_L4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L4~2 .lut_mask = 16'hF000;
defparam \CPU_inst|shift_L4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \CPU_inst|shift_L4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L4~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr2~0_combout  = (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(gnd),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr2~0 .lut_mask = 16'h5544;
defparam \CPU_inst|shift_merge0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \CPU_inst|shift_merge0|merge_mask[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~1 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~1_combout  = (\CPU_inst|ALU0|alu_reg [3] & ((\CPU_inst|shift_L4 [2]) # ((!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [1]))))

	.dataa(\CPU_inst|shift_L4 [0]),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|ALU0|alu_reg [3]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~1 .lut_mask = 16'hF010;
defparam \CPU_inst|shift_merge0|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \CPU_inst|shift_merge0|shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~26 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~26_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [7] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [7]),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~26 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \CPU_inst|decode_unit0|merge_D0_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \CPU_inst|merge_D01~0 (
// Equation(s):
// \CPU_inst|merge_D01~0_combout  = (\CPU_inst|decode_unit0|merge_D0_reg [0] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|merge_D0_reg [0]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~0 .lut_mask = 16'hF000;
defparam \CPU_inst|merge_D01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \CPU_inst|merge_D01[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \CPU_inst|merge_D02~0 (
// Equation(s):
// \CPU_inst|merge_D02~0_combout  = (\CPU_inst|merge_D01 [0] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|merge_D01 [0]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|merge_D02~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \CPU_inst|merge_D02[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \CPU_inst|merge_D03~0 (
// Equation(s):
// \CPU_inst|merge_D03~0_combout  = (\CPU_inst|merge_D02 [0] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|merge_D02 [0]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D03~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D03~0 .lut_mask = 16'hF000;
defparam \CPU_inst|merge_D03~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \CPU_inst|merge_D03[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D03~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \CPU_inst|merge_D04~0 (
// Equation(s):
// \CPU_inst|merge_D04~0_combout  = (\CPU_inst|merge_D03 [0] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|merge_D03 [0]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D04~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D04~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|merge_D04~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \CPU_inst|merge_D04[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D04~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \CPU_inst|merge_D05[0]~feeder (
// Equation(s):
// \CPU_inst|merge_D05[0]~feeder_combout  = \CPU_inst|merge_D04 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D04 [0]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D05[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D05[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D05[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \CPU_inst|merge_D05[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D05[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[0] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~2 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~2_combout  = (\CPU_inst|ALU0|alu_reg [1] & ((\CPU_inst|shift_L4 [1]) # ((\CPU_inst|shift_L4 [2]) # (!\CPU_inst|shift_L4 [0]))))

	.dataa(\CPU_inst|ALU0|alu_reg [1]),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~2 .lut_mask = 16'hAA8A;
defparam \CPU_inst|shift_merge0|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \CPU_inst|shift_merge0|shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~25 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~25_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~25 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~2_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_result~25_combout ))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|shift_reg [0]))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~25_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~2 .lut_mask = 16'hF4A4;
defparam \CPU_inst|shift_merge0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_mask~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_mask~0_combout  = (!\CPU_inst|shift_L4 [2] & (\CPU_inst|shift_L4 [1] $ (\CPU_inst|shift_L4 [0])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_mask~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask~0 .lut_mask = 16'h003C;
defparam \CPU_inst|shift_merge0|merge_mask~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \CPU_inst|shift_merge0|merge_mask[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_mask~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~0 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~0_combout  = (\CPU_inst|ALU0|alu_reg [2] & ((\CPU_inst|shift_L4 [2]) # (\CPU_inst|shift_L4 [1] $ (!\CPU_inst|shift_L4 [0]))))

	.dataa(\CPU_inst|ALU0|alu_reg [2]),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~0 .lut_mask = 16'hAA82;
defparam \CPU_inst|shift_merge0|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \CPU_inst|shift_merge0|shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~24 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~24_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [7] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [7]),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|shift_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~24 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~3_combout  = (\CPU_inst|shift_merge0|Mux0~2_combout  & ((\CPU_inst|shift_merge0|merge_result~26_combout ) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux0~2_combout  & (((\CPU_inst|merge_D05 [1] & 
// \CPU_inst|shift_merge0|merge_result~24_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~26_combout ),
	.datab(\CPU_inst|shift_merge0|Mux0~2_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~3 .lut_mask = 16'hBC8C;
defparam \CPU_inst|shift_merge0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \CPU_inst|reg_file0|rfile[0][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \CPU_inst|alu_I_field1~4 (
// Equation(s):
// \CPU_inst|alu_I_field1~4_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [4] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~4 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \CPU_inst|alu_I_field1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \CPU_inst|alu_I_field2~4 (
// Equation(s):
// \CPU_inst|alu_I_field2~4_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_I_field1 [4])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field1 [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~4 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \CPU_inst|alu_I_field2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \CPU_inst|alu_I_field3~4 (
// Equation(s):
// \CPU_inst|alu_I_field3~4_combout  = (\CPU_inst|alu_I_field2 [4] & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|alu_I_field2 [4]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field3~4 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \CPU_inst|alu_I_field3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field3~4_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[4] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \CPU_inst|amux_out[4]~4 (
// Equation(s):
// \CPU_inst|amux_out[4]~4_combout  = (\CPU_inst|alu_mux3~q  & ((\CPU_inst|alu_I_field3 [4]))) # (!\CPU_inst|alu_mux3~q  & (\CPU_inst|reg_file0|rfile[0][4]~q ))

	.dataa(gnd),
	.datab(\CPU_inst|alu_mux3~q ),
	.datac(\CPU_inst|reg_file0|rfile[0][4]~q ),
	.datad(\CPU_inst|alu_I_field3 [4]),
	.cin(gnd),
	.combout(\CPU_inst|amux_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|amux_out[4]~4 .lut_mask = 16'hFC30;
defparam \CPU_inst|amux_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \CPU_inst|alu_op3~0 (
// Equation(s):
// \CPU_inst|alu_op3~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_op2 [1])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_op2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op3~0 .lut_mask = 16'hAA00;
defparam \CPU_inst|alu_op3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \CPU_inst|alu_op3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[1]~2 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[1]~2_combout  = (\CPU_inst|alu_op3 [0] & \CPU_inst|alu_op3 [1])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[1]~2 .lut_mask = 16'hCC00;
defparam \CPU_inst|ALU0|alu_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[1]~1 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[1]~1_combout  = (\CPU_inst|alu_op3 [0]) # (\CPU_inst|alu_op3 [1])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[1]~1 .lut_mask = 16'hFFCC;
defparam \CPU_inst|ALU0|alu_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \CPU_inst|alu_op3~1 (
// Equation(s):
// \CPU_inst|alu_op3~1_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_op2 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|alu_op2 [2]),
	.cin(gnd),
	.combout(\CPU_inst|alu_op3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_op3~1 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_op3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \CPU_inst|alu_op3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_op3~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_op3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_op3[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_op3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg[1]~0 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg[1]~0_combout  = (\CPU_inst|alu_op3 [1]) # ((\CPU_inst|alu_op3 [2] & !\CPU_inst|alu_op3 [0]))

	.dataa(\CPU_inst|alu_op3 [2]),
	.datab(\CPU_inst|alu_op3 [1]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[1]~0 .lut_mask = 16'hCCEE;
defparam \CPU_inst|ALU0|alu_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~0_combout  = (\CPU_inst|ALU0|alu_reg[1]~0_combout  & (\CPU_inst|amux_out[4]~4_combout  & ((\CPU_inst|mask0|mask_reg [4]) # (!\CPU_inst|ALU0|alu_reg[1]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~0_combout  & 
// ((\CPU_inst|ALU0|alu_reg[1]~1_combout ) # ((\CPU_inst|mask0|mask_reg [4]))))

	.dataa(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.datac(\CPU_inst|amux_out[4]~4_combout ),
	.datad(\CPU_inst|mask0|mask_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~0 .lut_mask = 16'hF362;
defparam \CPU_inst|ALU0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \CPU_inst|alu_I_field1~3 (
// Equation(s):
// \CPU_inst|alu_I_field1~3_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|PC_I_field_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~3 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_I_field1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \CPU_inst|alu_I_field1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \CPU_inst|alu_I_field2~3 (
// Equation(s):
// \CPU_inst|alu_I_field2~3_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_I_field1 [3])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field1 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~3 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \CPU_inst|alu_I_field2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneive_lcell_comb \CPU_inst|alu_I_field3~3 (
// Equation(s):
// \CPU_inst|alu_I_field3~3_combout  = (\CPU_inst|alu_I_field2 [3] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|alu_I_field2 [3]),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field3~3 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_I_field3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N31
dffeas \CPU_inst|alu_I_field3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field3~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[3] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \CPU_inst|reg_file0|rfile[0][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \CPU_inst|amux_out[3]~3 (
// Equation(s):
// \CPU_inst|amux_out[3]~3_combout  = (\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [3])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][3]~q )))

	.dataa(gnd),
	.datab(\CPU_inst|alu_I_field3 [3]),
	.datac(\CPU_inst|reg_file0|rfile[0][3]~q ),
	.datad(\CPU_inst|alu_mux3~q ),
	.cin(gnd),
	.combout(\CPU_inst|amux_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|amux_out[3]~3 .lut_mask = 16'hCCF0;
defparam \CPU_inst|amux_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \CPU_inst|alu_I_field1~0 (
// Equation(s):
// \CPU_inst|alu_I_field1~0_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [2] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~0 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \CPU_inst|alu_I_field1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \CPU_inst|alu_I_field2~0 (
// Equation(s):
// \CPU_inst|alu_I_field2~0_combout  = (\CPU_inst|alu_I_field1 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|alu_I_field1 [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~0 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \CPU_inst|alu_I_field2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \CPU_inst|alu_I_field3~0 (
// Equation(s):
// \CPU_inst|alu_I_field3~0_combout  = (\CPU_inst|alu_I_field2 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|alu_I_field2 [2]),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field3~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_I_field3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \CPU_inst|alu_I_field3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[2] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \CPU_inst|amux_out[2]~0 (
// Equation(s):
// \CPU_inst|amux_out[2]~0_combout  = (\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [2])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][2]~q )))

	.dataa(\CPU_inst|alu_I_field3 [2]),
	.datab(\CPU_inst|alu_mux3~q ),
	.datac(\CPU_inst|reg_file0|rfile[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|amux_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|amux_out[2]~0 .lut_mask = 16'hB8B8;
defparam \CPU_inst|amux_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \CPU_inst|alu_I_field1~1 (
// Equation(s):
// \CPU_inst|alu_I_field1~1_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|PC_I_field_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~1 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_I_field1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \CPU_inst|alu_I_field1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \CPU_inst|alu_I_field2~1 (
// Equation(s):
// \CPU_inst|alu_I_field2~1_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_I_field1 [1])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~1 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \CPU_inst|alu_I_field2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \CPU_inst|alu_I_field3~1 (
// Equation(s):
// \CPU_inst|alu_I_field3~1_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_I_field2 [1])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field3~1 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \CPU_inst|alu_I_field3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field3~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[1] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \CPU_inst|amux_out[1]~1 (
// Equation(s):
// \CPU_inst|amux_out[1]~1_combout  = (\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [1])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][1]~q )))

	.dataa(gnd),
	.datab(\CPU_inst|alu_I_field3 [1]),
	.datac(\CPU_inst|reg_file0|rfile[0][1]~q ),
	.datad(\CPU_inst|alu_mux3~q ),
	.cin(gnd),
	.combout(\CPU_inst|amux_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|amux_out[1]~1 .lut_mask = 16'hCCF0;
defparam \CPU_inst|amux_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \CPU_inst|alu_I_field1~2 (
// Equation(s):
// \CPU_inst|alu_I_field1~2_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [0] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~2 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_I_field1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \CPU_inst|alu_I_field1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \CPU_inst|alu_I_field2~2 (
// Equation(s):
// \CPU_inst|alu_I_field2~2_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_I_field1 [0])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~2 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \CPU_inst|alu_I_field2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \CPU_inst|alu_I_field3~2 (
// Equation(s):
// \CPU_inst|alu_I_field3~2_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_I_field2 [0])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field3~2 .lut_mask = 16'hA0A0;
defparam \CPU_inst|alu_I_field3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \CPU_inst|alu_I_field3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field3~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[0] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \CPU_inst|reg_file0|rfile[0][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \CPU_inst|amux_out[0]~2 (
// Equation(s):
// \CPU_inst|amux_out[0]~2_combout  = (\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [0])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][0]~q )))

	.dataa(\CPU_inst|alu_I_field3 [0]),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|rfile[0][0]~q ),
	.datad(\CPU_inst|alu_mux3~q ),
	.cin(gnd),
	.combout(\CPU_inst|amux_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|amux_out[0]~2 .lut_mask = 16'hAAF0;
defparam \CPU_inst|amux_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[0]~0 (
// Equation(s):
// \CPU_inst|ALU0|add_result[0]~0_combout  = (\CPU_inst|mask0|mask_reg [0] & (\CPU_inst|amux_out[0]~2_combout  $ (VCC))) # (!\CPU_inst|mask0|mask_reg [0] & (\CPU_inst|amux_out[0]~2_combout  & VCC))
// \CPU_inst|ALU0|add_result[0]~1  = CARRY((\CPU_inst|mask0|mask_reg [0] & \CPU_inst|amux_out[0]~2_combout ))

	.dataa(\CPU_inst|mask0|mask_reg [0]),
	.datab(\CPU_inst|amux_out[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|add_result[0]~0_combout ),
	.cout(\CPU_inst|ALU0|add_result[0]~1 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[0]~0 .lut_mask = 16'h6688;
defparam \CPU_inst|ALU0|add_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[1]~2 (
// Equation(s):
// \CPU_inst|ALU0|add_result[1]~2_combout  = (\CPU_inst|amux_out[1]~1_combout  & ((\CPU_inst|mask0|mask_reg [1] & (\CPU_inst|ALU0|add_result[0]~1  & VCC)) # (!\CPU_inst|mask0|mask_reg [1] & (!\CPU_inst|ALU0|add_result[0]~1 )))) # 
// (!\CPU_inst|amux_out[1]~1_combout  & ((\CPU_inst|mask0|mask_reg [1] & (!\CPU_inst|ALU0|add_result[0]~1 )) # (!\CPU_inst|mask0|mask_reg [1] & ((\CPU_inst|ALU0|add_result[0]~1 ) # (GND)))))
// \CPU_inst|ALU0|add_result[1]~3  = CARRY((\CPU_inst|amux_out[1]~1_combout  & (!\CPU_inst|mask0|mask_reg [1] & !\CPU_inst|ALU0|add_result[0]~1 )) # (!\CPU_inst|amux_out[1]~1_combout  & ((!\CPU_inst|ALU0|add_result[0]~1 ) # (!\CPU_inst|mask0|mask_reg [1]))))

	.dataa(\CPU_inst|amux_out[1]~1_combout ),
	.datab(\CPU_inst|mask0|mask_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[0]~1 ),
	.combout(\CPU_inst|ALU0|add_result[1]~2_combout ),
	.cout(\CPU_inst|ALU0|add_result[1]~3 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[1]~2 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[2]~4 (
// Equation(s):
// \CPU_inst|ALU0|add_result[2]~4_combout  = ((\CPU_inst|amux_out[2]~0_combout  $ (\CPU_inst|mask0|mask_reg [2] $ (!\CPU_inst|ALU0|add_result[1]~3 )))) # (GND)
// \CPU_inst|ALU0|add_result[2]~5  = CARRY((\CPU_inst|amux_out[2]~0_combout  & ((\CPU_inst|mask0|mask_reg [2]) # (!\CPU_inst|ALU0|add_result[1]~3 ))) # (!\CPU_inst|amux_out[2]~0_combout  & (\CPU_inst|mask0|mask_reg [2] & !\CPU_inst|ALU0|add_result[1]~3 )))

	.dataa(\CPU_inst|amux_out[2]~0_combout ),
	.datab(\CPU_inst|mask0|mask_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[1]~3 ),
	.combout(\CPU_inst|ALU0|add_result[2]~4_combout ),
	.cout(\CPU_inst|ALU0|add_result[2]~5 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[2]~4 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[3]~6 (
// Equation(s):
// \CPU_inst|ALU0|add_result[3]~6_combout  = (\CPU_inst|mask0|mask_reg [3] & ((\CPU_inst|amux_out[3]~3_combout  & (\CPU_inst|ALU0|add_result[2]~5  & VCC)) # (!\CPU_inst|amux_out[3]~3_combout  & (!\CPU_inst|ALU0|add_result[2]~5 )))) # 
// (!\CPU_inst|mask0|mask_reg [3] & ((\CPU_inst|amux_out[3]~3_combout  & (!\CPU_inst|ALU0|add_result[2]~5 )) # (!\CPU_inst|amux_out[3]~3_combout  & ((\CPU_inst|ALU0|add_result[2]~5 ) # (GND)))))
// \CPU_inst|ALU0|add_result[3]~7  = CARRY((\CPU_inst|mask0|mask_reg [3] & (!\CPU_inst|amux_out[3]~3_combout  & !\CPU_inst|ALU0|add_result[2]~5 )) # (!\CPU_inst|mask0|mask_reg [3] & ((!\CPU_inst|ALU0|add_result[2]~5 ) # (!\CPU_inst|amux_out[3]~3_combout ))))

	.dataa(\CPU_inst|mask0|mask_reg [3]),
	.datab(\CPU_inst|amux_out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[2]~5 ),
	.combout(\CPU_inst|ALU0|add_result[3]~6_combout ),
	.cout(\CPU_inst|ALU0|add_result[3]~7 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[3]~6 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[4]~8 (
// Equation(s):
// \CPU_inst|ALU0|add_result[4]~8_combout  = ((\CPU_inst|mask0|mask_reg [4] $ (\CPU_inst|amux_out[4]~4_combout  $ (!\CPU_inst|ALU0|add_result[3]~7 )))) # (GND)
// \CPU_inst|ALU0|add_result[4]~9  = CARRY((\CPU_inst|mask0|mask_reg [4] & ((\CPU_inst|amux_out[4]~4_combout ) # (!\CPU_inst|ALU0|add_result[3]~7 ))) # (!\CPU_inst|mask0|mask_reg [4] & (\CPU_inst|amux_out[4]~4_combout  & !\CPU_inst|ALU0|add_result[3]~7 )))

	.dataa(\CPU_inst|mask0|mask_reg [4]),
	.datab(\CPU_inst|amux_out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[3]~7 ),
	.combout(\CPU_inst|ALU0|add_result[4]~8_combout ),
	.cout(\CPU_inst|ALU0|add_result[4]~9 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[4]~8 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~1_combout  = (\CPU_inst|ALU0|Mux3~0_combout  & ((\CPU_inst|ALU0|alu_reg[1]~0_combout ) # ((\CPU_inst|ALU0|add_result[4]~8_combout ) # (!\CPU_inst|ALU0|alu_reg[1]~1_combout ))))

	.dataa(\CPU_inst|ALU0|Mux3~0_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.datac(\CPU_inst|ALU0|add_result[4]~8_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~1 .lut_mask = 16'hA8AA;
defparam \CPU_inst|ALU0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \CPU_inst|ALU0|Mux3~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux3~2_combout  = (\CPU_inst|ALU0|alu_reg[1]~2_combout  & (\CPU_inst|amux_out[4]~4_combout  $ (((\CPU_inst|mask0|mask_reg [4]))))) # (!\CPU_inst|ALU0|alu_reg[1]~2_combout  & (((\CPU_inst|ALU0|Mux3~1_combout ))))

	.dataa(\CPU_inst|amux_out[4]~4_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.datac(\CPU_inst|ALU0|Mux3~1_combout ),
	.datad(\CPU_inst|mask0|mask_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux3~2 .lut_mask = 16'h74B8;
defparam \CPU_inst|ALU0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \CPU_inst|ALU0|alu_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~3 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~3_combout  = (\CPU_inst|ALU0|alu_reg [4] & (\CPU_inst|shift_L4 [2] $ (((!\CPU_inst|shift_L4 [1] & !\CPU_inst|shift_L4 [0])))))

	.dataa(\CPU_inst|shift_L4 [1]),
	.datab(\CPU_inst|ALU0|alu_reg [4]),
	.datac(\CPU_inst|shift_L4 [2]),
	.datad(\CPU_inst|shift_L4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~3 .lut_mask = 16'hC084;
defparam \CPU_inst|shift_merge0|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \CPU_inst|shift_merge0|shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr1~0_combout  = \CPU_inst|shift_L4 [2] $ (((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(gnd),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr1~0 .lut_mask = 16'h5566;
defparam \CPU_inst|shift_merge0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \CPU_inst|shift_merge0|merge_mask[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~22 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~22_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [4]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~22 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \CPU_inst|reg_file0|rfile[0][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~1_combout  = (!\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [6])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~1 .lut_mask = 16'h3030;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \CPU_inst|alu_I_field1~6 (
// Equation(s):
// \CPU_inst|alu_I_field1~6_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|alu_I_field_reg [6])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(\CPU_inst|decode_unit0|alu_I_field_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~6 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_I_field1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \CPU_inst|alu_I_field1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \CPU_inst|alu_I_field2~6 (
// Equation(s):
// \CPU_inst|alu_I_field2~6_combout  = (\CPU_inst|alu_I_field1 [6] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field1 [6]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~6 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_I_field2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \CPU_inst|alu_I_field2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \CPU_inst|alu_I_field3~6 (
// Equation(s):
// \CPU_inst|alu_I_field3~6_combout  = (\CPU_inst|alu_I_field2 [6] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field2 [6]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field3~6 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_I_field3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \CPU_inst|alu_I_field3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field3~6_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[6] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \CPU_inst|amux_out[6]~6 (
// Equation(s):
// \CPU_inst|amux_out[6]~6_combout  = (\CPU_inst|alu_mux3~q  & ((\CPU_inst|alu_I_field3 [6]))) # (!\CPU_inst|alu_mux3~q  & (\CPU_inst|reg_file0|rfile[0][6]~q ))

	.dataa(\CPU_inst|alu_mux3~q ),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|rfile[0][6]~q ),
	.datad(\CPU_inst|alu_I_field3 [6]),
	.cin(gnd),
	.combout(\CPU_inst|amux_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|amux_out[6]~6 .lut_mask = 16'hFA50;
defparam \CPU_inst|amux_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \CPU_inst|decode_unit0|PC_I_field_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|decode_unit0|I_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|PC_I_field_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|PC_I_field_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \CPU_inst|rotate_S01~1 (
// Equation(s):
// \CPU_inst|rotate_S01~1_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [9] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~1 .lut_mask = 16'hAA00;
defparam \CPU_inst|rotate_S01~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \CPU_inst|rotate_S01[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux2~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux2~0_combout  = (!\CPU_inst|decode_unit0|I_reg [15] & (!\CPU_inst|decode_unit0|I_reg [4] & \CPU_inst|decode_unit0|I_reg [6]))

	.dataa(\CPU_inst|decode_unit0|I_reg [15]),
	.datab(\CPU_inst|decode_unit0|I_reg [4]),
	.datac(\CPU_inst|decode_unit0|I_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux2~0 .lut_mask = 16'h1010;
defparam \CPU_inst|decode_unit0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \CPU_inst|decode_unit0|rotate_R_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \CPU_inst|rotate_R1~1 (
// Equation(s):
// \CPU_inst|rotate_R1~1_combout  = (\CPU_inst|decode_unit0|rotate_R_reg [1] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|rotate_R_reg [1]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~1 .lut_mask = 16'hF000;
defparam \CPU_inst|rotate_R1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \CPU_inst|rotate_R1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[1] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|selector[1]~0 (
// Equation(s):
// \CPU_inst|right_rotate0|selector[1]~0_combout  = (\CPU_inst|rotate_source1~q  & (!\CPU_inst|rotate_S01 [1])) # (!\CPU_inst|rotate_source1~q  & ((\CPU_inst|rotate_R1 [1])))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_source1~q ),
	.datac(\CPU_inst|rotate_S01 [1]),
	.datad(\CPU_inst|rotate_R1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|selector[1]~0 .lut_mask = 16'h3F0C;
defparam \CPU_inst|right_rotate0|selector[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[6]~6 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[6]~6_combout  = (\CPU_inst|right_rotate0|selector[1]~0_combout  & (\CPU_inst|right_rotate0|Mux6~12_combout )) # (!\CPU_inst|right_rotate0|selector[1]~0_combout  & ((\CPU_inst|right_rotate0|Mux6~21_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux6~12_combout ),
	.datab(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux6~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[6]~6 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate0|rotate_reg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux1~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux1~0_combout  = (\CPU_inst|decode_unit0|I_reg [7] & (!\CPU_inst|decode_unit0|I_reg [15] & !\CPU_inst|decode_unit0|I_reg [4]))

	.dataa(\CPU_inst|decode_unit0|I_reg [7]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|I_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux1~0 .lut_mask = 16'h0202;
defparam \CPU_inst|decode_unit0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \CPU_inst|decode_unit0|rotate_R_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_R_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_R_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_R_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \CPU_inst|rotate_R1~2 (
// Equation(s):
// \CPU_inst|rotate_R1~2_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|rotate_R_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|rotate_R_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|rotate_R1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_R1~2 .lut_mask = 16'hF000;
defparam \CPU_inst|rotate_R1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \CPU_inst|rotate_R1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_R1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_R1[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_R1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \CPU_inst|rotate_S01~2 (
// Equation(s):
// \CPU_inst|rotate_S01~2_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [10] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [10]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|rotate_S01~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_S01~2 .lut_mask = 16'hA0A0;
defparam \CPU_inst|rotate_S01~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \CPU_inst|rotate_S01[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_S01~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_S01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_S01[2] .is_wysiwyg = "true";
defparam \CPU_inst|rotate_S01[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \CPU_inst|right_rotate0|selector[2]~2 (
// Equation(s):
// \CPU_inst|right_rotate0|selector[2]~2_combout  = (\CPU_inst|rotate_source1~q  & ((!\CPU_inst|rotate_S01 [2]))) # (!\CPU_inst|rotate_source1~q  & (\CPU_inst|rotate_R1 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_source1~q ),
	.datac(\CPU_inst|rotate_R1 [2]),
	.datad(\CPU_inst|rotate_S01 [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|selector[2]~2 .lut_mask = 16'h30FC;
defparam \CPU_inst|right_rotate0|selector[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \CPU_inst|right_rotate0|rotate_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[6]~6_combout ),
	.asdata(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux4~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux4~0_combout  = (\CPU_inst|decode_unit0|I_reg [12] & (\CPU_inst|decode_unit0|I_reg [7] & ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [7]),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux4~0 .lut_mask = 16'h80C0;
defparam \CPU_inst|decode_unit0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \CPU_inst|decode_unit0|mask_L_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \CPU_inst|mask_L1~0 (
// Equation(s):
// \CPU_inst|mask_L1~0_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|mask_L_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|mask_L_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~0 .lut_mask = 16'hF000;
defparam \CPU_inst|mask_L1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \CPU_inst|mask_L1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \CPU_inst|mask_L2~0 (
// Equation(s):
// \CPU_inst|mask_L2~0_combout  = (\CPU_inst|mask_L1 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|mask_L1 [2]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|mask_L2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \CPU_inst|mask_L2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux6~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux6~0_combout  = (\CPU_inst|decode_unit0|I_reg [5] & (\CPU_inst|decode_unit0|I_reg [12] & ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [5]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux6~0 .lut_mask = 16'h8088;
defparam \CPU_inst|decode_unit0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \CPU_inst|decode_unit0|mask_L_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \CPU_inst|mask_L1~2 (
// Equation(s):
// \CPU_inst|mask_L1~2_combout  = (\CPU_inst|decode_unit0|mask_L_reg [0] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|mask_L_reg [0]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~2 .lut_mask = 16'hF000;
defparam \CPU_inst|mask_L1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \CPU_inst|mask_L1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \CPU_inst|mask_L2~2 (
// Equation(s):
// \CPU_inst|mask_L2~2_combout  = (\CPU_inst|mask_L1 [0] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|mask_L1 [0]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~2 .lut_mask = 16'hF000;
defparam \CPU_inst|mask_L2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \CPU_inst|mask_L2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux5~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux5~0_combout  = (\CPU_inst|decode_unit0|I_reg [6] & (\CPU_inst|decode_unit0|I_reg [12] & ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [6]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux5~0 .lut_mask = 16'h8088;
defparam \CPU_inst|decode_unit0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \CPU_inst|decode_unit0|mask_L_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|mask_L_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|mask_L_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|mask_L_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \CPU_inst|mask_L1~1 (
// Equation(s):
// \CPU_inst|mask_L1~1_combout  = (\CPU_inst|decode_unit0|mask_L_reg [1] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|mask_L_reg [1]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|mask_L1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L1~1 .lut_mask = 16'hF000;
defparam \CPU_inst|mask_L1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \CPU_inst|mask_L1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L1[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \CPU_inst|mask_L2~1 (
// Equation(s):
// \CPU_inst|mask_L2~1_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|mask_L1 [1])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|mask_L1 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask_L2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask_L2~1 .lut_mask = 16'hCC00;
defparam \CPU_inst|mask_L2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \CPU_inst|mask_L2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask_L2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask_L2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask_L2[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask_L2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~5 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~5_combout  = (\CPU_inst|right_rotate0|rotate_reg [6] & ((\CPU_inst|mask_L2 [2] & (\CPU_inst|mask_L2 [0] & \CPU_inst|mask_L2 [1])) # (!\CPU_inst|mask_L2 [2] & (!\CPU_inst|mask_L2 [0] & !\CPU_inst|mask_L2 [1]))))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [6]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|mask_L2 [0]),
	.datad(\CPU_inst|mask_L2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~5 .lut_mask = 16'h8002;
defparam \CPU_inst|mask0|mask_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N3
dffeas \CPU_inst|mask0|mask_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \CPU_inst|reg_file0|rfile[5][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \CPU_inst|reg_file0|rfile[4][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[4][6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|rfile[6][6]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|rfile[6][6]~feeder_combout  = \CPU_inst|ALU0|alu_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|rfile[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|rfile[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \CPU_inst|reg_file0|rfile[6][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|rfile[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~0_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|decode_unit0|regf_a_reg [0]) # ((\CPU_inst|reg_file0|rfile[6][6]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [1] & (!\CPU_inst|decode_unit0|regf_a_reg [0] & 
// (\CPU_inst|reg_file0|rfile[4][6]~q )))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datac(\CPU_inst|reg_file0|rfile[4][6]~q ),
	.datad(\CPU_inst|reg_file0|rfile[6][6]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \CPU_inst|reg_file0|rfile[7][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[7][6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~1_combout  = (\CPU_inst|reg_file0|Mux1~0_combout  & (((\CPU_inst|reg_file0|rfile[7][6]~q ) # (!\CPU_inst|decode_unit0|regf_a_reg [0])))) # (!\CPU_inst|reg_file0|Mux1~0_combout  & (\CPU_inst|reg_file0|rfile[5][6]~q  & 
// ((\CPU_inst|decode_unit0|regf_a_reg [0]))))

	.dataa(\CPU_inst|reg_file0|rfile[5][6]~q ),
	.datab(\CPU_inst|reg_file0|Mux1~0_combout ),
	.datac(\CPU_inst|reg_file0|rfile[7][6]~q ),
	.datad(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~1 .lut_mask = 16'hE2CC;
defparam \CPU_inst|reg_file0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \CPU_inst|reg_file0|rfile[2][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[2][6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \CPU_inst|reg_file0|rfile[3][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[3][6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \CPU_inst|reg_file0|rfile[1][6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[1][6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~2_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1]) # ((\CPU_inst|reg_file0|rfile[1][6]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|decode_unit0|regf_a_reg [1] & 
// ((\CPU_inst|reg_file0|rfile[0][6]~q ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[1][6]~q ),
	.datad(\CPU_inst|reg_file0|rfile[0][6]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~2 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~3_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|reg_file0|Mux1~2_combout  & ((\CPU_inst|reg_file0|rfile[3][6]~q ))) # (!\CPU_inst|reg_file0|Mux1~2_combout  & (\CPU_inst|reg_file0|rfile[2][6]~q )))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [1] & (((\CPU_inst|reg_file0|Mux1~2_combout ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datab(\CPU_inst|reg_file0|rfile[2][6]~q ),
	.datac(\CPU_inst|reg_file0|rfile[3][6]~q ),
	.datad(\CPU_inst|reg_file0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~3 .lut_mask = 16'hF588;
defparam \CPU_inst|reg_file0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux1~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux1~4_combout  = (\CPU_inst|decode_unit0|regf_a_reg [2] & (\CPU_inst|reg_file0|Mux1~1_combout )) # (!\CPU_inst|decode_unit0|regf_a_reg [2] & ((\CPU_inst|reg_file0|Mux1~3_combout )))

	.dataa(\CPU_inst|reg_file0|Mux1~1_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datad(\CPU_inst|reg_file0|Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux1~4 .lut_mask = 16'hAFA0;
defparam \CPU_inst|reg_file0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \CPU_inst|reg_file0|a_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \CPU_inst|reg_file0|rfile[4][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[4][5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \CPU_inst|reg_file0|rfile[6][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~0_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|decode_unit0|regf_a_reg [0]) # ((\CPU_inst|reg_file0|rfile[6][5]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [1] & (!\CPU_inst|decode_unit0|regf_a_reg [0] & 
// (\CPU_inst|reg_file0|rfile[4][5]~q )))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datac(\CPU_inst|reg_file0|rfile[4][5]~q ),
	.datad(\CPU_inst|reg_file0|rfile[6][5]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \CPU_inst|reg_file0|rfile[7][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[7][5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \CPU_inst|reg_file0|rfile[5][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~1_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|reg_file0|Mux2~0_combout  & (\CPU_inst|reg_file0|rfile[7][5]~q )) # (!\CPU_inst|reg_file0|Mux2~0_combout  & ((\CPU_inst|reg_file0|rfile[5][5]~q ))))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|reg_file0|Mux2~0_combout ))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|reg_file0|Mux2~0_combout ),
	.datac(\CPU_inst|reg_file0|rfile[7][5]~q ),
	.datad(\CPU_inst|reg_file0|rfile[5][5]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \CPU_inst|reg_file0|rfile[1][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[1][5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \CPU_inst|reg_file0|rfile[0][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[0][5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~2_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1]) # ((\CPU_inst|reg_file0|rfile[1][5]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|decode_unit0|regf_a_reg [1] & 
// ((\CPU_inst|reg_file0|rfile[0][5]~q ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[1][5]~q ),
	.datad(\CPU_inst|reg_file0|rfile[0][5]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~2 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \CPU_inst|reg_file0|rfile[2][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[2][5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \CPU_inst|reg_file0|rfile[3][5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[3][5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~3_combout  = (\CPU_inst|reg_file0|Mux2~2_combout  & (((\CPU_inst|reg_file0|rfile[3][5]~q ) # (!\CPU_inst|decode_unit0|regf_a_reg [1])))) # (!\CPU_inst|reg_file0|Mux2~2_combout  & (\CPU_inst|reg_file0|rfile[2][5]~q  & 
// ((\CPU_inst|decode_unit0|regf_a_reg [1]))))

	.dataa(\CPU_inst|reg_file0|Mux2~2_combout ),
	.datab(\CPU_inst|reg_file0|rfile[2][5]~q ),
	.datac(\CPU_inst|reg_file0|rfile[3][5]~q ),
	.datad(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~3 .lut_mask = 16'hE4AA;
defparam \CPU_inst|reg_file0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux2~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux2~4_combout  = (\CPU_inst|decode_unit0|regf_a_reg [2] & (\CPU_inst|reg_file0|Mux2~1_combout )) # (!\CPU_inst|decode_unit0|regf_a_reg [2] & ((\CPU_inst|reg_file0|Mux2~3_combout )))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datab(\CPU_inst|reg_file0|Mux2~1_combout ),
	.datac(\CPU_inst|reg_file0|Mux2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux2~4 .lut_mask = 16'hD8D8;
defparam \CPU_inst|reg_file0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \CPU_inst|reg_file0|a_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~7 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~7_combout  = (\CPU_inst|rotate_R1 [0] & (\CPU_inst|reg_file0|a_reg [6])) # (!\CPU_inst|rotate_R1 [0] & ((\CPU_inst|reg_file0|a_reg [5])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|a_reg [6]),
	.datac(\CPU_inst|rotate_R1 [0]),
	.datad(\CPU_inst|reg_file0|a_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~7 .lut_mask = 16'hCFC0;
defparam \CPU_inst|right_rotate0|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \CPU_inst|shift_merge0|RBD_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[4]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[4]~feeder_combout  = \CPU_inst|shift_merge0|Mux3~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \CPU_inst|shift_merge0|LBD_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBA_reg[4]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBA_reg[4]~feeder_combout  = \CPU_inst|shift_merge0|Mux3~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBA_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBA_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder1~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder1~2_combout  = (\CPU_inst|latch_wren5~q  & (\CPU_inst|hazard_unit0|data_hazard~combout  & (!\CPU_inst|latch_address_w5 [0] & !\CPU_inst|latch_address_w5 [1])))

	.dataa(\CPU_inst|latch_wren5~q ),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|latch_address_w5 [0]),
	.datad(\CPU_inst|latch_address_w5 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder1~2 .lut_mask = 16'h0008;
defparam \CPU_inst|shift_merge0|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \CPU_inst|shift_merge0|LBA_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBA_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBA_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBA_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux11~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux11~0_combout  = (\CPU_inst|latch_address_r4 [1] & (((\CPU_inst|latch_address_r4 [0])))) # (!\CPU_inst|latch_address_r4 [1] & ((\CPU_inst|latch_address_r4 [0] & ((\CPU_inst|shift_merge0|RBA_reg [4]))) # 
// (!\CPU_inst|latch_address_r4 [0] & (\CPU_inst|shift_merge0|LBA_reg [4]))))

	.dataa(\CPU_inst|shift_merge0|LBA_reg [4]),
	.datab(\CPU_inst|latch_address_r4 [1]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [4]),
	.datad(\CPU_inst|latch_address_r4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux11~0 .lut_mask = 16'hFC22;
defparam \CPU_inst|shift_merge0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux11~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux11~1_combout  = (\CPU_inst|latch_address_r4 [1] & ((\CPU_inst|shift_merge0|Mux11~0_combout  & (\CPU_inst|shift_merge0|RBD_reg [4])) # (!\CPU_inst|shift_merge0|Mux11~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [4]))))) # 
// (!\CPU_inst|latch_address_r4 [1] & (((\CPU_inst|shift_merge0|Mux11~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|RBD_reg [4]),
	.datab(\CPU_inst|shift_merge0|LBD_reg [4]),
	.datac(\CPU_inst|latch_address_r4 [1]),
	.datad(\CPU_inst|shift_merge0|Mux11~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux11~1 .lut_mask = 16'hAFC0;
defparam \CPU_inst|shift_merge0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \CPU_inst|shift_merge0|merge_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder0~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder0~1_combout  = (\CPU_inst|shift_L4 [1]) # ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder0~1 .lut_mask = 16'hFFFC;
defparam \CPU_inst|shift_merge0|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \CPU_inst|shift_merge0|merge_mask[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~4_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|shift_reg [0])))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [7] & ((\CPU_inst|shift_merge0|merge_in [4]))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [7]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~4 .lut_mask = 16'hE2C0;
defparam \CPU_inst|shift_merge0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_mask~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_mask~1_combout  = (\CPU_inst|shift_L4 [1] & ((!\CPU_inst|shift_L4 [2]) # (!\CPU_inst|shift_L4 [0]))) # (!\CPU_inst|shift_L4 [1] & ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [2])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_mask~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask~1 .lut_mask = 16'h3FFC;
defparam \CPU_inst|shift_merge0|merge_mask~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \CPU_inst|shift_merge0|merge_mask[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|merge_mask~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|WideOr0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|WideOr0~0_combout  = (\CPU_inst|shift_L4 [2] & ((!\CPU_inst|shift_L4 [1]))) # (!\CPU_inst|shift_L4 [2] & ((\CPU_inst|shift_L4 [0]) # (\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(gnd),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|WideOr0~0 .lut_mask = 16'h55EE;
defparam \CPU_inst|shift_merge0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \CPU_inst|shift_merge0|merge_mask[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~2_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [6])) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [5])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|shift_merge0|merge_mask [5]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~2 .lut_mask = 16'hCCF0;
defparam \CPU_inst|shift_merge0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~5_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux3~4_combout )))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_in [4] & ((\CPU_inst|shift_merge0|Mux3~2_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_in [4]),
	.datab(\CPU_inst|shift_merge0|Mux3~4_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~5 .lut_mask = 16'hCAC0;
defparam \CPU_inst|shift_merge0|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~3 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~3_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [4]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [4]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~3 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~1 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~1_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [4] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(\CPU_inst|shift_merge0|merge_in [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~1 .lut_mask = 16'hFFA0;
defparam \CPU_inst|shift_merge0|merge_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~2 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~2_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [4]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [4]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~2 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~0_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_result~1_combout )) # (!\CPU_inst|merge_D05 [1] & 
// ((\CPU_inst|shift_merge0|merge_result~2_combout )))))

	.dataa(\CPU_inst|shift_merge0|merge_result~1_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~0 .lut_mask = 16'hE3E0;
defparam \CPU_inst|shift_merge0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~0 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~0_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [4] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(\CPU_inst|shift_merge0|merge_in [4]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [2]),
	.datad(\CPU_inst|shift_merge0|shift_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~0 .lut_mask = 16'hFFA0;
defparam \CPU_inst|shift_merge0|merge_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~1_combout  = (\CPU_inst|shift_merge0|Mux3~0_combout  & ((\CPU_inst|shift_merge0|merge_result~3_combout ) # ((!\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|shift_merge0|Mux3~0_combout  & (((\CPU_inst|merge_D05 [0] & 
// \CPU_inst|shift_merge0|merge_result~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~3_combout ),
	.datab(\CPU_inst|shift_merge0|Mux3~0_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~1 .lut_mask = 16'hBC8C;
defparam \CPU_inst|shift_merge0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux3~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux3~3_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux3~1_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux3~5_combout ))

	.dataa(\CPU_inst|shift_merge0|Mux3~5_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux3~1_combout ),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux3~3 .lut_mask = 16'hF0AA;
defparam \CPU_inst|shift_merge0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \CPU_inst|shift_merge0|RBA_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBA_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBA_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \d_cache_inst|cache_address[1]~1 (
// Equation(s):
// \d_cache_inst|cache_address[1]~1_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [4]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|shift_merge0|RBA_reg [4]))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [4]),
	.datab(gnd),
	.datac(\d_cache_inst|always1~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold [4]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[1]~1 .lut_mask = 16'hFA0A;
defparam \d_cache_inst|cache_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[5]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout  = \CPU_inst|shift_merge0|Mux2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \CPU_inst|shift_merge0|LBD_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBA_reg[5]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBA_reg[5]~feeder_combout  = \CPU_inst|shift_merge0|Mux2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBA_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBA_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \CPU_inst|shift_merge0|LBA_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBA_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBA_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBA_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux10~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux10~0_combout  = (\CPU_inst|latch_address_r4 [1] & (((\CPU_inst|latch_address_r4 [0])))) # (!\CPU_inst|latch_address_r4 [1] & ((\CPU_inst|latch_address_r4 [0] & (\CPU_inst|shift_merge0|RBA_reg [5])) # (!\CPU_inst|latch_address_r4 
// [0] & ((\CPU_inst|shift_merge0|LBA_reg [5])))))

	.dataa(\CPU_inst|latch_address_r4 [1]),
	.datab(\CPU_inst|shift_merge0|RBA_reg [5]),
	.datac(\CPU_inst|latch_address_r4 [0]),
	.datad(\CPU_inst|shift_merge0|LBA_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux10~0 .lut_mask = 16'hE5E0;
defparam \CPU_inst|shift_merge0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \CPU_inst|shift_merge0|RBD_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux10~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux10~1_combout  = (\CPU_inst|latch_address_r4 [1] & ((\CPU_inst|shift_merge0|Mux10~0_combout  & ((\CPU_inst|shift_merge0|RBD_reg [5]))) # (!\CPU_inst|shift_merge0|Mux10~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [5])))) # 
// (!\CPU_inst|latch_address_r4 [1] & (((\CPU_inst|shift_merge0|Mux10~0_combout ))))

	.dataa(\CPU_inst|latch_address_r4 [1]),
	.datab(\CPU_inst|shift_merge0|LBD_reg [5]),
	.datac(\CPU_inst|shift_merge0|Mux10~0_combout ),
	.datad(\CPU_inst|shift_merge0|RBD_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux10~1 .lut_mask = 16'hF858;
defparam \CPU_inst|shift_merge0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \CPU_inst|shift_merge0|merge_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~12 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~12_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~12 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~2_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [7]))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~2 .lut_mask = 16'hF0CC;
defparam \CPU_inst|shift_merge0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~3_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux2~2_combout  & ((\CPU_inst|shift_merge0|merge_in [5]))))

	.dataa(\CPU_inst|shift_merge0|Mux2~2_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~3 .lut_mask = 16'hCAC0;
defparam \CPU_inst|shift_merge0|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~4_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux2~3_combout  & ((\CPU_inst|shift_merge0|merge_result~12_combout ))) # (!\CPU_inst|shift_merge0|Mux2~3_combout  & (\CPU_inst|shift_merge0|shift_reg [0])))) # 
// (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|Mux2~3_combout ))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|shift_merge0|merge_result~12_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~4 .lut_mask = 16'hCFA0;
defparam \CPU_inst|shift_merge0|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~8 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~8_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_mask [3] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(\CPU_inst|shift_merge0|shift_reg [3]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~8 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~4 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~4_combout  = (\CPU_inst|ALU0|alu_reg [5] & ((\CPU_inst|shift_L4 [1] & ((\CPU_inst|shift_L4 [2]))) # (!\CPU_inst|shift_L4 [1] & (!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [2]))))

	.dataa(\CPU_inst|ALU0|alu_reg [5]),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~4 .lut_mask = 16'h8802;
defparam \CPU_inst|shift_merge0|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \CPU_inst|shift_merge0|shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~11 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~11_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_mask [5] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|shift_reg [5]),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~11 .lut_mask = 16'hFAF0;
defparam \CPU_inst|shift_merge0|merge_result~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~9 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~9_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [5]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~9 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~10 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~10_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [5]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [2]),
	.datab(\CPU_inst|shift_merge0|merge_in [5]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|shift_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~10 .lut_mask = 16'hFF88;
defparam \CPU_inst|shift_merge0|merge_result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0]) # ((\CPU_inst|shift_merge0|merge_result~9_combout )))) # (!\CPU_inst|merge_D05 [1] & (!\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~10_combout ))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~9_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~0 .lut_mask = 16'hB9A8;
defparam \CPU_inst|shift_merge0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~1_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux2~0_combout  & ((\CPU_inst|shift_merge0|merge_result~11_combout ))) # (!\CPU_inst|shift_merge0|Mux2~0_combout  & (\CPU_inst|shift_merge0|merge_result~8_combout 
// )))) # (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|Mux2~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~8_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~11_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~1 .lut_mask = 16'hCFA0;
defparam \CPU_inst|shift_merge0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux2~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux2~5_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux2~1_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux2~4_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|Mux2~4_combout ),
	.datac(\CPU_inst|merge_D05 [2]),
	.datad(\CPU_inst|shift_merge0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux2~5 .lut_mask = 16'hFC0C;
defparam \CPU_inst|shift_merge0|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|RBA_reg[5]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|RBA_reg[5]~feeder_combout  = \CPU_inst|shift_merge0|Mux2~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux2~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|RBA_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|RBA_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \CPU_inst|shift_merge0|RBA_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|RBA_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBA_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBA_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[4]~26 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[4]~26_combout  = (\d_cache_inst|CPU_address_hold [4] & (!\d_cache_inst|CPU_address_hold[3]~24 )) # (!\d_cache_inst|CPU_address_hold [4] & ((\d_cache_inst|CPU_address_hold[3]~24 ) # (GND)))
// \d_cache_inst|CPU_address_hold[4]~27  = CARRY((!\d_cache_inst|CPU_address_hold[3]~24 ) # (!\d_cache_inst|CPU_address_hold [4]))

	.dataa(\d_cache_inst|CPU_address_hold [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[3]~24 ),
	.combout(\d_cache_inst|CPU_address_hold[4]~26_combout ),
	.cout(\d_cache_inst|CPU_address_hold[4]~27 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[4]~26 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[5]~28 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[5]~28_combout  = (\d_cache_inst|CPU_address_hold [5] & (\d_cache_inst|CPU_address_hold[4]~27  $ (GND))) # (!\d_cache_inst|CPU_address_hold [5] & (!\d_cache_inst|CPU_address_hold[4]~27  & VCC))
// \d_cache_inst|CPU_address_hold[5]~29  = CARRY((\d_cache_inst|CPU_address_hold [5] & !\d_cache_inst|CPU_address_hold[4]~27 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[4]~27 ),
	.combout(\d_cache_inst|CPU_address_hold[5]~28_combout ),
	.cout(\d_cache_inst|CPU_address_hold[5]~29 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[5]~28 .lut_mask = 16'hC30C;
defparam \d_cache_inst|CPU_address_hold[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~51 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~51_combout  = (\comb~0_combout ) # ((\d_cache_inst|CPU_address_hold[9]~22_combout ) # (\MSC_inst|p2_flush~combout ))

	.dataa(\comb~0_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_address_hold[9]~22_combout ),
	.datad(\MSC_inst|p2_flush~combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~51 .lut_mask = 16'hFFFA;
defparam \d_cache_inst|CPU_address_hold[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \d_cache_inst|reset_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|reset_active~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|reset_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|reset_active .is_wysiwyg = "true";
defparam \d_cache_inst|reset_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \d_cache_inst|always0~0 (
// Equation(s):
// \d_cache_inst|always0~0_combout  = (!\d_cache_inst|flush_active~q  & !\d_cache_inst|reset_active~q )

	.dataa(gnd),
	.datab(\d_cache_inst|flush_active~q ),
	.datac(\d_cache_inst|reset_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always0~0 .lut_mask = 16'h0303;
defparam \d_cache_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~52 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~52_combout  = (\d_cache_inst|fetch_active~q ) # ((\d_cache_inst|flush_active~q ) # (\d_cache_inst|reset_active~q ))

	.dataa(gnd),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\d_cache_inst|flush_active~q ),
	.datad(\d_cache_inst|reset_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~52 .lut_mask = 16'hFFFC;
defparam \d_cache_inst|CPU_address_hold[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~25 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~25_combout  = (\SDRAM_controller|ready2~q ) # (((!\d_cache_inst|d_miss~0_combout  & !\d_cache_inst|CPU_address_hold[9]~52_combout )) # (!\d_cache_inst|CPU_address_hold[9]~19_combout ))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|CPU_address_hold[9]~19_combout ),
	.datac(\d_cache_inst|d_miss~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold[9]~52_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~25 .lut_mask = 16'hBBBF;
defparam \d_cache_inst|CPU_address_hold[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \d_cache_inst|CPU_address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[5]~28_combout ),
	.asdata(\CPU_inst|shift_merge0|RBA_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[5] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \d_cache_inst|cache_address[2]~2 (
// Equation(s):
// \d_cache_inst|cache_address[2]~2_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [5]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|shift_merge0|RBA_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|RBA_reg [5]),
	.datac(\d_cache_inst|CPU_address_hold [5]),
	.datad(\d_cache_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[2]~2 .lut_mask = 16'hF0CC;
defparam \d_cache_inst|cache_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[6]~30 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[6]~30_combout  = (\d_cache_inst|CPU_address_hold [6] & (!\d_cache_inst|CPU_address_hold[5]~29 )) # (!\d_cache_inst|CPU_address_hold [6] & ((\d_cache_inst|CPU_address_hold[5]~29 ) # (GND)))
// \d_cache_inst|CPU_address_hold[6]~31  = CARRY((!\d_cache_inst|CPU_address_hold[5]~29 ) # (!\d_cache_inst|CPU_address_hold [6]))

	.dataa(\d_cache_inst|CPU_address_hold [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[5]~29 ),
	.combout(\d_cache_inst|CPU_address_hold[6]~30_combout ),
	.cout(\d_cache_inst|CPU_address_hold[6]~31 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[6]~30 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[6]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout  = \CPU_inst|shift_merge0|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \CPU_inst|shift_merge0|LBD_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBA_reg[6]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBA_reg[6]~feeder_combout  = \CPU_inst|shift_merge0|Mux1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBA_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBA_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \CPU_inst|shift_merge0|LBA_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBA_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBA_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBA_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux9~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux9~0_combout  = (\CPU_inst|latch_address_r4 [0] & (((\CPU_inst|latch_address_r4 [1])))) # (!\CPU_inst|latch_address_r4 [0] & ((\CPU_inst|latch_address_r4 [1] & (\CPU_inst|shift_merge0|LBD_reg [6])) # (!\CPU_inst|latch_address_r4 
// [1] & ((\CPU_inst|shift_merge0|LBA_reg [6])))))

	.dataa(\CPU_inst|latch_address_r4 [0]),
	.datab(\CPU_inst|shift_merge0|LBD_reg [6]),
	.datac(\CPU_inst|shift_merge0|LBA_reg [6]),
	.datad(\CPU_inst|latch_address_r4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux9~0 .lut_mask = 16'hEE50;
defparam \CPU_inst|shift_merge0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \CPU_inst|shift_merge0|RBD_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux9~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux9~1_combout  = (\CPU_inst|shift_merge0|Mux9~0_combout  & (((\CPU_inst|shift_merge0|RBD_reg [6]) # (!\CPU_inst|latch_address_r4 [0])))) # (!\CPU_inst|shift_merge0|Mux9~0_combout  & (\CPU_inst|shift_merge0|RBA_reg [6] & 
// ((\CPU_inst|latch_address_r4 [0]))))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [6]),
	.datab(\CPU_inst|shift_merge0|Mux9~0_combout ),
	.datac(\CPU_inst|shift_merge0|RBD_reg [6]),
	.datad(\CPU_inst|latch_address_r4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux9~1 .lut_mask = 16'hE2CC;
defparam \CPU_inst|shift_merge0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \CPU_inst|shift_merge0|merge_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~15 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~15_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_in [6] & \CPU_inst|shift_merge0|merge_mask [3]))

	.dataa(\CPU_inst|shift_merge0|merge_in [6]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [3]),
	.datad(\CPU_inst|shift_merge0|shift_reg [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~15 .lut_mask = 16'hFFA0;
defparam \CPU_inst|shift_merge0|merge_result~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~14 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~14_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_mask [5] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [5]),
	.datab(\CPU_inst|shift_merge0|merge_mask [5]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~14 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0]) # ((\CPU_inst|shift_merge0|merge_result~14_combout )))) # (!\CPU_inst|merge_D05 [1] & (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~15_combout )))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~15_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|shift_merge0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~16 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~16_combout  = (\CPU_inst|shift_merge0|shift_reg [6]) # ((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [6]),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~16 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~13 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~13_combout  = (\CPU_inst|shift_merge0|shift_reg [4]) # ((\CPU_inst|shift_merge0|merge_mask [4] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [4]),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~13 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~1_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux1~0_combout  & (\CPU_inst|shift_merge0|merge_result~16_combout )) # (!\CPU_inst|shift_merge0|Mux1~0_combout  & ((\CPU_inst|shift_merge0|merge_result~13_combout 
// ))))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux1~0_combout ))

	.dataa(\CPU_inst|merge_D05 [0]),
	.datab(\CPU_inst|shift_merge0|Mux1~0_combout ),
	.datac(\CPU_inst|shift_merge0|merge_result~16_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|shift_merge0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~18 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~18_combout  = (\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|shift_merge0|merge_in [6])

	.dataa(\CPU_inst|shift_merge0|merge_mask [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [6]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~18 .lut_mask = 16'hAA00;
defparam \CPU_inst|shift_merge0|merge_result~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~2_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|shift_reg [0])) # (!\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~18_combout )))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|shift_reg [0]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~18_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~2 .lut_mask = 16'hE5E0;
defparam \CPU_inst|shift_merge0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~19 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~19_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [2]),
	.datac(\CPU_inst|shift_merge0|merge_in [6]),
	.datad(\CPU_inst|shift_merge0|shift_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~19 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~17 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~17_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [6]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|merge_in [6]),
	.datad(\CPU_inst|shift_merge0|shift_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~17 .lut_mask = 16'hFFC0;
defparam \CPU_inst|shift_merge0|merge_result~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~3_combout  = (\CPU_inst|shift_merge0|Mux1~2_combout  & ((\CPU_inst|shift_merge0|merge_result~19_combout ) # ((!\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|Mux1~2_combout  & (((\CPU_inst|merge_D05 [1] & 
// \CPU_inst|shift_merge0|merge_result~17_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux1~2_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~19_combout ),
	.datac(\CPU_inst|merge_D05 [1]),
	.datad(\CPU_inst|shift_merge0|merge_result~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~3 .lut_mask = 16'hDA8A;
defparam \CPU_inst|shift_merge0|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux1~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux1~4_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux1~1_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux1~3_combout )))

	.dataa(\CPU_inst|shift_merge0|Mux1~1_combout ),
	.datab(\CPU_inst|shift_merge0|Mux1~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|merge_D05 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux1~4 .lut_mask = 16'hAACC;
defparam \CPU_inst|shift_merge0|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \CPU_inst|shift_merge0|RBA_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBA_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBA_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \d_cache_inst|CPU_address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[6]~30_combout ),
	.asdata(\CPU_inst|shift_merge0|RBA_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[6] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \d_cache_inst|cache_address[3]~3 (
// Equation(s):
// \d_cache_inst|cache_address[3]~3_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [6])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|shift_merge0|RBA_reg [6])))

	.dataa(\d_cache_inst|CPU_address_hold [6]),
	.datab(\d_cache_inst|always1~0_combout ),
	.datac(\CPU_inst|shift_merge0|RBA_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[3]~3 .lut_mask = 16'hB8B8;
defparam \d_cache_inst|cache_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[7]~32 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[7]~32_combout  = (\d_cache_inst|CPU_address_hold [7] & (\d_cache_inst|CPU_address_hold[6]~31  $ (GND))) # (!\d_cache_inst|CPU_address_hold [7] & (!\d_cache_inst|CPU_address_hold[6]~31  & VCC))
// \d_cache_inst|CPU_address_hold[7]~33  = CARRY((\d_cache_inst|CPU_address_hold [7] & !\d_cache_inst|CPU_address_hold[6]~31 ))

	.dataa(\d_cache_inst|CPU_address_hold [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[6]~31 ),
	.combout(\d_cache_inst|CPU_address_hold[7]~32_combout ),
	.cout(\d_cache_inst|CPU_address_hold[7]~33 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[7]~32 .lut_mask = 16'hA50A;
defparam \d_cache_inst|CPU_address_hold[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \d_cache_inst|CPU_address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[7]~32_combout ),
	.asdata(\CPU_inst|shift_merge0|RBA_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[7] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \d_cache_inst|cache_address[4]~4 (
// Equation(s):
// \d_cache_inst|cache_address[4]~4_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [7])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|shift_merge0|RBA_reg [7])))

	.dataa(\d_cache_inst|CPU_address_hold [7]),
	.datab(gnd),
	.datac(\d_cache_inst|always1~0_combout ),
	.datad(\CPU_inst|shift_merge0|RBA_reg [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[4]~4 .lut_mask = 16'hAFA0;
defparam \d_cache_inst|cache_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[8]~34 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[8]~34_combout  = (\d_cache_inst|CPU_address_hold [8] & (!\d_cache_inst|CPU_address_hold[7]~33 )) # (!\d_cache_inst|CPU_address_hold [8] & ((\d_cache_inst|CPU_address_hold[7]~33 ) # (GND)))
// \d_cache_inst|CPU_address_hold[8]~35  = CARRY((!\d_cache_inst|CPU_address_hold[7]~33 ) # (!\d_cache_inst|CPU_address_hold [8]))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[7]~33 ),
	.combout(\d_cache_inst|CPU_address_hold[8]~34_combout ),
	.cout(\d_cache_inst|CPU_address_hold[8]~35 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[8]~34 .lut_mask = 16'h3C3F;
defparam \d_cache_inst|CPU_address_hold[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \CPU_inst|shift_merge0|LBA_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBA_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBA_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \d_cache_inst|CPU_address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[8]~34_combout ),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[8] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \d_cache_inst|cache_address[5]~5 (
// Equation(s):
// \d_cache_inst|cache_address[5]~5_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [8])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|shift_merge0|LBA_reg [0])))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [8]),
	.datac(\d_cache_inst|always1~0_combout ),
	.datad(\CPU_inst|shift_merge0|LBA_reg [0]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[5]~5 .lut_mask = 16'hCFC0;
defparam \d_cache_inst|cache_address[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \CPU_inst|shift_merge0|LBA_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBA_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBA_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~36 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~36_combout  = (\d_cache_inst|CPU_address_hold [9] & (\d_cache_inst|CPU_address_hold[8]~35  $ (GND))) # (!\d_cache_inst|CPU_address_hold [9] & (!\d_cache_inst|CPU_address_hold[8]~35  & VCC))
// \d_cache_inst|CPU_address_hold[9]~37  = CARRY((\d_cache_inst|CPU_address_hold [9] & !\d_cache_inst|CPU_address_hold[8]~35 ))

	.dataa(\d_cache_inst|CPU_address_hold [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[8]~35 ),
	.combout(\d_cache_inst|CPU_address_hold[9]~36_combout ),
	.cout(\d_cache_inst|CPU_address_hold[9]~37 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~36 .lut_mask = 16'hA50A;
defparam \d_cache_inst|CPU_address_hold[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \d_cache_inst|CPU_address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[9]~36_combout ),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \d_cache_inst|cache_address[6]~6 (
// Equation(s):
// \d_cache_inst|cache_address[6]~6_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [9]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|shift_merge0|LBA_reg [1]))

	.dataa(\CPU_inst|shift_merge0|LBA_reg [1]),
	.datab(\d_cache_inst|always1~0_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_address_hold [9]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[6]~6 .lut_mask = 16'hEE22;
defparam \d_cache_inst|cache_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \CPU_inst|shift_merge0|LBA_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBA_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBA_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[10]~38 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[10]~38_combout  = (\d_cache_inst|CPU_address_hold [10] & (!\d_cache_inst|CPU_address_hold[9]~37 )) # (!\d_cache_inst|CPU_address_hold [10] & ((\d_cache_inst|CPU_address_hold[9]~37 ) # (GND)))
// \d_cache_inst|CPU_address_hold[10]~39  = CARRY((!\d_cache_inst|CPU_address_hold[9]~37 ) # (!\d_cache_inst|CPU_address_hold [10]))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[9]~37 ),
	.combout(\d_cache_inst|CPU_address_hold[10]~38_combout ),
	.cout(\d_cache_inst|CPU_address_hold[10]~39 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[10]~38 .lut_mask = 16'h3C3F;
defparam \d_cache_inst|CPU_address_hold[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \d_cache_inst|CPU_address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[10]~38_combout ),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[10] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \d_cache_inst|cache_address[7]~7 (
// Equation(s):
// \d_cache_inst|cache_address[7]~7_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [10]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|shift_merge0|LBA_reg [2]))

	.dataa(\CPU_inst|shift_merge0|LBA_reg [2]),
	.datab(gnd),
	.datac(\d_cache_inst|always1~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold [10]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[7]~7 .lut_mask = 16'hFA0A;
defparam \d_cache_inst|cache_address[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[11]~40 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[11]~40_combout  = (\d_cache_inst|CPU_address_hold [11] & (\d_cache_inst|CPU_address_hold[10]~39  $ (GND))) # (!\d_cache_inst|CPU_address_hold [11] & (!\d_cache_inst|CPU_address_hold[10]~39  & VCC))
// \d_cache_inst|CPU_address_hold[11]~41  = CARRY((\d_cache_inst|CPU_address_hold [11] & !\d_cache_inst|CPU_address_hold[10]~39 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[10]~39 ),
	.combout(\d_cache_inst|CPU_address_hold[11]~40_combout ),
	.cout(\d_cache_inst|CPU_address_hold[11]~41 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[11]~40 .lut_mask = 16'hC30C;
defparam \d_cache_inst|CPU_address_hold[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \CPU_inst|shift_merge0|LBA_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBA_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBA_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \d_cache_inst|CPU_address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[11]~40_combout ),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[11] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \d_cache_inst|cache_address[8]~8 (
// Equation(s):
// \d_cache_inst|cache_address[8]~8_combout  = (\d_cache_inst|always1~0_combout  & (\d_cache_inst|CPU_address_hold [11])) # (!\d_cache_inst|always1~0_combout  & ((\CPU_inst|shift_merge0|LBA_reg [3])))

	.dataa(\d_cache_inst|always1~0_combout ),
	.datab(gnd),
	.datac(\d_cache_inst|CPU_address_hold [11]),
	.datad(\CPU_inst|shift_merge0|LBA_reg [3]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[8]~8 .lut_mask = 16'hF5A0;
defparam \d_cache_inst|cache_address[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \SDRAM_controller|p2_data0[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \SDRAM_controller|p2_data0[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \SDRAM_controller|p2_data0[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \d_cache_inst|byte_address[1]~feeder (
// Equation(s):
// \d_cache_inst|byte_address[1]~feeder_combout  = \CPU_inst|shift_merge0|RBA_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|RBA_reg [1]),
	.cin(gnd),
	.combout(\d_cache_inst|byte_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|byte_address[1]~feeder .lut_mask = 16'hFF00;
defparam \d_cache_inst|byte_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \d_cache_inst|byte_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|byte_address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[1] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \d_cache_inst|Decoder62~5 (
// Equation(s):
// \d_cache_inst|Decoder62~5_combout  = (\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [2] & \d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~5_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~5 .lut_mask = 16'h2020;
defparam \d_cache_inst|Decoder62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[0]~2 (
// Equation(s):
// \d_cache_inst|CPU_data_hold[0]~2_combout  = (\d_cache_inst|CPU_data_hold[0]~3_combout  & ((\SDRAM_controller|ready2~q ) # ((!\d_cache_inst|d_miss~0_combout  & !\d_cache_inst|fetch_active~q ))))

	.dataa(\d_cache_inst|d_miss~0_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0]~2 .lut_mask = 16'hF010;
defparam \d_cache_inst|CPU_data_hold[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \d_cache_inst|CPU_data_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[4] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \SDRAM_controller|p2_data1[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[5]~feeder (
// Equation(s):
// \d_cache_inst|CPU_data_hold[5]~feeder_combout  = \CPU_inst|shift_merge0|RBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|RBD_reg [5]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[5]~feeder .lut_mask = 16'hFF00;
defparam \d_cache_inst|CPU_data_hold[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \d_cache_inst|CPU_data_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_data_hold[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[5] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \SDRAM_controller|p2_data1[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \d_cache_inst|CPU_data_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[7] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \d_cache_inst|always1~1 (
// Equation(s):
// \d_cache_inst|always1~1_combout  = (!\d_cache_inst|fetch_active~q ) # (!\SDRAM_controller|ready2~q )

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(gnd),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d_cache_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always1~1 .lut_mask = 16'h5F5F;
defparam \d_cache_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[31]~189 (
// Equation(s):
// \d_cache_inst|cache_d[31]~189_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~5_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31])))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|CPU_data_hold [7]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[31]~189_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[31]~189 .lut_mask = 16'hD080;
defparam \d_cache_inst|cache_d[31]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[31]~253 (
// Equation(s):
// \d_cache_inst|cache_d[31]~253_combout  = (\d_cache_inst|cache_d[31]~189_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data1 [15])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [15]),
	.datad(\d_cache_inst|cache_d[31]~189_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[31]~253_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[31]~253 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[31]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \SDRAM_controller|p2_data2[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \d_cache_inst|Decoder62~7 (
// Equation(s):
// \d_cache_inst|Decoder62~7_combout  = (\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [2] & !\d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~7_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~7 .lut_mask = 16'h00A0;
defparam \d_cache_inst|Decoder62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \SDRAM_controller|p2_data2[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \SDRAM_controller|p2_data3[0]~0 (
// Equation(s):
// \SDRAM_controller|p2_data3[0]~0_combout  = (\SDRAM_controller|state.S_READ_P2_DATA3~q  & (!button_s[3] & !\rst~q ))

	.dataa(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.datab(button_s[3]),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p2_data3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[0]~0 .lut_mask = 16'h0022;
defparam \SDRAM_controller|p2_data3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \SDRAM_controller|p2_data3[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \d_cache_inst|Decoder62~4 (
// Equation(s):
// \d_cache_inst|Decoder62~4_combout  = (\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [2] & \d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~4 .lut_mask = 16'hA000;
defparam \d_cache_inst|Decoder62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \d_cache_inst|CPU_data_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[6] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[62]~184 (
// Equation(s):
// \d_cache_inst|cache_d[62]~184_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~4_combout ),
	.datad(\d_cache_inst|CPU_data_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[62]~184_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[62]~184 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[62]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \SDRAM_controller|p2_data3[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[62]~248 (
// Equation(s):
// \d_cache_inst|cache_d[62]~248_combout  = (\d_cache_inst|cache_d[62]~184_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [14] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[62]~184_combout ),
	.datac(\SDRAM_controller|p2_data3 [14]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[62]~248_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[62]~248 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[62]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,\d_cache_inst|cache_d[63]~252_combout ,\d_cache_inst|cache_d[62]~248_combout ,\d_cache_inst|cache_d[61]~244_combout ,\d_cache_inst|cache_d[47]~255_combout ,\d_cache_inst|cache_d[46]~251_combout ,\d_cache_inst|cache_d[45]~247_combout ,
\d_cache_inst|cache_d[44]~243_combout ,\d_cache_inst|cache_d[31]~253_combout ,\d_cache_inst|cache_d[30]~249_combout ,\d_cache_inst|cache_d[29]~245_combout ,\d_cache_inst|cache_d[28]~241_combout ,\d_cache_inst|cache_d[15]~254_combout ,
\d_cache_inst|cache_d[14]~250_combout ,\d_cache_inst|cache_d[13]~246_combout ,\d_cache_inst|cache_d[12]~242_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[63]~188 (
// Equation(s):
// \d_cache_inst|cache_d[63]~188_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]))))

	.dataa(\d_cache_inst|Decoder62~4_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[63]~188_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[63]~188 .lut_mask = 16'hC840;
defparam \d_cache_inst|cache_d[63]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \SDRAM_controller|p2_data3[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[63]~252 (
// Equation(s):
// \d_cache_inst|cache_d[63]~252_combout  = (\d_cache_inst|cache_d[63]~188_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [15] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[63]~188_combout ),
	.datac(\SDRAM_controller|p2_data3 [15]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[63]~252_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[63]~252 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[63]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[61]~180 (
// Equation(s):
// \d_cache_inst|cache_d[61]~180_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [5]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|CPU_data_hold [5]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[61]~180_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[61]~180 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[61]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[61]~244 (
// Equation(s):
// \d_cache_inst|cache_d[61]~244_combout  = (\d_cache_inst|cache_d[61]~180_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [13])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [13]),
	.datad(\d_cache_inst|cache_d[61]~180_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[61]~244_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[61]~244 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[61]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[47]~191 (
// Equation(s):
// \d_cache_inst|cache_d[47]~191_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [7]),
	.datad(\d_cache_inst|Decoder62~7_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[47]~191_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[47]~191 .lut_mask = 16'hC088;
defparam \d_cache_inst|cache_d[47]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \SDRAM_controller|p2_data2[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[47]~255 (
// Equation(s):
// \d_cache_inst|cache_d[47]~255_combout  = (\d_cache_inst|cache_d[47]~191_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [15] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[47]~191_combout ),
	.datac(\SDRAM_controller|p2_data2 [15]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[47]~255_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[47]~255 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[47]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[46]~187 (
// Equation(s):
// \d_cache_inst|cache_d[46]~187_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [6]),
	.datad(\d_cache_inst|Decoder62~7_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[46]~187_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[46]~187 .lut_mask = 16'hC088;
defparam \d_cache_inst|cache_d[46]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \SDRAM_controller|p2_data2[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[46]~251 (
// Equation(s):
// \d_cache_inst|cache_d[46]~251_combout  = (\d_cache_inst|cache_d[46]~187_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [14] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[46]~187_combout ),
	.datac(\SDRAM_controller|p2_data2 [14]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[46]~251_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[46]~251 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[46]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[45]~183 (
// Equation(s):
// \d_cache_inst|cache_d[45]~183_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [5]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|Decoder62~7_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[45]~183_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[45]~183 .lut_mask = 16'hC0A0;
defparam \d_cache_inst|cache_d[45]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[45]~247 (
// Equation(s):
// \d_cache_inst|cache_d[45]~247_combout  = (\d_cache_inst|cache_d[45]~183_combout ) # ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|ready2~q  & \SDRAM_controller|p2_data2 [13])))

	.dataa(\d_cache_inst|fetch_active~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|p2_data2 [13]),
	.datad(\d_cache_inst|cache_d[45]~183_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[45]~247_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[45]~247 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[45]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[44]~179 (
// Equation(s):
// \d_cache_inst|cache_d[44]~179_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]))))

	.dataa(\d_cache_inst|Decoder62~7_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datac(\d_cache_inst|CPU_data_hold [4]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[44]~179_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[44]~179 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[44]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[44]~243 (
// Equation(s):
// \d_cache_inst|cache_d[44]~243_combout  = (\d_cache_inst|cache_d[44]~179_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data2 [12])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [12]),
	.datad(\d_cache_inst|cache_d[44]~179_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[44]~243_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[44]~243 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[44]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[30]~185 (
// Equation(s):
// \d_cache_inst|cache_d[30]~185_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|CPU_data_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[30]~185_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[30]~185 .lut_mask = 16'hE040;
defparam \d_cache_inst|cache_d[30]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \SDRAM_controller|p2_data1[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[30]~249 (
// Equation(s):
// \d_cache_inst|cache_d[30]~249_combout  = (\d_cache_inst|cache_d[30]~185_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [14] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[30]~185_combout ),
	.datac(\SDRAM_controller|p2_data1 [14]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[30]~249_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[30]~249 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[30]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[29]~181 (
// Equation(s):
// \d_cache_inst|cache_d[29]~181_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~5_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29])))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[29]~181_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[29]~181 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[29]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[29]~245 (
// Equation(s):
// \d_cache_inst|cache_d[29]~245_combout  = (\d_cache_inst|cache_d[29]~181_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data1 [13])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [13]),
	.datad(\d_cache_inst|cache_d[29]~181_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[29]~245_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[29]~245 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[29]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[28]~177 (
// Equation(s):
// \d_cache_inst|cache_d[28]~177_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~5_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28])))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|CPU_data_hold [4]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[28]~177_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[28]~177 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[28]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \SDRAM_controller|p2_data1[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[28]~241 (
// Equation(s):
// \d_cache_inst|cache_d[28]~241_combout  = (\d_cache_inst|cache_d[28]~177_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [12] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[28]~177_combout ),
	.datac(\SDRAM_controller|p2_data1 [12]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[28]~241_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[28]~241 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[28]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \d_cache_inst|Decoder62~6 (
// Equation(s):
// \d_cache_inst|Decoder62~6_combout  = (\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [2] & !\d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~6_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~6 .lut_mask = 16'h000A;
defparam \d_cache_inst|Decoder62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[15]~190 (
// Equation(s):
// \d_cache_inst|cache_d[15]~190_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[15]~190_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[15]~190 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[15]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[15]~254 (
// Equation(s):
// \d_cache_inst|cache_d[15]~254_combout  = (\d_cache_inst|cache_d[15]~190_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [15])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [15]),
	.datad(\d_cache_inst|cache_d[15]~190_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[15]~254_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[15]~254 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[15]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[14]~186 (
// Equation(s):
// \d_cache_inst|cache_d[14]~186_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|CPU_data_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[14]~186_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[14]~186 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[14]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[14]~250 (
// Equation(s):
// \d_cache_inst|cache_d[14]~250_combout  = (\d_cache_inst|cache_d[14]~186_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [14])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [14]),
	.datad(\d_cache_inst|cache_d[14]~186_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[14]~250_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[14]~250 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[14]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[13]~182 (
// Equation(s):
// \d_cache_inst|cache_d[13]~182_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [5]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[13]~182_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[13]~182 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[13]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[13]~246 (
// Equation(s):
// \d_cache_inst|cache_d[13]~246_combout  = (\d_cache_inst|cache_d[13]~182_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [13])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [13]),
	.datad(\d_cache_inst|cache_d[13]~182_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[13]~246_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[13]~246 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[13]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \SDRAM_controller|p2_data0[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \SDRAM_controller|p2_data0[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \d_cache_inst|Decoder62~2 (
// Equation(s):
// \d_cache_inst|Decoder62~2_combout  = (!\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [2] & !\d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~2 .lut_mask = 16'h0005;
defparam \d_cache_inst|Decoder62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \d_cache_inst|Decoder62~1 (
// Equation(s):
// \d_cache_inst|Decoder62~1_combout  = (!\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [2] & \d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~1 .lut_mask = 16'h0500;
defparam \d_cache_inst|Decoder62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \SDRAM_controller|p2_data1[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \CPU_inst|shift_merge0|RBD_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \d_cache_inst|CPU_data_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \d_cache_inst|Decoder62~3 (
// Equation(s):
// \d_cache_inst|Decoder62~3_combout  = (!\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [2] & !\d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~3 .lut_mask = 16'h0050;
defparam \d_cache_inst|Decoder62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \SDRAM_controller|p2_data2[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \SDRAM_controller|p2_data2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \SDRAM_controller|p2_data2[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \SDRAM_controller|p2_data3[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \SDRAM_controller|p2_data3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \SDRAM_controller|p2_data3[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \d_cache_inst|Decoder62~0 (
// Equation(s):
// \d_cache_inst|Decoder62~0_combout  = (!\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [2] & \d_cache_inst|byte_address [1]))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(gnd),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\d_cache_inst|Decoder62~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Decoder62~0 .lut_mask = 16'h5000;
defparam \d_cache_inst|Decoder62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[54]~152 (
// Equation(s):
// \d_cache_inst|cache_d[54]~152_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~0_combout ),
	.datad(\d_cache_inst|CPU_data_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[54]~152_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[54]~152 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[54]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[54]~216 (
// Equation(s):
// \d_cache_inst|cache_d[54]~216_combout  = (\d_cache_inst|cache_d[54]~152_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [6])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [6]),
	.datad(\d_cache_inst|cache_d[54]~152_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[54]~216_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[54]~216 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[54]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \SDRAM_controller|p2_data3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|cache_d[55]~220_combout ,\d_cache_inst|cache_d[54]~216_combout ,\d_cache_inst|cache_d[53]~212_combout ,\d_cache_inst|cache_d[52]~208_combout ,\d_cache_inst|cache_d[38]~219_combout ,\d_cache_inst|cache_d[37]~215_combout ,
\d_cache_inst|cache_d[36]~211_combout ,\d_cache_inst|cache_d[35]~207_combout ,\d_cache_inst|cache_d[23]~221_combout ,\d_cache_inst|cache_d[22]~217_combout ,\d_cache_inst|cache_d[21]~213_combout ,\d_cache_inst|cache_d[20]~209_combout ,
\d_cache_inst|cache_d[19]~205_combout ,\d_cache_inst|cache_d[7]~222_combout ,\d_cache_inst|cache_d[6]~218_combout ,\d_cache_inst|cache_d[5]~214_combout ,\d_cache_inst|cache_d[4]~210_combout ,\d_cache_inst|cache_d[3]~206_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[55]~156 (
// Equation(s):
// \d_cache_inst|cache_d[55]~156_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55])))))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(\d_cache_inst|CPU_data_hold [7]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[55]~156_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[55]~156 .lut_mask = 16'hD080;
defparam \d_cache_inst|cache_d[55]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[55]~220 (
// Equation(s):
// \d_cache_inst|cache_d[55]~220_combout  = (\d_cache_inst|cache_d[55]~156_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [7])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [7]),
	.datad(\d_cache_inst|cache_d[55]~156_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[55]~220_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[55]~220 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[55]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[53]~148 (
// Equation(s):
// \d_cache_inst|cache_d[53]~148_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [5]))) # (!\d_cache_inst|Decoder62~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|Decoder62~0_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[53]~148_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[53]~148 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[53]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[53]~212 (
// Equation(s):
// \d_cache_inst|cache_d[53]~212_combout  = (\d_cache_inst|cache_d[53]~148_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [5])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [5]),
	.datad(\d_cache_inst|cache_d[53]~148_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[53]~212_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[53]~212 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[53]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[52]~144 (
// Equation(s):
// \d_cache_inst|cache_d[52]~144_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52])))))

	.dataa(\d_cache_inst|CPU_data_hold [4]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.datac(\d_cache_inst|Decoder62~0_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[52]~144_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[52]~144 .lut_mask = 16'hAC00;
defparam \d_cache_inst|cache_d[52]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[52]~208 (
// Equation(s):
// \d_cache_inst|cache_d[52]~208_combout  = (\d_cache_inst|cache_d[52]~144_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [4])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [4]),
	.datad(\d_cache_inst|cache_d[52]~144_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[52]~208_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[52]~208 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[52]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[38]~155 (
// Equation(s):
// \d_cache_inst|cache_d[38]~155_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~3_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~3_combout ),
	.datad(\d_cache_inst|CPU_data_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[38]~155_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[38]~155 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[38]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[38]~219 (
// Equation(s):
// \d_cache_inst|cache_d[38]~219_combout  = (\d_cache_inst|cache_d[38]~155_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data2 [6])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [6]),
	.datad(\d_cache_inst|cache_d[38]~155_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[38]~219_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[38]~219 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[38]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[37]~151 (
// Equation(s):
// \d_cache_inst|cache_d[37]~151_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37])))))

	.dataa(\d_cache_inst|Decoder62~3_combout ),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[37]~151_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[37]~151 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[37]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[37]~215 (
// Equation(s):
// \d_cache_inst|cache_d[37]~215_combout  = (\d_cache_inst|cache_d[37]~151_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data2 [5])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [5]),
	.datad(\d_cache_inst|cache_d[37]~151_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[37]~215_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[37]~215 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[37]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[36]~147 (
// Equation(s):
// \d_cache_inst|cache_d[36]~147_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [4])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36])))))

	.dataa(\d_cache_inst|Decoder62~3_combout ),
	.datab(\d_cache_inst|CPU_data_hold [4]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[36]~147_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[36]~147 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[36]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[36]~211 (
// Equation(s):
// \d_cache_inst|cache_d[36]~211_combout  = (\d_cache_inst|cache_d[36]~147_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data2 [4])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [4]),
	.datad(\d_cache_inst|cache_d[36]~147_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[36]~211_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[36]~211 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[36]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[35]~143 (
// Equation(s):
// \d_cache_inst|cache_d[35]~143_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35])))))

	.dataa(\d_cache_inst|CPU_data_hold [3]),
	.datab(\d_cache_inst|Decoder62~3_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[35]~143_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[35]~143 .lut_mask = 16'hB800;
defparam \d_cache_inst|cache_d[35]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \SDRAM_controller|p2_data2[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[35]~207 (
// Equation(s):
// \d_cache_inst|cache_d[35]~207_combout  = (\d_cache_inst|cache_d[35]~143_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [3] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[35]~143_combout ),
	.datac(\SDRAM_controller|p2_data2 [3]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[35]~207_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[35]~207 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[35]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[23]~157 (
// Equation(s):
// \d_cache_inst|cache_d[23]~157_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\d_cache_inst|CPU_data_hold [7]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|Decoder62~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[23]~157_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[23]~157 .lut_mask = 16'hC0A0;
defparam \d_cache_inst|cache_d[23]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \SDRAM_controller|p2_data1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[23]~221 (
// Equation(s):
// \d_cache_inst|cache_d[23]~221_combout  = (\d_cache_inst|cache_d[23]~157_combout ) # ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [7] & \SDRAM_controller|ready2~q )))

	.dataa(\d_cache_inst|cache_d[23]~157_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [7]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[23]~221_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[23]~221 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[23]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[22]~153 (
// Equation(s):
// \d_cache_inst|cache_d[22]~153_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [6])) # (!\d_cache_inst|Decoder62~1_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22])))))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [6]),
	.datac(\d_cache_inst|always1~1_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[22]~153_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[22]~153 .lut_mask = 16'hD080;
defparam \d_cache_inst|cache_d[22]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \SDRAM_controller|p2_data1[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[22]~217 (
// Equation(s):
// \d_cache_inst|cache_d[22]~217_combout  = (\d_cache_inst|cache_d[22]~153_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [6] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[22]~153_combout ),
	.datac(\SDRAM_controller|p2_data1 [6]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[22]~217 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[21]~149 (
// Equation(s):
// \d_cache_inst|cache_d[21]~149_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~1_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[21]~149_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[21]~149 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[21]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \SDRAM_controller|p2_data1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[21]~213 (
// Equation(s):
// \d_cache_inst|cache_d[21]~213_combout  = (\d_cache_inst|cache_d[21]~149_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [5] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[21]~149_combout ),
	.datac(\SDRAM_controller|p2_data1 [5]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[21]~213 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[20]~145 (
// Equation(s):
// \d_cache_inst|cache_d[20]~145_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\d_cache_inst|CPU_data_hold [4]),
	.datac(\d_cache_inst|Decoder62~1_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[20]~145_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[20]~145 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[20]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[20]~209 (
// Equation(s):
// \d_cache_inst|cache_d[20]~209_combout  = (\d_cache_inst|cache_d[20]~145_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data1 [4])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [4]),
	.datad(\d_cache_inst|cache_d[20]~145_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[20]~209_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[20]~209 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[20]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[19]~141 (
// Equation(s):
// \d_cache_inst|cache_d[19]~141_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\d_cache_inst|Decoder62~1_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[19]~141_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[19]~141 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[19]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \SDRAM_controller|p2_data1[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[19]~205 (
// Equation(s):
// \d_cache_inst|cache_d[19]~205_combout  = (\d_cache_inst|cache_d[19]~141_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [3] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[19]~141_combout ),
	.datac(\SDRAM_controller|p2_data1 [3]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[19]~205_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[19]~205 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[19]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[7]~158 (
// Equation(s):
// \d_cache_inst|cache_d[7]~158_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [7])) # (!\d_cache_inst|Decoder62~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\d_cache_inst|CPU_data_hold [7]),
	.datab(\d_cache_inst|Decoder62~2_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[7]~158 .lut_mask = 16'hB800;
defparam \d_cache_inst|cache_d[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \SDRAM_controller|p2_data0[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[7]~222 (
// Equation(s):
// \d_cache_inst|cache_d[7]~222_combout  = (\d_cache_inst|cache_d[7]~158_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [7] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[7]~158_combout ),
	.datac(\SDRAM_controller|p2_data0 [7]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[7]~222_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[7]~222 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[7]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[6]~154 (
// Equation(s):
// \d_cache_inst|cache_d[6]~154_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [6]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~2_combout ),
	.datad(\d_cache_inst|CPU_data_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[6]~154 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \SDRAM_controller|p2_data0[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[6]~218 (
// Equation(s):
// \d_cache_inst|cache_d[6]~218_combout  = (\d_cache_inst|cache_d[6]~154_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [6] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[6]~154_combout ),
	.datac(\SDRAM_controller|p2_data0 [6]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[6]~218_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[6]~218 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[6]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[5]~150 (
// Equation(s):
// \d_cache_inst|cache_d[5]~150_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [5])) # (!\d_cache_inst|Decoder62~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\d_cache_inst|Decoder62~2_combout ),
	.datab(\d_cache_inst|CPU_data_hold [5]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[5]~150_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[5]~150 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[5]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[5]~214 (
// Equation(s):
// \d_cache_inst|cache_d[5]~214_combout  = (\d_cache_inst|cache_d[5]~150_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [5])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [5]),
	.datad(\d_cache_inst|cache_d[5]~150_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[5]~214_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[5]~214 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[5]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[4]~146 (
// Equation(s):
// \d_cache_inst|cache_d[4]~146_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\d_cache_inst|CPU_data_hold [4]),
	.datac(\d_cache_inst|Decoder62~2_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[4]~146_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[4]~146 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[4]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \SDRAM_controller|p2_data0[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[4]~210 (
// Equation(s):
// \d_cache_inst|cache_d[4]~210_combout  = (\d_cache_inst|cache_d[4]~146_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [4] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[4]~146_combout ),
	.datac(\SDRAM_controller|p2_data0 [4]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[4]~210_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[4]~210 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[4]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[3]~142 (
// Equation(s):
// \d_cache_inst|cache_d[3]~142_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\d_cache_inst|Decoder62~2_combout ),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[3]~142_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[3]~142 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[3]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[3]~206 (
// Equation(s):
// \d_cache_inst|cache_d[3]~206_combout  = (\d_cache_inst|cache_d[3]~142_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [3])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [3]),
	.datad(\d_cache_inst|cache_d[3]~142_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[3]~206_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[3]~206 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[3]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \CPU_inst|IV_in~37 (
// Equation(s):
// \CPU_inst|IV_in~37_combout  = (\d_cache_inst|byte_address [0] & (((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54])) # 
// (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38])))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~37 .lut_mask = 16'hFA0C;
defparam \CPU_inst|IV_in~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \CPU_inst|IV_in~38 (
// Equation(s):
// \CPU_inst|IV_in~38_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~37_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62])) # (!\CPU_inst|IV_in~37_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]))))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~37_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\CPU_inst|IV_in~37_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~38 .lut_mask = 16'hAFC0;
defparam \CPU_inst|IV_in~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \RXD~input (
	.i(RXD),
	.ibar(gnd),
	.o(\RXD~input_o ));
// synopsys translate_off
defparam \RXD~input .bus_hold = "false";
defparam \RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \serial_inst|UART_inst|rx_s~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_s~0_combout  = !\RXD~input_o 

	.dataa(\RXD~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_s~0 .lut_mask = 16'h5555;
defparam \serial_inst|UART_inst|rx_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N25
dffeas \serial_inst|UART_inst|rx_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_s .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~8 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~8_combout  = (\serial_inst|UART_inst|rx_frame [7] & (\serial_inst|UART_inst|rx_active~q  & !\rst~q ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame [7]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~8 .lut_mask = 16'h00C0;
defparam \serial_inst|UART_inst|rx_frame~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~0 (
// Equation(s):
// \serial_inst|UART_inst|Add0~0_combout  = \serial_inst|UART_inst|rx_timer [0] $ (VCC)
// \serial_inst|UART_inst|Add0~1  = CARRY(\serial_inst|UART_inst|rx_timer [0])

	.dataa(\serial_inst|UART_inst|rx_timer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~0_combout ),
	.cout(\serial_inst|UART_inst|Add0~1 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \serial_inst|UART_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~0_combout  = (\serial_inst|UART_inst|rx_active~q  & (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~0_combout )))) # (!\serial_inst|UART_inst|rx_active~q  & 
// (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~0_combout )) # (!\rst~q )))

	.dataa(\serial_inst|UART_inst|rx_active~q ),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datad(\serial_inst|UART_inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~0 .lut_mask = 16'h1F11;
defparam \serial_inst|UART_inst|rx_timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N7
dffeas \serial_inst|UART_inst|rx_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N16
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~2 (
// Equation(s):
// \serial_inst|UART_inst|Add0~2_combout  = (\serial_inst|UART_inst|rx_timer [1] & (!\serial_inst|UART_inst|Add0~1 )) # (!\serial_inst|UART_inst|rx_timer [1] & ((\serial_inst|UART_inst|Add0~1 ) # (GND)))
// \serial_inst|UART_inst|Add0~3  = CARRY((!\serial_inst|UART_inst|Add0~1 ) # (!\serial_inst|UART_inst|rx_timer [1]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~1 ),
	.combout(\serial_inst|UART_inst|Add0~2_combout ),
	.cout(\serial_inst|UART_inst|Add0~3 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N2
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~9 (
// Equation(s):
// \serial_inst|UART_inst|Add0~9_combout  = (!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datad(\serial_inst|UART_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~9 .lut_mask = 16'h0F00;
defparam \serial_inst|UART_inst|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N3
dffeas \serial_inst|UART_inst|rx_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N18
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~4 (
// Equation(s):
// \serial_inst|UART_inst|Add0~4_combout  = (\serial_inst|UART_inst|rx_timer [2] & (\serial_inst|UART_inst|Add0~3  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [2] & (!\serial_inst|UART_inst|Add0~3  & VCC))
// \serial_inst|UART_inst|Add0~5  = CARRY((\serial_inst|UART_inst|rx_timer [2] & !\serial_inst|UART_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~3 ),
	.combout(\serial_inst|UART_inst|Add0~4_combout ),
	.cout(\serial_inst|UART_inst|Add0~5 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N8
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~6 (
// Equation(s):
// \serial_inst|UART_inst|Add0~6_combout  = (!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datad(\serial_inst|UART_inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~6 .lut_mask = 16'h0F00;
defparam \serial_inst|UART_inst|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N9
dffeas \serial_inst|UART_inst|rx_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~7 (
// Equation(s):
// \serial_inst|UART_inst|Add0~7_combout  = (\serial_inst|UART_inst|rx_timer [3] & (!\serial_inst|UART_inst|Add0~5 )) # (!\serial_inst|UART_inst|rx_timer [3] & ((\serial_inst|UART_inst|Add0~5 ) # (GND)))
// \serial_inst|UART_inst|Add0~8  = CARRY((!\serial_inst|UART_inst|Add0~5 ) # (!\serial_inst|UART_inst|rx_timer [3]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~5 ),
	.combout(\serial_inst|UART_inst|Add0~7_combout ),
	.cout(\serial_inst|UART_inst|Add0~8 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~7 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N24
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~1_combout  = (\serial_inst|UART_inst|rx_active~q  & (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~7_combout )))) # (!\serial_inst|UART_inst|rx_active~q  & 
// (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~7_combout )) # (!\rst~q )))

	.dataa(\serial_inst|UART_inst|rx_active~q ),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datad(\serial_inst|UART_inst|Add0~7_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~1 .lut_mask = 16'h1F11;
defparam \serial_inst|UART_inst|rx_timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N25
dffeas \serial_inst|UART_inst|rx_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N22
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~10 (
// Equation(s):
// \serial_inst|UART_inst|Add0~10_combout  = (\serial_inst|UART_inst|rx_timer [4] & (\serial_inst|UART_inst|Add0~8  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [4] & (!\serial_inst|UART_inst|Add0~8  & VCC))
// \serial_inst|UART_inst|Add0~11  = CARRY((\serial_inst|UART_inst|rx_timer [4] & !\serial_inst|UART_inst|Add0~8 ))

	.dataa(\serial_inst|UART_inst|rx_timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~8 ),
	.combout(\serial_inst|UART_inst|Add0~10_combout ),
	.cout(\serial_inst|UART_inst|Add0~11 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~10 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~3_combout  = (\serial_inst|UART_inst|rx_active~q  & (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~10_combout )))) # (!\serial_inst|UART_inst|rx_active~q  & 
// (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~10_combout )) # (!\rst~q )))

	.dataa(\serial_inst|UART_inst|rx_active~q ),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datad(\serial_inst|UART_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~3 .lut_mask = 16'h1F11;
defparam \serial_inst|UART_inst|rx_timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N5
dffeas \serial_inst|UART_inst|rx_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N24
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~12 (
// Equation(s):
// \serial_inst|UART_inst|Add0~12_combout  = (\serial_inst|UART_inst|rx_timer [5] & (!\serial_inst|UART_inst|Add0~11 )) # (!\serial_inst|UART_inst|rx_timer [5] & ((\serial_inst|UART_inst|Add0~11 ) # (GND)))
// \serial_inst|UART_inst|Add0~13  = CARRY((!\serial_inst|UART_inst|Add0~11 ) # (!\serial_inst|UART_inst|rx_timer [5]))

	.dataa(\serial_inst|UART_inst|rx_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~11 ),
	.combout(\serial_inst|UART_inst|Add0~12_combout ),
	.cout(\serial_inst|UART_inst|Add0~13 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~12 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N6
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~16 (
// Equation(s):
// \serial_inst|UART_inst|Add0~16_combout  = (\serial_inst|UART_inst|Add0~12_combout  & !\serial_inst|UART_inst|rx_frame[6]~2_combout )

	.dataa(\serial_inst|UART_inst|Add0~12_combout ),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~16 .lut_mask = 16'h0A0A;
defparam \serial_inst|UART_inst|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N7
dffeas \serial_inst|UART_inst|rx_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N26
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~14 (
// Equation(s):
// \serial_inst|UART_inst|Add0~14_combout  = (\serial_inst|UART_inst|rx_timer [6] & (\serial_inst|UART_inst|Add0~13  $ (GND))) # (!\serial_inst|UART_inst|rx_timer [6] & (!\serial_inst|UART_inst|Add0~13  & VCC))
// \serial_inst|UART_inst|Add0~15  = CARRY((\serial_inst|UART_inst|rx_timer [6] & !\serial_inst|UART_inst|Add0~13 ))

	.dataa(\serial_inst|UART_inst|rx_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~13 ),
	.combout(\serial_inst|UART_inst|Add0~14_combout ),
	.cout(\serial_inst|UART_inst|Add0~15 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~14 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N2
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~2_combout  = (\serial_inst|UART_inst|rx_active~q  & (!\serial_inst|UART_inst|rx_frame[6]~2_combout  & (\serial_inst|UART_inst|Add0~14_combout ))) # (!\serial_inst|UART_inst|rx_active~q  & 
// (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~14_combout )) # (!\rst~q )))

	.dataa(\serial_inst|UART_inst|rx_active~q ),
	.datab(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datac(\serial_inst|UART_inst|Add0~14_combout ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~2 .lut_mask = 16'h3075;
defparam \serial_inst|UART_inst|rx_timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N3
dffeas \serial_inst|UART_inst|rx_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~17 (
// Equation(s):
// \serial_inst|UART_inst|Add0~17_combout  = (\serial_inst|UART_inst|rx_timer [7] & (!\serial_inst|UART_inst|Add0~15 )) # (!\serial_inst|UART_inst|rx_timer [7] & ((\serial_inst|UART_inst|Add0~15 ) # (GND)))
// \serial_inst|UART_inst|Add0~18  = CARRY((!\serial_inst|UART_inst|Add0~15 ) # (!\serial_inst|UART_inst|rx_timer [7]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|Add0~15 ),
	.combout(\serial_inst|UART_inst|Add0~17_combout ),
	.cout(\serial_inst|UART_inst|Add0~18 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~17 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N22
cycloneive_lcell_comb \serial_inst|UART_inst|rx_timer~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_timer~4_combout  = (\serial_inst|UART_inst|rx_active~q  & (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~17_combout )))) # (!\serial_inst|UART_inst|rx_active~q  & 
// (((!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~17_combout )) # (!\rst~q )))

	.dataa(\serial_inst|UART_inst|rx_active~q ),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datad(\serial_inst|UART_inst|Add0~17_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer~4 .lut_mask = 16'h1F11;
defparam \serial_inst|UART_inst|rx_timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N23
dffeas \serial_inst|UART_inst|rx_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_timer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N30
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~19 (
// Equation(s):
// \serial_inst|UART_inst|Add0~19_combout  = \serial_inst|UART_inst|Add0~18  $ (!\serial_inst|UART_inst|rx_timer [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_timer [8]),
	.cin(\serial_inst|UART_inst|Add0~18 ),
	.combout(\serial_inst|UART_inst|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~19 .lut_mask = 16'hF00F;
defparam \serial_inst|UART_inst|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneive_lcell_comb \serial_inst|UART_inst|Add0~21 (
// Equation(s):
// \serial_inst|UART_inst|Add0~21_combout  = (!\serial_inst|UART_inst|rx_frame[6]~2_combout  & \serial_inst|UART_inst|Add0~19_combout )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.datac(\serial_inst|UART_inst|Add0~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Add0~21 .lut_mask = 16'h3030;
defparam \serial_inst|UART_inst|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \serial_inst|UART_inst|rx_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_timer[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N0
cycloneive_lcell_comb \serial_inst|UART_inst|Equal1~1 (
// Equation(s):
// \serial_inst|UART_inst|Equal1~1_combout  = (\serial_inst|UART_inst|rx_timer [6]) # (((!\serial_inst|UART_inst|rx_timer [4]) # (!\serial_inst|UART_inst|rx_timer [5])) # (!\serial_inst|UART_inst|rx_timer [7]))

	.dataa(\serial_inst|UART_inst|rx_timer [6]),
	.datab(\serial_inst|UART_inst|rx_timer [7]),
	.datac(\serial_inst|UART_inst|rx_timer [5]),
	.datad(\serial_inst|UART_inst|rx_timer [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal1~1 .lut_mask = 16'hBFFF;
defparam \serial_inst|UART_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame[6]~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame[6]~1_combout  = (\serial_inst|UART_inst|rx_active~q  & !\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[6]~1 .lut_mask = 16'h00F0;
defparam \serial_inst|UART_inst|rx_frame[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N12
cycloneive_lcell_comb \serial_inst|UART_inst|Equal1~0 (
// Equation(s):
// \serial_inst|UART_inst|Equal1~0_combout  = (\serial_inst|UART_inst|rx_timer [0]) # (((\serial_inst|UART_inst|rx_timer [2]) # (\serial_inst|UART_inst|rx_timer [3])) # (!\serial_inst|UART_inst|rx_timer [1]))

	.dataa(\serial_inst|UART_inst|rx_timer [0]),
	.datab(\serial_inst|UART_inst|rx_timer [1]),
	.datac(\serial_inst|UART_inst|rx_timer [2]),
	.datad(\serial_inst|UART_inst|rx_timer [3]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal1~0 .lut_mask = 16'hFFFB;
defparam \serial_inst|UART_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame[6]~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame[6]~2_combout  = ((\serial_inst|UART_inst|rx_timer [8] & (!\serial_inst|UART_inst|Equal1~1_combout  & !\serial_inst|UART_inst|Equal1~0_combout ))) # (!\serial_inst|UART_inst|rx_frame[6]~1_combout )

	.dataa(\serial_inst|UART_inst|rx_timer [8]),
	.datab(\serial_inst|UART_inst|Equal1~1_combout ),
	.datac(\serial_inst|UART_inst|rx_frame[6]~1_combout ),
	.datad(\serial_inst|UART_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[6]~2 .lut_mask = 16'h0F2F;
defparam \serial_inst|UART_inst|rx_frame[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N29
dffeas \serial_inst|UART_inst|rx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~7 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~7_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [6]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~7 .lut_mask = 16'h3000;
defparam \serial_inst|UART_inst|rx_frame~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N27
dffeas \serial_inst|UART_inst|rx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~6 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~6_combout  = (\serial_inst|UART_inst|rx_frame [5] & (\serial_inst|UART_inst|rx_active~q  & !\rst~q ))

	.dataa(\serial_inst|UART_inst|rx_frame [5]),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~6 .lut_mask = 16'h00A0;
defparam \serial_inst|UART_inst|rx_frame~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N25
dffeas \serial_inst|UART_inst|rx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~5_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [4]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~5 .lut_mask = 16'h3000;
defparam \serial_inst|UART_inst|rx_frame~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \serial_inst|UART_inst|rx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~4_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [3]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~4 .lut_mask = 16'h3000;
defparam \serial_inst|UART_inst|rx_frame~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N13
dffeas \serial_inst|UART_inst|rx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~3_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [2]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~3 .lut_mask = 16'h3000;
defparam \serial_inst|UART_inst|rx_frame~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \serial_inst|UART_inst|rx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N28
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~0_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [1]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~0 .lut_mask = 16'h3000;
defparam \serial_inst|UART_inst|rx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N29
dffeas \serial_inst|UART_inst|rx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_active~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_active~0_combout  = (\serial_inst|UART_inst|rx_active~q  & ((!\serial_inst|UART_inst|rx_frame [0]))) # (!\serial_inst|UART_inst|rx_active~q  & (\serial_inst|UART_inst|rx_s~q ))

	.dataa(\serial_inst|UART_inst|rx_s~q ),
	.datab(\serial_inst|UART_inst|rx_frame [0]),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_active~0 .lut_mask = 16'h3A3A;
defparam \serial_inst|UART_inst|rx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N17
dffeas \serial_inst|UART_inst|rx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_active .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N12
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~11 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~11_combout  = (\serial_inst|UART_inst|rx_active~q  & (!\rst~q  & \serial_inst|UART_inst|rx_s~q ))

	.dataa(\serial_inst|UART_inst|rx_active~q ),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_s~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~11 .lut_mask = 16'h2020;
defparam \serial_inst|UART_inst|rx_frame~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \serial_inst|UART_inst|rx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[9] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N10
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~10 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~10_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [9]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [9]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~10 .lut_mask = 16'h3000;
defparam \serial_inst|UART_inst|rx_frame~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N11
dffeas \serial_inst|UART_inst|rx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cycloneive_lcell_comb \serial_inst|UART_inst|rx_frame~9 (
// Equation(s):
// \serial_inst|UART_inst|rx_frame~9_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [8]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_frame~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame~9 .lut_mask = 16'h3000;
defparam \serial_inst|UART_inst|rx_frame~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N15
dffeas \serial_inst|UART_inst|rx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_frame~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_frame[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_frame[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~6 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~6_combout  = (!\serial_inst|UART_inst|rx_frame [7] & !\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_frame [7]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~6 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N8
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data[7]~1 (
// Equation(s):
// \serial_inst|UART_inst|rx_data[7]~1_combout  = (\rst~q ) # ((\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [0]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[7]~1 .lut_mask = 16'hFCCC;
defparam \serial_inst|UART_inst|rx_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N11
dffeas \serial_inst|UART_inst|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~54feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~54feeder_combout  = \serial_inst|UART_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [6]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~54feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneive_lcell_comb \serial_inst|UART_inst|rx_ready~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_ready~0_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_active~q  & \serial_inst|UART_inst|rx_frame [0]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_active~q ),
	.datad(\serial_inst|UART_inst|rx_frame [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready~0 .lut_mask = 16'h3000;
defparam \serial_inst|UART_inst|rx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \serial_inst|UART_inst|rx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_ready .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~0 (
// Equation(s):
// \serial_inst|rx_queue|Add0~0_combout  = \serial_inst|UART_inst|rx_ready~q  $ (\serial_inst|rx_queue|write_addr [0])

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\serial_inst|rx_queue|write_addr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~0 .lut_mask = 16'h5A5A;
defparam \serial_inst|rx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \serial_inst|rx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~1 (
// Equation(s):
// \serial_inst|rx_queue|Add0~1_combout  = \serial_inst|rx_queue|write_addr [1] $ (((\serial_inst|UART_inst|rx_ready~q  & \serial_inst|rx_queue|write_addr [0])))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\serial_inst|rx_queue|write_addr [0]),
	.datac(\serial_inst|rx_queue|write_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~1 .lut_mask = 16'h7878;
defparam \serial_inst|rx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N11
dffeas \serial_inst|rx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \serial_inst|rx_queue|Add0~2 (
// Equation(s):
// \serial_inst|rx_queue|Add0~2_combout  = \serial_inst|rx_queue|write_addr [2] $ (((\serial_inst|UART_inst|rx_ready~q  & (\serial_inst|rx_queue|write_addr [0] & \serial_inst|rx_queue|write_addr [1]))))

	.dataa(\serial_inst|UART_inst|rx_ready~q ),
	.datab(\serial_inst|rx_queue|write_addr [0]),
	.datac(\serial_inst|rx_queue|write_addr [2]),
	.datad(\serial_inst|rx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add0~2 .lut_mask = 16'h78F0;
defparam \serial_inst|rx_queue|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \serial_inst|rx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~104 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~104_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_ready~q  & !\serial_inst|rx_queue|write_addr [0]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_ready~q ),
	.datad(\serial_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~104 .lut_mask = 16'h0030;
defparam \serial_inst|rx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~105 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~105_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~104_combout ))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~104_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~105 .lut_mask = 16'h8800;
defparam \serial_inst|rx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \serial_inst|rx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \WideAnd1~0 (
// Equation(s):
// \WideAnd1~0_combout  = (\CPU_inst|shift_merge0|RBA_reg [5] & (\CPU_inst|shift_merge0|RBA_reg [6] & (\CPU_inst|shift_merge0|RBA_reg [7] & \CPU_inst|shift_merge0|RBA_reg [4])))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [5]),
	.datab(\CPU_inst|shift_merge0|RBA_reg [6]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [7]),
	.datad(\CPU_inst|shift_merge0|RBA_reg [4]),
	.cin(gnd),
	.combout(\WideAnd1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~0 .lut_mask = 16'h8000;
defparam \WideAnd1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \WideAnd1~2 (
// Equation(s):
// \WideAnd1~2_combout  = (\CPU_inst|shift_merge0|LBA_reg [4] & (\CPU_inst|shift_merge0|LBA_reg [5] & (\CPU_inst|shift_merge0|LBA_reg [7] & \CPU_inst|shift_merge0|LBA_reg [6])))

	.dataa(\CPU_inst|shift_merge0|LBA_reg [4]),
	.datab(\CPU_inst|shift_merge0|LBA_reg [5]),
	.datac(\CPU_inst|shift_merge0|LBA_reg [7]),
	.datad(\CPU_inst|shift_merge0|LBA_reg [6]),
	.cin(gnd),
	.combout(\WideAnd1~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~2 .lut_mask = 16'h8000;
defparam \WideAnd1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \WideAnd1~1 (
// Equation(s):
// \WideAnd1~1_combout  = (\CPU_inst|shift_merge0|LBA_reg [1] & (\CPU_inst|shift_merge0|LBA_reg [2] & (\CPU_inst|shift_merge0|LBA_reg [3] & \CPU_inst|shift_merge0|LBA_reg [0])))

	.dataa(\CPU_inst|shift_merge0|LBA_reg [1]),
	.datab(\CPU_inst|shift_merge0|LBA_reg [2]),
	.datac(\CPU_inst|shift_merge0|LBA_reg [3]),
	.datad(\CPU_inst|shift_merge0|LBA_reg [0]),
	.cin(gnd),
	.combout(\WideAnd1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~1 .lut_mask = 16'h8000;
defparam \WideAnd1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \WideAnd1~4 (
// Equation(s):
// \WideAnd1~4_combout  = (\CPU_inst|shift_merge0|RBA_reg [2] & (\CPU_inst|shift_merge0|RBA_reg [3] & \CPU_inst|shift_merge0|RBA_reg [1]))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [2]),
	.datab(\CPU_inst|shift_merge0|RBA_reg [3]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideAnd1~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~4 .lut_mask = 16'h8080;
defparam \WideAnd1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb WideAnd1(
// Equation(s):
// \WideAnd1~combout  = (\WideAnd1~0_combout  & (\WideAnd1~2_combout  & (\WideAnd1~1_combout  & \WideAnd1~4_combout )))

	.dataa(\WideAnd1~0_combout ),
	.datab(\WideAnd1~2_combout ),
	.datac(\WideAnd1~1_combout ),
	.datad(\WideAnd1~4_combout ),
	.cin(gnd),
	.combout(\WideAnd1~combout ),
	.cout());
// synopsys translate_off
defparam WideAnd1.lut_mask = 16'h8000;
defparam WideAnd1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \CPU_inst|IO_RC~2 (
// Equation(s):
// \CPU_inst|IO_RC~2_combout  = (!\CPU_inst|decode_unit0|rotate_mux_reg~q  & \CPU_inst|decode_unit0|rotate_source_reg~q )

	.dataa(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|IO_RC~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IO_RC~2 .lut_mask = 16'h5500;
defparam \CPU_inst|IO_RC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \keyboard_inst|always0~0 (
// Equation(s):
// \keyboard_inst|always0~0_combout  = (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|IO_RC~1_combout  & (\CPU_inst|IO_RC~2_combout  & \CPU_inst|IO_RC~0_combout )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|IO_RC~1_combout ),
	.datac(\CPU_inst|IO_RC~2_combout ),
	.datad(\CPU_inst|IO_RC~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|always0~0 .lut_mask = 16'h4000;
defparam \keyboard_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr[0]~0 (
// Equation(s):
// \serial_inst|rx_queue|read_addr[0]~0_combout  = (\rst~q ) # ((!\CPU_inst|shift_merge0|RBA_reg [0] & (\WideAnd1~combout  & \keyboard_inst|always0~0_combout )))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datab(\WideAnd1~combout ),
	.datac(\rst~q ),
	.datad(\keyboard_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[0]~0 .lut_mask = 16'hF4F0;
defparam \serial_inst|rx_queue|read_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \serial_inst|rx_queue|read_addr[0]~1 (
// Equation(s):
// \serial_inst|rx_queue|read_addr[0]~1_combout  = (\serial_inst|rx_queue|read_addr[0]~0_combout  & (!\serial_inst|rx_queue|read_addr [0] & !\rst~q )) # (!\serial_inst|rx_queue|read_addr[0]~0_combout  & (\serial_inst|rx_queue|read_addr [0]))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|read_addr[0]~0_combout ),
	.datac(\serial_inst|rx_queue|read_addr [0]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|read_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[0]~1 .lut_mask = 16'h303C;
defparam \serial_inst|rx_queue|read_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \serial_inst|rx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|read_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \serial_inst|rx_queue|Add1~0 (
// Equation(s):
// \serial_inst|rx_queue|Add1~0_combout  = \serial_inst|rx_queue|read_addr [0] $ (\serial_inst|rx_queue|read_addr [1])

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|read_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add1~0 .lut_mask = 16'h3C3C;
defparam \serial_inst|rx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \serial_inst|rx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|read_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~106 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~106_combout  = (!\rst~q  & (\serial_inst|UART_inst|rx_ready~q  & \serial_inst|rx_queue|write_addr [0]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|UART_inst|rx_ready~q ),
	.datad(\serial_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~106 .lut_mask = 16'h3000;
defparam \serial_inst|rx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~109 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~109_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~106_combout ))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~106_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~109 .lut_mask = 16'h8800;
defparam \serial_inst|rx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N27
dffeas \serial_inst|rx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~108 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~108_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~104_combout ))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~104_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~108 .lut_mask = 16'h4400;
defparam \serial_inst|rx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \serial_inst|rx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~107 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~107_combout  = (!\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~106_combout ))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~106_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~107 .lut_mask = 16'h4400;
defparam \serial_inst|rx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N13
dffeas \serial_inst|rx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~89 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~89_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~46_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~38_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~38_q ),
	.datad(\serial_inst|rx_queue|queue_mem~46_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~89 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~90 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~90_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~89_combout  & ((\serial_inst|rx_queue|queue_mem~62_q ))) # (!\serial_inst|rx_queue|queue_mem~89_combout  & 
// (\serial_inst|rx_queue|queue_mem~54_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~89_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~54_q ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~62_q ),
	.datad(\serial_inst|rx_queue|queue_mem~89_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~90 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \serial_inst|rx_queue|Add1~1 (
// Equation(s):
// \serial_inst|rx_queue|Add1~1_combout  = \serial_inst|rx_queue|read_addr [2] $ (((\serial_inst|rx_queue|read_addr [0] & \serial_inst|rx_queue|read_addr [1])))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|Add1~1 .lut_mask = 16'h3CF0;
defparam \serial_inst|rx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \serial_inst|rx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|read_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~14feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~14feeder_combout  = \serial_inst|UART_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~14feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~111 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~111_combout  = (!\serial_inst|rx_queue|write_addr [1] & (!\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~106_combout ))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~106_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~111 .lut_mask = 16'h1100;
defparam \serial_inst|rx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \serial_inst|rx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~112 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~112_combout  = (!\serial_inst|rx_queue|write_addr [1] & (!\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~104_combout ))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~104_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~112 .lut_mask = 16'h1100;
defparam \serial_inst|rx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N7
dffeas \serial_inst|rx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~110 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~110_combout  = (\serial_inst|rx_queue|write_addr [1] & (!\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~104_combout ))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~104_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~110 .lut_mask = 16'h2200;
defparam \serial_inst|rx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \serial_inst|rx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~91 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~91_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~22_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~6_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~6_q ),
	.datad(\serial_inst|rx_queue|queue_mem~22_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~91 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~113 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~113_combout  = (\serial_inst|rx_queue|write_addr [1] & (!\serial_inst|rx_queue|write_addr [2] & \serial_inst|rx_queue|queue_mem~106_combout ))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~106_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~113 .lut_mask = 16'h2200;
defparam \serial_inst|rx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \serial_inst|rx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~92 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~92_combout  = (\serial_inst|rx_queue|queue_mem~91_combout  & (((\serial_inst|rx_queue|queue_mem~30_q ) # (!\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|queue_mem~91_combout  & 
// (\serial_inst|rx_queue|queue_mem~14_q  & ((\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|queue_mem~14_q ),
	.datab(\serial_inst|rx_queue|queue_mem~91_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~30_q ),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~92 .lut_mask = 16'hE2CC;
defparam \serial_inst|rx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~93 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~93_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~90_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~92_combout )))

	.dataa(\serial_inst|rx_queue|queue_mem~90_combout ),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~92_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~93 .lut_mask = 16'hBB88;
defparam \serial_inst|rx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N11
dffeas \serial_inst|rx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[6] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_lcell_comb \serial_inst|to_CPU~5 (
// Equation(s):
// \serial_inst|to_CPU~5_combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & \serial_inst|rx_queue|dout [6])

	.dataa(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|dout [6]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~5 .lut_mask = 16'h5500;
defparam \serial_inst|to_CPU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N17
dffeas \serial_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \VGA_WrEn~2 (
// Equation(s):
// \VGA_WrEn~2_combout  = (!\CPU_inst|shift_merge0|LBA_reg [6] & (!\CPU_inst|shift_merge0|LBA_reg [5] & (!\CPU_inst|shift_merge0|LBA_reg [7] & !\CPU_inst|shift_merge0|LBA_reg [4])))

	.dataa(\CPU_inst|shift_merge0|LBA_reg [6]),
	.datab(\CPU_inst|shift_merge0|LBA_reg [5]),
	.datac(\CPU_inst|shift_merge0|LBA_reg [7]),
	.datad(\CPU_inst|shift_merge0|LBA_reg [4]),
	.cin(gnd),
	.combout(\VGA_WrEn~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_WrEn~2 .lut_mask = 16'h0001;
defparam \VGA_WrEn~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \CPU_inst|IV_in[3]~5 (
// Equation(s):
// \CPU_inst|IV_in[3]~5_combout  = (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & !\VGA_WrEn~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datad(\VGA_WrEn~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[3]~5 .lut_mask = 16'h000F;
defparam \CPU_inst|IV_in[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data[6]~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data[6]~0_combout  = (\rst~q ) # (\keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[6]~0 .lut_mask = 16'hFFF0;
defparam \keyboard_inst|ps2_host_inst|rx_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \WideAnd1~3 (
// Equation(s):
// \WideAnd1~3_combout  = (\WideAnd1~1_combout  & (\WideAnd1~2_combout  & (\CPU_inst|shift_merge0|RBA_reg [2] & \WideAnd1~0_combout )))

	.dataa(\WideAnd1~1_combout ),
	.datab(\WideAnd1~2_combout ),
	.datac(\CPU_inst|shift_merge0|RBA_reg [2]),
	.datad(\WideAnd1~0_combout ),
	.cin(gnd),
	.combout(\WideAnd1~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideAnd1~3 .lut_mask = 16'h8000;
defparam \WideAnd1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \always2~5 (
// Equation(s):
// \always2~5_combout  = (!\CPU_inst|n_LB_w6~q  & \CPU_inst|WC6~q )

	.dataa(\CPU_inst|n_LB_w6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \always2~5 .lut_mask = 16'h5500;
defparam \always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
cycloneive_lcell_comb \keyboard_inst|data_write~0 (
// Equation(s):
// \keyboard_inst|data_write~0_combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & !\CPU_inst|shift_merge0|RBA_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\CPU_inst|shift_merge0|RBA_reg [1]),
	.cin(gnd),
	.combout(\keyboard_inst|data_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|data_write~0 .lut_mask = 16'h000F;
defparam \keyboard_inst|data_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
cycloneive_lcell_comb \keyboard_inst|data_write~1 (
// Equation(s):
// \keyboard_inst|data_write~1_combout  = (\WideAnd1~3_combout  & (!\CPU_inst|shift_merge0|RBA_reg [3] & (\always2~5_combout  & \keyboard_inst|data_write~0_combout )))

	.dataa(\WideAnd1~3_combout ),
	.datab(\CPU_inst|shift_merge0|RBA_reg [3]),
	.datac(\always2~5_combout ),
	.datad(\keyboard_inst|data_write~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|data_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|data_write~1 .lut_mask = 16'h2000;
defparam \keyboard_inst|data_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|write_addr[0]~0 (
// Equation(s):
// \keyboard_inst|tx_queue|write_addr[0]~0_combout  = (!\rst~q  & (\keyboard_inst|tx_queue|write_addr [0] $ (\keyboard_inst|data_write~1_combout )))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\keyboard_inst|tx_queue|write_addr [0]),
	.datad(\keyboard_inst|data_write~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|write_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[0]~0 .lut_mask = 16'h0330;
defparam \keyboard_inst|tx_queue|write_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \keyboard_inst|tx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|write_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add0~0 (
// Equation(s):
// \keyboard_inst|tx_queue|Add0~0_combout  = \keyboard_inst|tx_queue|write_addr [1] $ (\keyboard_inst|tx_queue|write_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|write_addr [1]),
	.datad(\keyboard_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add0~0 .lut_mask = 16'h0FF0;
defparam \keyboard_inst|tx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \keyboard_en~0 (
// Equation(s):
// \keyboard_en~0_combout  = (!\CPU_inst|shift_merge0|RBA_reg [3] & (\CPU_inst|shift_merge0|RBA_reg [2] & !\CPU_inst|shift_merge0|RBA_reg [1]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|RBA_reg [3]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [2]),
	.datad(\CPU_inst|shift_merge0|RBA_reg [1]),
	.cin(gnd),
	.combout(\keyboard_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_en~0 .lut_mask = 16'h0030;
defparam \keyboard_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb keyboard_en(
// Equation(s):
// \keyboard_en~combout  = (\WideAnd1~0_combout  & (\WideAnd1~2_combout  & (\WideAnd1~1_combout  & \keyboard_en~0_combout )))

	.dataa(\WideAnd1~0_combout ),
	.datab(\WideAnd1~2_combout ),
	.datac(\WideAnd1~1_combout ),
	.datad(\keyboard_en~0_combout ),
	.cin(gnd),
	.combout(\keyboard_en~combout ),
	.cout());
// synopsys translate_off
defparam keyboard_en.lut_mask = 16'h8000;
defparam keyboard_en.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|write_addr[0]~1 (
// Equation(s):
// \keyboard_inst|tx_queue|write_addr[0]~1_combout  = (\rst~q ) # ((\always2~5_combout  & (\keyboard_en~combout  & !\CPU_inst|shift_merge0|RBA_reg [0])))

	.dataa(\always2~5_combout ),
	.datab(\rst~q ),
	.datac(\keyboard_en~combout ),
	.datad(\CPU_inst|shift_merge0|RBA_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|write_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[0]~1 .lut_mask = 16'hCCEC;
defparam \keyboard_inst|tx_queue|write_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N25
dffeas \keyboard_inst|tx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~1 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~1_combout  = (\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|write_addr [0] & (\keyboard_inst|tx_queue|write_addr [1] $ (!\keyboard_inst|tx_queue|read_addr [1])))) # (!\keyboard_inst|tx_queue|read_addr [0] & 
// (!\keyboard_inst|tx_queue|write_addr [0] & (\keyboard_inst|tx_queue|write_addr [1] $ (!\keyboard_inst|tx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(\keyboard_inst|tx_queue|read_addr [1]),
	.datad(\keyboard_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~1 .lut_mask = 16'h8241;
defparam \keyboard_inst|tx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add0~1 (
// Equation(s):
// \keyboard_inst|tx_queue|Add0~1_combout  = \keyboard_inst|tx_queue|write_addr [2] $ (((\keyboard_inst|tx_queue|write_addr [1] & \keyboard_inst|tx_queue|write_addr [0])))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [1]),
	.datac(\keyboard_inst|tx_queue|write_addr [2]),
	.datad(\keyboard_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add0~1 .lut_mask = 16'h3CF0;
defparam \keyboard_inst|tx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N3
dffeas \keyboard_inst|tx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|write_addr[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~2 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~2_combout  = (\keyboard_inst|tx_queue|empty~1_combout  & (\keyboard_inst|tx_queue|read_addr [2] $ (!\keyboard_inst|tx_queue|write_addr [2])))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|empty~1_combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~2 .lut_mask = 16'hC00C;
defparam \keyboard_inst|tx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
cycloneive_lcell_comb \keyboard_inst|tx_req (
// Equation(s):
// \keyboard_inst|tx_req~combout  = (!\keyboard_inst|tx_active~q  & \keyboard_inst|tx_queue|empty~q )

	.dataa(\keyboard_inst|tx_active~q ),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|empty~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_req~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_req .lut_mask = 16'h5050;
defparam \keyboard_inst|tx_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|prev_tx_req~feeder (
// Equation(s):
// \keyboard_inst|ps2_host_inst|prev_tx_req~feeder_combout  = \keyboard_inst|tx_req~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|prev_tx_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_tx_req~feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|ps2_host_inst|prev_tx_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N13
dffeas \keyboard_inst|ps2_host_inst|prev_tx_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|prev_tx_req~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_tx_req .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_tx_req .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \keyboard_inst|tx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|data_write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|prev_push .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~0 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~0_combout  = ((\keyboard_inst|ps2_host_inst|prev_tx_req~q  & !\keyboard_inst|tx_queue|prev_push~q )) # (!\keyboard_inst|tx_queue|empty~q )

	.dataa(\keyboard_inst|tx_queue|empty~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|tx_queue|prev_push~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~0 .lut_mask = 16'h5D5D;
defparam \keyboard_inst|tx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|empty~3 (
// Equation(s):
// \keyboard_inst|tx_queue|empty~3_combout  = (!\rst~q  & ((!\keyboard_inst|tx_queue|empty~0_combout ) # (!\keyboard_inst|tx_queue|empty~2_combout )))

	.dataa(\keyboard_inst|tx_queue|empty~2_combout ),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|empty~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty~3 .lut_mask = 16'h1133;
defparam \keyboard_inst|tx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N27
dffeas \keyboard_inst|tx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|empty .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N12
cycloneive_lcell_comb \keyboard_inst|tx_active~0 (
// Equation(s):
// \keyboard_inst|tx_active~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|tx_active~q ) # (\keyboard_inst|tx_queue|empty~q )))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.datac(\keyboard_inst|tx_active~q ),
	.datad(\keyboard_inst|tx_queue|empty~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_active~0 .lut_mask = 16'h3330;
defparam \keyboard_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N13
dffeas \keyboard_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_active .is_wysiwyg = "true";
defparam \keyboard_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|read_addr[0]~1 (
// Equation(s):
// \keyboard_inst|tx_queue|read_addr[0]~1_combout  = (!\rst~q  & (\keyboard_inst|tx_queue|read_addr [0] $ (((!\keyboard_inst|tx_active~q  & \keyboard_inst|tx_queue|empty~q )))))

	.dataa(\keyboard_inst|tx_active~q ),
	.datab(\rst~q ),
	.datac(\keyboard_inst|tx_queue|read_addr [0]),
	.datad(\keyboard_inst|tx_queue|empty~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|read_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[0]~1 .lut_mask = 16'h2130;
defparam \keyboard_inst|tx_queue|read_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N23
dffeas \keyboard_inst|tx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|read_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add1~0 (
// Equation(s):
// \keyboard_inst|tx_queue|Add1~0_combout  = \keyboard_inst|tx_queue|read_addr [1] $ (\keyboard_inst|tx_queue|read_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [1]),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add1~0 .lut_mask = 16'h0FF0;
defparam \keyboard_inst|tx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N20
cycloneive_lcell_comb \keyboard_inst|tx_queue|read_addr[2]~0 (
// Equation(s):
// \keyboard_inst|tx_queue|read_addr[2]~0_combout  = (\rst~q ) # ((\keyboard_inst|tx_queue|empty~q  & !\keyboard_inst|tx_active~q ))

	.dataa(\keyboard_inst|tx_queue|empty~q ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\keyboard_inst|tx_active~q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|read_addr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[2]~0 .lut_mask = 16'hF0FA;
defparam \keyboard_inst|tx_queue|read_addr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N9
dffeas \keyboard_inst|tx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|Add1~1 (
// Equation(s):
// \keyboard_inst|tx_queue|Add1~1_combout  = \keyboard_inst|tx_queue|read_addr [2] $ (((\keyboard_inst|tx_queue|read_addr [1] & \keyboard_inst|tx_queue|read_addr [0])))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|Add1~1 .lut_mask = 16'h3CF0;
defparam \keyboard_inst|tx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N27
dffeas \keyboard_inst|tx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|tx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~76 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~76_combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & \keyboard_inst|tx_queue|write_addr [0])

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~76 .lut_mask = 16'h3300;
defparam \keyboard_inst|tx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N8
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~77 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~77_combout  = (\always2~5_combout  & (!\rst~q  & (\keyboard_en~combout  & \keyboard_inst|tx_queue|queue_mem~76_combout )))

	.dataa(\always2~5_combout ),
	.datab(\rst~q ),
	.datac(\keyboard_en~combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~76_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~77 .lut_mask = 16'h2000;
defparam \keyboard_inst|tx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N0
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~82 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~82_combout  = (\keyboard_inst|tx_queue|queue_mem~77_combout  & (!\keyboard_inst|tx_queue|write_addr [2] & !\keyboard_inst|tx_queue|write_addr [1]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~82 .lut_mask = 16'h0022;
defparam \keyboard_inst|tx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \keyboard_inst|tx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~84 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~84_combout  = (\keyboard_inst|tx_queue|queue_mem~77_combout  & (!\keyboard_inst|tx_queue|write_addr [2] & \keyboard_inst|tx_queue|write_addr [1]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~84 .lut_mask = 16'h2200;
defparam \keyboard_inst|tx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \keyboard_inst|tx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~107 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~107_combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & !\rst~q )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~107 .lut_mask = 16'h0303;
defparam \serial_inst|tx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N28
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~74 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~74_combout  = (\always2~5_combout  & (\serial_inst|tx_queue|queue_mem~107_combout  & (\keyboard_en~combout  & !\keyboard_inst|tx_queue|write_addr [0])))

	.dataa(\always2~5_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~107_combout ),
	.datac(\keyboard_en~combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~74 .lut_mask = 16'h0080;
defparam \keyboard_inst|tx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~83 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~83_combout  = (!\keyboard_inst|tx_queue|write_addr [2] & (\keyboard_inst|tx_queue|queue_mem~74_combout  & !\keyboard_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~83 .lut_mask = 16'h0030;
defparam \keyboard_inst|tx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \keyboard_inst|tx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~81 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~81_combout  = (!\keyboard_inst|tx_queue|write_addr [2] & (\keyboard_inst|tx_queue|queue_mem~74_combout  & \keyboard_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~81 .lut_mask = 16'h3000;
defparam \keyboard_inst|tx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \keyboard_inst|tx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~112 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~112_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~23_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~7_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~7_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~23_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~112 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~113 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~113_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~112_combout  & ((\keyboard_inst|tx_queue|queue_mem~31_q ))) # (!\keyboard_inst|tx_queue|queue_mem~112_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~15_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~112_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~15_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~31_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~112_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~113 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~79 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~79_combout  = (\keyboard_inst|tx_queue|write_addr [2] & (\keyboard_inst|tx_queue|queue_mem~74_combout  & !\keyboard_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~79 .lut_mask = 16'h00C0;
defparam \keyboard_inst|tx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \keyboard_inst|tx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N16
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~78 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~78_combout  = (\keyboard_inst|tx_queue|queue_mem~77_combout  & (\keyboard_inst|tx_queue|write_addr [2] & !\keyboard_inst|tx_queue|write_addr [1]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~78 .lut_mask = 16'h0088;
defparam \keyboard_inst|tx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \keyboard_inst|tx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~110 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~110_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0])) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// ((\keyboard_inst|tx_queue|queue_mem~47_q ))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~39_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~39_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~47_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~110 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N4
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~80 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~80_combout  = (\keyboard_inst|tx_queue|queue_mem~77_combout  & (\keyboard_inst|tx_queue|write_addr [2] & \keyboard_inst|tx_queue|write_addr [1]))

	.dataa(\keyboard_inst|tx_queue|queue_mem~77_combout ),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~80 .lut_mask = 16'h8800;
defparam \keyboard_inst|tx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N23
dffeas \keyboard_inst|tx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~75 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~75_combout  = (\keyboard_inst|tx_queue|write_addr [2] & (\keyboard_inst|tx_queue|queue_mem~74_combout  & \keyboard_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|write_addr [2]),
	.datac(\keyboard_inst|tx_queue|queue_mem~74_combout ),
	.datad(\keyboard_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~75 .lut_mask = 16'hC000;
defparam \keyboard_inst|tx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N29
dffeas \keyboard_inst|tx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~111 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~111_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~110_combout  & (\keyboard_inst|tx_queue|queue_mem~63_q )) # (!\keyboard_inst|tx_queue|queue_mem~110_combout  & 
// ((\keyboard_inst|tx_queue|queue_mem~55_q ))))) # (!\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|queue_mem~110_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~110_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~63_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~111 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|tx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N24
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~114 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~114_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~111_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~113_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [2]),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|queue_mem~113_combout ),
	.datad(\keyboard_inst|tx_queue|queue_mem~111_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~114_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~114 .lut_mask = 16'hFA50;
defparam \keyboard_inst|tx_queue|queue_mem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N25
dffeas \keyboard_inst|tx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[7] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \keyboard_inst|tx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \keyboard_inst|tx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~105 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~105_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0])) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// ((\keyboard_inst|tx_queue|queue_mem~46_q ))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~38_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~38_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~46_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~105 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N3
dffeas \keyboard_inst|tx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N17
dffeas \keyboard_inst|tx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~106 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~106_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~105_combout  & (\keyboard_inst|tx_queue|queue_mem~62_q )) # (!\keyboard_inst|tx_queue|queue_mem~105_combout  & 
// ((\keyboard_inst|tx_queue|queue_mem~54_q ))))) # (!\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|queue_mem~105_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~105_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~62_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~54_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~106 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|tx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \keyboard_inst|tx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \keyboard_inst|tx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \keyboard_inst|tx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \keyboard_inst|tx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~107 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~107_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~22_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~6_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~6_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~22_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~107 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~108 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~108_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~107_combout  & ((\keyboard_inst|tx_queue|queue_mem~30_q ))) # (!\keyboard_inst|tx_queue|queue_mem~107_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~14_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~107_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~14_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~30_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~107_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~108 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~109 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~109_combout  = (\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~106_combout )) # (!\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~108_combout )))

	.dataa(\keyboard_inst|tx_queue|read_addr [2]),
	.datab(\keyboard_inst|tx_queue|queue_mem~106_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~108_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~109 .lut_mask = 16'hD8D8;
defparam \keyboard_inst|tx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N23
dffeas \keyboard_inst|tx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[6] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \keyboard_inst|tx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \keyboard_inst|tx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~97 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~97_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~20_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~4_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~4_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~20_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~97 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \keyboard_inst|tx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \keyboard_inst|tx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~98 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~98_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~97_combout  & (\keyboard_inst|tx_queue|queue_mem~28_q )) # (!\keyboard_inst|tx_queue|queue_mem~97_combout  & 
// ((\keyboard_inst|tx_queue|queue_mem~12_q ))))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~97_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~97_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~28_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~12_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~98 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|tx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \keyboard_inst|tx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \keyboard_inst|tx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~95 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~95_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0])) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// ((\keyboard_inst|tx_queue|queue_mem~44_q ))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~36_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~36_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~44_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~95 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N11
dffeas \keyboard_inst|tx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \keyboard_inst|tx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~96 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~96_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~95_combout  & (\keyboard_inst|tx_queue|queue_mem~60_q )) # (!\keyboard_inst|tx_queue|queue_mem~95_combout  & 
// ((\keyboard_inst|tx_queue|queue_mem~52_q ))))) # (!\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|queue_mem~95_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~95_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~60_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~96 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|tx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N12
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~99 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~99_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~96_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~98_combout ))

	.dataa(gnd),
	.datab(\keyboard_inst|tx_queue|queue_mem~98_combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|queue_mem~96_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~99 .lut_mask = 16'hFC0C;
defparam \keyboard_inst|tx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N13
dffeas \keyboard_inst|tx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[4] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N5
dffeas \keyboard_inst|tx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N15
dffeas \keyboard_inst|tx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \keyboard_inst|tx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \keyboard_inst|tx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~100 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~100_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0])) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// ((\keyboard_inst|tx_queue|queue_mem~45_q ))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~37_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~37_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~45_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~100 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~101 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~101_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~100_combout  & ((\keyboard_inst|tx_queue|queue_mem~61_q ))) # (!\keyboard_inst|tx_queue|queue_mem~100_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~53_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|queue_mem~100_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~53_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~61_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~100_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~101 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \keyboard_inst|tx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \keyboard_inst|tx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~102 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~102_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~21_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~5_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~5_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~21_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~102 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \keyboard_inst|tx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \keyboard_inst|tx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~103 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~103_combout  = (\keyboard_inst|tx_queue|queue_mem~102_combout  & (((\keyboard_inst|tx_queue|queue_mem~29_q ) # (!\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|queue_mem~102_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~13_q  & ((\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~102_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~13_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~29_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~103 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|tx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y19_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~104 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~104_combout  = (\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~101_combout )) # (!\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~103_combout )))

	.dataa(\keyboard_inst|tx_queue|read_addr [2]),
	.datab(\keyboard_inst|tx_queue|queue_mem~101_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~103_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~104 .lut_mask = 16'hD8D8;
defparam \keyboard_inst|tx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y19_N31
dffeas \keyboard_inst|tx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[5] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideXnor0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideXnor0~1_combout  = \keyboard_inst|tx_queue|dout [7] $ (\keyboard_inst|tx_queue|dout [6] $ (\keyboard_inst|tx_queue|dout [4] $ (\keyboard_inst|tx_queue|dout [5])))

	.dataa(\keyboard_inst|tx_queue|dout [7]),
	.datab(\keyboard_inst|tx_queue|dout [6]),
	.datac(\keyboard_inst|tx_queue|dout [4]),
	.datad(\keyboard_inst|tx_queue|dout [5]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideXnor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideXnor0~1 .lut_mask = 16'h6996;
defparam \keyboard_inst|ps2_host_inst|WideXnor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~0_combout  = \keyboard_inst|ps2_host_inst|timer [0] $ (VCC)
// \keyboard_inst|ps2_host_inst|Add0~1  = CARRY(\keyboard_inst|ps2_host_inst|timer [0])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~0_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~1 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \keyboard_inst|ps2_host_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~2_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~0_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & ((\keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|ps2_host_inst|Add0~0_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~2 .lut_mask = 16'hB3A0;
defparam \keyboard_inst|ps2_host_inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N1
dffeas \keyboard_inst|ps2_host_inst|timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~3_combout  = (\keyboard_inst|ps2_host_inst|timer [1] & (\keyboard_inst|ps2_host_inst|Add0~1  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [1] & (!\keyboard_inst|ps2_host_inst|Add0~1 ))
// \keyboard_inst|ps2_host_inst|Add0~4  = CARRY((!\keyboard_inst|ps2_host_inst|timer [1] & !\keyboard_inst|ps2_host_inst|Add0~1 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~1 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~3_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~4 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~3 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~5_combout  = (\keyboard_inst|ps2_host_inst|Add0~3_combout  & ((\keyboard_inst|ps2_host_inst|Equal0~3_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Add0~3_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & ((\keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Add0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~5 .lut_mask = 16'hB3A0;
defparam \keyboard_inst|ps2_host_inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N3
dffeas \keyboard_inst|ps2_host_inst|timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~6_combout  = (\keyboard_inst|ps2_host_inst|timer [2] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~4 ))) # (!\keyboard_inst|ps2_host_inst|timer [2] & (\keyboard_inst|ps2_host_inst|Add0~4  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~7  = CARRY((\keyboard_inst|ps2_host_inst|timer [2]) # (!\keyboard_inst|ps2_host_inst|Add0~4 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~4 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~6_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~7 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~6 .lut_mask = 16'h3CCF;
defparam \keyboard_inst|ps2_host_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~8_combout  = (\keyboard_inst|ps2_host_inst|Add0~6_combout  & ((\keyboard_inst|ps2_host_inst|Equal0~3_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Add0~6_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & ((\keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Add0~6_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~8 .lut_mask = 16'hB3A0;
defparam \keyboard_inst|ps2_host_inst|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N29
dffeas \keyboard_inst|ps2_host_inst|timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~9 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~9_combout  = (\keyboard_inst|ps2_host_inst|timer [3] & (\keyboard_inst|ps2_host_inst|Add0~7  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [3] & (!\keyboard_inst|ps2_host_inst|Add0~7 ))
// \keyboard_inst|ps2_host_inst|Add0~10  = CARRY((!\keyboard_inst|ps2_host_inst|timer [3] & !\keyboard_inst|ps2_host_inst|Add0~7 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~7 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~9_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~10 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~9 .lut_mask = 16'hA505;
defparam \keyboard_inst|ps2_host_inst|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~11 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~11_combout  = (\keyboard_inst|ps2_host_inst|Add0~9_combout  & ((\keyboard_inst|ps2_host_inst|Equal0~3_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Add0~9_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & ((\keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Add0~9_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~11 .lut_mask = 16'hB3A0;
defparam \keyboard_inst|ps2_host_inst|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N31
dffeas \keyboard_inst|ps2_host_inst|timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~12 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~12_combout  = (\keyboard_inst|ps2_host_inst|timer [4] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~10 ))) # (!\keyboard_inst|ps2_host_inst|timer [4] & (\keyboard_inst|ps2_host_inst|Add0~10  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~13  = CARRY((\keyboard_inst|ps2_host_inst|timer [4]) # (!\keyboard_inst|ps2_host_inst|Add0~10 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~10 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~12_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~13 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~12 .lut_mask = 16'h3CCF;
defparam \keyboard_inst|ps2_host_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~14 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~14_combout  = (\keyboard_inst|ps2_host_inst|Add0~12_combout  & ((\keyboard_inst|ps2_host_inst|Equal0~3_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Add0~12_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & ((\keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Add0~12_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~14 .lut_mask = 16'hB3A0;
defparam \keyboard_inst|ps2_host_inst|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N9
dffeas \keyboard_inst|ps2_host_inst|timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~15 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~15_combout  = (\keyboard_inst|ps2_host_inst|timer [5] & (\keyboard_inst|ps2_host_inst|Add0~13  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [5] & (!\keyboard_inst|ps2_host_inst|Add0~13 ))
// \keyboard_inst|ps2_host_inst|Add0~16  = CARRY((!\keyboard_inst|ps2_host_inst|timer [5] & !\keyboard_inst|ps2_host_inst|Add0~13 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~13 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~15_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~16 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~15 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~17 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~17_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~15_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & ((\keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|ps2_host_inst|Add0~15_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~17 .lut_mask = 16'hB3A0;
defparam \keyboard_inst|ps2_host_inst|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N19
dffeas \keyboard_inst|ps2_host_inst|timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~18 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~18_combout  = (\keyboard_inst|ps2_host_inst|timer [6] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~16 ))) # (!\keyboard_inst|ps2_host_inst|timer [6] & (\keyboard_inst|ps2_host_inst|Add0~16  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~19  = CARRY((\keyboard_inst|ps2_host_inst|timer [6]) # (!\keyboard_inst|ps2_host_inst|Add0~16 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~16 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~18_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~19 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~18 .lut_mask = 16'h5AAF;
defparam \keyboard_inst|ps2_host_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~20 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~20_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~18_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~18_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~18_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~20 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N5
dffeas \keyboard_inst|ps2_host_inst|timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~21 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~21_combout  = (\keyboard_inst|ps2_host_inst|timer [7] & (\keyboard_inst|ps2_host_inst|Add0~19  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [7] & (!\keyboard_inst|ps2_host_inst|Add0~19 ))
// \keyboard_inst|ps2_host_inst|Add0~22  = CARRY((!\keyboard_inst|ps2_host_inst|timer [7] & !\keyboard_inst|ps2_host_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~19 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~21_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~22 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~21 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~23 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~23_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~21_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~21_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~21_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~23 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N23
dffeas \keyboard_inst|ps2_host_inst|timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~24 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~24_combout  = (\keyboard_inst|ps2_host_inst|timer [8] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~22 ))) # (!\keyboard_inst|ps2_host_inst|timer [8] & (\keyboard_inst|ps2_host_inst|Add0~22  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~25  = CARRY((\keyboard_inst|ps2_host_inst|timer [8]) # (!\keyboard_inst|ps2_host_inst|Add0~22 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~22 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~24_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~25 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~24 .lut_mask = 16'h3CCF;
defparam \keyboard_inst|ps2_host_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~26 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~26_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~24_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~24_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~24_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~26 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N17
dffeas \keyboard_inst|ps2_host_inst|timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~27 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~27_combout  = (\keyboard_inst|ps2_host_inst|timer [9] & (\keyboard_inst|ps2_host_inst|Add0~25  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [9] & (!\keyboard_inst|ps2_host_inst|Add0~25 ))
// \keyboard_inst|ps2_host_inst|Add0~28  = CARRY((!\keyboard_inst|ps2_host_inst|timer [9] & !\keyboard_inst|ps2_host_inst|Add0~25 ))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~25 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~27_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~28 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~27 .lut_mask = 16'hC303;
defparam \keyboard_inst|ps2_host_inst|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~29 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~29_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~27_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~27_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~27_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~29 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N11
dffeas \keyboard_inst|ps2_host_inst|timer[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~30 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~30_combout  = (\keyboard_inst|ps2_host_inst|timer [10] & ((GND) # (!\keyboard_inst|ps2_host_inst|Add0~28 ))) # (!\keyboard_inst|ps2_host_inst|timer [10] & (\keyboard_inst|ps2_host_inst|Add0~28  $ (GND)))
// \keyboard_inst|ps2_host_inst|Add0~31  = CARRY((\keyboard_inst|ps2_host_inst|timer [10]) # (!\keyboard_inst|ps2_host_inst|Add0~28 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~28 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~30_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~31 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~30 .lut_mask = 16'h5AAF;
defparam \keyboard_inst|ps2_host_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~32 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~32_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|Add0~30_combout ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout )))) # 
// (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & ((\keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|ps2_host_inst|Add0~30_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~32 .lut_mask = 16'hB3A0;
defparam \keyboard_inst|ps2_host_inst|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N21
dffeas \keyboard_inst|ps2_host_inst|timer[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[10] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~33 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~33_combout  = (\keyboard_inst|ps2_host_inst|timer [11] & (\keyboard_inst|ps2_host_inst|Add0~31  & VCC)) # (!\keyboard_inst|ps2_host_inst|timer [11] & (!\keyboard_inst|ps2_host_inst|Add0~31 ))
// \keyboard_inst|ps2_host_inst|Add0~34  = CARRY((!\keyboard_inst|ps2_host_inst|timer [11] & !\keyboard_inst|ps2_host_inst|Add0~31 ))

	.dataa(\keyboard_inst|ps2_host_inst|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\keyboard_inst|ps2_host_inst|Add0~31 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~33_combout ),
	.cout(\keyboard_inst|ps2_host_inst|Add0~34 ));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~33 .lut_mask = 16'hA505;
defparam \keyboard_inst|ps2_host_inst|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~35 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~35_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~33_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~33_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~33_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~35 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N7
dffeas \keyboard_inst|ps2_host_inst|timer[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[11] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Equal0~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Equal0~2_combout  = (!\keyboard_inst|ps2_host_inst|timer [11] & (!\keyboard_inst|ps2_host_inst|timer [8] & (!\keyboard_inst|ps2_host_inst|timer [10] & !\keyboard_inst|ps2_host_inst|timer [9])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [11]),
	.datab(\keyboard_inst|ps2_host_inst|timer [8]),
	.datac(\keyboard_inst|ps2_host_inst|timer [10]),
	.datad(\keyboard_inst|ps2_host_inst|timer [9]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Equal0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Equal0~0_combout  = (!\keyboard_inst|ps2_host_inst|timer [3] & (!\keyboard_inst|ps2_host_inst|timer [1] & (!\keyboard_inst|ps2_host_inst|timer [0] & !\keyboard_inst|ps2_host_inst|timer [2])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [3]),
	.datab(\keyboard_inst|ps2_host_inst|timer [1]),
	.datac(\keyboard_inst|ps2_host_inst|timer [0]),
	.datad(\keyboard_inst|ps2_host_inst|timer [2]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Equal0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Equal0~1_combout  = (!\keyboard_inst|ps2_host_inst|timer [6] & (!\keyboard_inst|ps2_host_inst|timer [7] & (!\keyboard_inst|ps2_host_inst|timer [4] & !\keyboard_inst|ps2_host_inst|timer [5])))

	.dataa(\keyboard_inst|ps2_host_inst|timer [6]),
	.datab(\keyboard_inst|ps2_host_inst|timer [7]),
	.datac(\keyboard_inst|ps2_host_inst|timer [4]),
	.datad(\keyboard_inst|ps2_host_inst|timer [5]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~36 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~36_combout  = \keyboard_inst|ps2_host_inst|Add0~34  $ (\keyboard_inst|ps2_host_inst|timer [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|timer [12]),
	.cin(\keyboard_inst|ps2_host_inst|Add0~34 ),
	.combout(\keyboard_inst|ps2_host_inst|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~36 .lut_mask = 16'h0FF0;
defparam \keyboard_inst|ps2_host_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Add0~38 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Add0~38_combout  = (\keyboard_inst|ps2_host_inst|prev_tx_req~q  & (\keyboard_inst|ps2_host_inst|Add0~36_combout  & (\keyboard_inst|ps2_host_inst|Equal0~3_combout ))) # (!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & 
// ((\keyboard_inst|tx_req~combout ) # ((\keyboard_inst|ps2_host_inst|Add0~36_combout  & \keyboard_inst|ps2_host_inst|Equal0~3_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\keyboard_inst|ps2_host_inst|Add0~36_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Add0~38 .lut_mask = 16'hD5C0;
defparam \keyboard_inst|ps2_host_inst|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N27
dffeas \keyboard_inst|ps2_host_inst|timer[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|timer[12] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|Equal0~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|Equal0~3_combout  = (((\keyboard_inst|ps2_host_inst|timer [12]) # (!\keyboard_inst|ps2_host_inst|Equal0~1_combout )) # (!\keyboard_inst|ps2_host_inst|Equal0~0_combout )) # (!\keyboard_inst|ps2_host_inst|Equal0~2_combout )

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~2_combout ),
	.datab(\keyboard_inst|ps2_host_inst|Equal0~0_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~1_combout ),
	.datad(\keyboard_inst|ps2_host_inst|timer [12]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|Equal0~3 .lut_mask = 16'hFF7F;
defparam \keyboard_inst|ps2_host_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \keyboard_inst|tx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \keyboard_inst|tx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~71 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~71_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~17_q ) # ((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (((\keyboard_inst|tx_queue|queue_mem~1_q  & !\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~17_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~1_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~71 .lut_mask = 16'hAAD8;
defparam \keyboard_inst|tx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \keyboard_inst|tx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \keyboard_inst|tx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~72 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~72_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~71_combout  & (\keyboard_inst|tx_queue|queue_mem~25_q )) # (!\keyboard_inst|tx_queue|queue_mem~71_combout  & 
// ((\keyboard_inst|tx_queue|queue_mem~9_q ))))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~71_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~71_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~25_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~72 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|tx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \keyboard_inst|tx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \keyboard_inst|tx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~69 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~69_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0])) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// ((\keyboard_inst|tx_queue|queue_mem~41_q ))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~33_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~33_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~41_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~69 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N31
dffeas \keyboard_inst|tx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N13
dffeas \keyboard_inst|tx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N30
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~70 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~70_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~69_combout  & (\keyboard_inst|tx_queue|queue_mem~57_q )) # (!\keyboard_inst|tx_queue|queue_mem~69_combout  & 
// ((\keyboard_inst|tx_queue|queue_mem~49_q ))))) # (!\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|queue_mem~69_combout ))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~69_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~57_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~49_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~70 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|tx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~73 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~73_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~70_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~72_combout ))

	.dataa(\keyboard_inst|tx_queue|queue_mem~72_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(\keyboard_inst|tx_queue|queue_mem~70_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~73 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|tx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N7
dffeas \keyboard_inst|tx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[1] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[3]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout  = \CPU_inst|shift_merge0|Mux4~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \CPU_inst|shift_merge0|LBD_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N21
dffeas \keyboard_inst|tx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \keyboard_inst|tx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \keyboard_inst|tx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \keyboard_inst|tx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~90 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~90_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~43_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~35_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~43_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~35_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~90 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~91 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~91_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~90_combout  & ((\keyboard_inst|tx_queue|queue_mem~59_q ))) # (!\keyboard_inst|tx_queue|queue_mem~90_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~51_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|queue_mem~90_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~51_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~59_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~90_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~91 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \keyboard_inst|tx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \keyboard_inst|tx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \keyboard_inst|tx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~92 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~92_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~19_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~3_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~3_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~19_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~92 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \keyboard_inst|tx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~93 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~93_combout  = (\keyboard_inst|tx_queue|queue_mem~92_combout  & (((\keyboard_inst|tx_queue|queue_mem~27_q ) # (!\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|queue_mem~92_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~11_q  & ((\keyboard_inst|tx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~11_q ),
	.datab(\keyboard_inst|tx_queue|queue_mem~92_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~27_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~93 .lut_mask = 16'hE2CC;
defparam \keyboard_inst|tx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~94 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~94_combout  = (\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~91_combout )) # (!\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~93_combout )))

	.dataa(\keyboard_inst|tx_queue|read_addr [2]),
	.datab(\keyboard_inst|tx_queue|queue_mem~91_combout ),
	.datac(\keyboard_inst|tx_queue|queue_mem~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~94 .lut_mask = 16'hD8D8;
defparam \keyboard_inst|tx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N19
dffeas \keyboard_inst|tx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[3] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \keyboard_inst|tx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \keyboard_inst|tx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~66 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~66_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0])) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~8_q 
// ))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~0_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~0_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~8_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~66 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \keyboard_inst|tx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \keyboard_inst|tx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~67 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~67_combout  = (\keyboard_inst|tx_queue|queue_mem~66_combout  & (((\keyboard_inst|tx_queue|queue_mem~24_q )) # (!\keyboard_inst|tx_queue|read_addr [1]))) # (!\keyboard_inst|tx_queue|queue_mem~66_combout  & 
// (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~16_q ))))

	.dataa(\keyboard_inst|tx_queue|queue_mem~66_combout ),
	.datab(\keyboard_inst|tx_queue|read_addr [1]),
	.datac(\keyboard_inst|tx_queue|queue_mem~24_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~67 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|tx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N1
dffeas \keyboard_inst|tx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N19
dffeas \keyboard_inst|tx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \keyboard_inst|tx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \keyboard_inst|tx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~64 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~64_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (\keyboard_inst|tx_queue|read_addr [0])) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// ((\keyboard_inst|tx_queue|queue_mem~40_q ))) # (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~32_q ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~32_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~64 .lut_mask = 16'hDC98;
defparam \keyboard_inst|tx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~65 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~65_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~64_combout  & ((\keyboard_inst|tx_queue|queue_mem~56_q ))) # (!\keyboard_inst|tx_queue|queue_mem~64_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~48_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|queue_mem~64_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~48_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~56_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~64_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~65 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N20
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~68 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~68_combout  = (\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~65_combout ))) # (!\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~67_combout ))

	.dataa(\keyboard_inst|tx_queue|queue_mem~67_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|tx_queue|queue_mem~65_combout ),
	.datad(\keyboard_inst|tx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~68 .lut_mask = 16'hF0AA;
defparam \keyboard_inst|tx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N21
dffeas \keyboard_inst|tx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[0] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[2]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout  = \CPU_inst|shift_merge0|Mux5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|LBD_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \CPU_inst|shift_merge0|LBD_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N9
dffeas \keyboard_inst|tx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y19_N27
dffeas \keyboard_inst|tx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \keyboard_inst|tx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \keyboard_inst|tx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~85 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~85_combout  = (\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|read_addr [0])))) # (!\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0] & 
// (\keyboard_inst|tx_queue|queue_mem~42_q )) # (!\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~34_q )))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~42_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~34_q ),
	.datad(\keyboard_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~85 .lut_mask = 16'hEE50;
defparam \keyboard_inst|tx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~86 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~86_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|queue_mem~85_combout  & ((\keyboard_inst|tx_queue|queue_mem~58_q ))) # (!\keyboard_inst|tx_queue|queue_mem~85_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~50_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & (((\keyboard_inst|tx_queue|queue_mem~85_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|queue_mem~50_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~58_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~85_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~86 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \keyboard_inst|tx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \keyboard_inst|tx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \keyboard_inst|tx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~83_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \keyboard_inst|tx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|tx_queue|queue_mem~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~87 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~87_combout  = (\keyboard_inst|tx_queue|read_addr [1] & ((\keyboard_inst|tx_queue|read_addr [0]) # ((\keyboard_inst|tx_queue|queue_mem~18_q )))) # (!\keyboard_inst|tx_queue|read_addr [1] & 
// (!\keyboard_inst|tx_queue|read_addr [0] & (\keyboard_inst|tx_queue|queue_mem~2_q )))

	.dataa(\keyboard_inst|tx_queue|read_addr [1]),
	.datab(\keyboard_inst|tx_queue|read_addr [0]),
	.datac(\keyboard_inst|tx_queue|queue_mem~2_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~18_q ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~87 .lut_mask = 16'hBA98;
defparam \keyboard_inst|tx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~88 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~88_combout  = (\keyboard_inst|tx_queue|read_addr [0] & ((\keyboard_inst|tx_queue|queue_mem~87_combout  & ((\keyboard_inst|tx_queue|queue_mem~26_q ))) # (!\keyboard_inst|tx_queue|queue_mem~87_combout  & 
// (\keyboard_inst|tx_queue|queue_mem~10_q )))) # (!\keyboard_inst|tx_queue|read_addr [0] & (((\keyboard_inst|tx_queue|queue_mem~87_combout ))))

	.dataa(\keyboard_inst|tx_queue|read_addr [0]),
	.datab(\keyboard_inst|tx_queue|queue_mem~10_q ),
	.datac(\keyboard_inst|tx_queue|queue_mem~26_q ),
	.datad(\keyboard_inst|tx_queue|queue_mem~87_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~88 .lut_mask = 16'hF588;
defparam \keyboard_inst|tx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y19_N16
cycloneive_lcell_comb \keyboard_inst|tx_queue|queue_mem~89 (
// Equation(s):
// \keyboard_inst|tx_queue|queue_mem~89_combout  = (\keyboard_inst|tx_queue|read_addr [2] & (\keyboard_inst|tx_queue|queue_mem~86_combout )) # (!\keyboard_inst|tx_queue|read_addr [2] & ((\keyboard_inst|tx_queue|queue_mem~88_combout )))

	.dataa(\keyboard_inst|tx_queue|queue_mem~86_combout ),
	.datab(\keyboard_inst|tx_queue|queue_mem~88_combout ),
	.datac(\keyboard_inst|tx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|queue_mem~89 .lut_mask = 16'hACAC;
defparam \keyboard_inst|tx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y19_N17
dffeas \keyboard_inst|tx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|queue_mem~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|dout[2] .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideXnor0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideXnor0~0_combout  = \keyboard_inst|tx_queue|dout [1] $ (\keyboard_inst|tx_queue|dout [3] $ (\keyboard_inst|tx_queue|dout [0] $ (\keyboard_inst|tx_queue|dout [2])))

	.dataa(\keyboard_inst|tx_queue|dout [1]),
	.datab(\keyboard_inst|tx_queue|dout [3]),
	.datac(\keyboard_inst|tx_queue|dout [0]),
	.datad(\keyboard_inst|tx_queue|dout [2]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideXnor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideXnor0~0 .lut_mask = 16'h6996;
defparam \keyboard_inst|ps2_host_inst|WideXnor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~11 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout  = (\keyboard_inst|ps2_host_inst|WideXnor0~1_combout  $ (!\keyboard_inst|ps2_host_inst|WideXnor0~0_combout )) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout )

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|WideXnor0~1_combout ),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|WideXnor0~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~11 .lut_mask = 16'hCF3F;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \ps2_clk_d~input (
	.i(ps2_clk_d),
	.ibar(gnd),
	.o(\ps2_clk_d~input_o ));
// synopsys translate_off
defparam \ps2_clk_d~input .bus_hold = "false";
defparam \ps2_clk_d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder (
// Equation(s):
// \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout  = \ps2_clk_d~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ps2_clk_d~input_o ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y21_N1
dffeas \keyboard_inst|ps2_host_inst|ps2_clk_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|ps2_clk_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_clk_s .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y19_N25
dffeas \keyboard_inst|ps2_host_inst|prev_ps2_clk (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_ps2_clk .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout ) # ((!\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & \keyboard_inst|ps2_host_inst|prev_ps2_clk~q ))

	.dataa(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datab(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~3 .lut_mask = 16'hDDCC;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N23
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~10 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|tx_queue|dout [7]))) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [9]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_queue|dout [7]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~10 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N5
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~9 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|tx_queue|dout [6]))) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [8]))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_queue|dout [6]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~9 .lut_mask = 16'hFC0C;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N17
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|tx_queue|dout [5]))) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [7]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_queue|dout [5]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~8 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N31
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|tx_queue|dout [4]))) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [6]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.datab(\keyboard_inst|tx_queue|dout [4]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~7 .lut_mask = 16'hCACA;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N13
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|tx_queue|dout [3]))) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [5]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_queue|dout [3]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~6 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N11
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|tx_queue|dout [2]))) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [4]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_queue|dout [2]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~5 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N7
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~4 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|tx_queue|dout [1]))) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [3]))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|tx_queue|dout [1]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~4 .lut_mask = 16'hFA0A;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N29
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout  = (\keyboard_inst|ps2_host_inst|ps2_clk_s~q ) # (!\keyboard_inst|ps2_host_inst|prev_ps2_clk~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datad(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~0 .lut_mask = 16'hF0FF;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout  = (\keyboard_inst|ps2_host_inst|Equal0~3_combout  & (\keyboard_inst|tx_queue|dout [0])) # (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [2])))

	.dataa(\keyboard_inst|tx_queue|dout [0]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~2 .lut_mask = 16'hACAC;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N19
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_shift_reg[0]~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_shift_reg[0]~1_combout  = (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [0])) # 
// (!\keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout  & ((\keyboard_inst|ps2_host_inst|tx_shift_reg [1])))))

	.dataa(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout ),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[0]~1 .lut_mask = 16'h5140;
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N1
dffeas \keyboard_inst|ps2_host_inst|tx_shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_shift_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~0_combout  = (\keyboard_inst|ps2_host_inst|tx_shift_reg [3] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [2] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [0] & \keyboard_inst|ps2_host_inst|tx_shift_reg [1])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [3]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [2]),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [1]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~0 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~1_combout  = (\keyboard_inst|ps2_host_inst|tx_shift_reg [6] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [4] & (\keyboard_inst|ps2_host_inst|tx_shift_reg [7] & \keyboard_inst|ps2_host_inst|tx_shift_reg [5])))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [6]),
	.datab(\keyboard_inst|ps2_host_inst|tx_shift_reg [4]),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [7]),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [5]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~1 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|WideAnd0~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|WideAnd0~2_combout  = (\keyboard_inst|ps2_host_inst|tx_shift_reg [9] & (\keyboard_inst|ps2_host_inst|WideAnd0~0_combout  & (\keyboard_inst|ps2_host_inst|tx_shift_reg [8] & \keyboard_inst|ps2_host_inst|WideAnd0~1_combout )))

	.dataa(\keyboard_inst|ps2_host_inst|tx_shift_reg [9]),
	.datab(\keyboard_inst|ps2_host_inst|WideAnd0~0_combout ),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg [8]),
	.datad(\keyboard_inst|ps2_host_inst|WideAnd0~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|WideAnd0~2 .lut_mask = 16'h8000;
defparam \keyboard_inst|ps2_host_inst|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y19_N9
dffeas \keyboard_inst|ps2_host_inst|prev_tx_last (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|prev_tx_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|prev_tx_last .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|prev_tx_last .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_done~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_done~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|ps2_host_inst|tx_done~q ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_last~q  & \keyboard_inst|ps2_host_inst|WideAnd0~2_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_last~q ),
	.datac(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.datad(\keyboard_inst|ps2_host_inst|WideAnd0~2_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_done~0 .lut_mask = 16'h5150;
defparam \keyboard_inst|ps2_host_inst|tx_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N3
dffeas \keyboard_inst|ps2_host_inst|tx_done (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_done .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_done .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \ps2_data_d~input (
	.i(ps2_data_d),
	.ibar(gnd),
	.o(\ps2_data_d~input_o ));
// synopsys translate_off
defparam \ps2_data_d~input .bus_hold = "false";
defparam \ps2_data_d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y19_N9
dffeas \keyboard_inst|ps2_host_inst|ps2_data_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_data_d~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_s .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_data_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|tx_ready~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|tx_ready~0_combout  = (\keyboard_inst|ps2_host_inst|tx_done~q  & (\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & (!\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & !\keyboard_inst|ps2_host_inst|ps2_data_s~q )))

	.dataa(\keyboard_inst|ps2_host_inst|tx_done~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datad(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_ready~0 .lut_mask = 16'h0008;
defparam \keyboard_inst|ps2_host_inst|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y19_N29
dffeas \keyboard_inst|ps2_host_inst|tx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|tx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|tx_ready .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|tx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_inhibit~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_inhibit~0_combout  = (!\keyboard_inst|ps2_host_inst|tx_ready~q  & ((\keyboard_inst|ps2_host_inst|rx_inhibit~q ) # ((!\keyboard_inst|ps2_host_inst|prev_tx_req~q  & \keyboard_inst|tx_req~combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|tx_ready~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\keyboard_inst|tx_req~combout ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_inhibit~0 .lut_mask = 16'h5150;
defparam \keyboard_inst|ps2_host_inst|rx_inhibit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N15
dffeas \keyboard_inst|ps2_host_inst|rx_inhibit (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_inhibit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_inhibit .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_inhibit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~17 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~17_combout  = (\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & (((!\keyboard_inst|ps2_host_inst|rx_shift_reg [11])))) # (!\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & ((\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & 
// (\keyboard_inst|ps2_host_inst|ps2_data_s~q )) # (!\keyboard_inst|ps2_host_inst|prev_ps2_clk~q  & ((!\keyboard_inst|ps2_host_inst|rx_shift_reg [11])))))

	.dataa(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(\keyboard_inst|ps2_host_inst|ps2_data_s~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [11]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~17 .lut_mask = 16'h40FB;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~19 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~19_combout  = (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (!\keyboard_inst|ps2_host_inst|rx_shift_reg~17_combout  & (!\rst~q  & !\keyboard_inst|ps2_host_inst|rx_inhibit~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg~17_combout ),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~19 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y19_N3
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[11] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~16 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~16_combout  = (!\keyboard_inst|ps2_host_inst|rx_shift_reg [11] & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (!\rst~q  & !\keyboard_inst|ps2_host_inst|rx_inhibit~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [11]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~16 .lut_mask = 16'h0001;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout  = (\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ) # ((\keyboard_inst|ps2_host_inst|rx_inhibit~q ) # ((!\keyboard_inst|ps2_host_inst|ps2_clk_s~q  & \keyboard_inst|ps2_host_inst|prev_ps2_clk~q 
// )))

	.dataa(\keyboard_inst|ps2_host_inst|ps2_clk_s~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.datad(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18 .lut_mask = 16'hFFF4;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y19_N1
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[10] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N30
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~15 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~15_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [10] & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\rst~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [10]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~15 .lut_mask = 16'h0002;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N31
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[9] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N26
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~13 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~13_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [9] & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\rst~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~13 .lut_mask = 16'h0002;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N27
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[8] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N24
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~12 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [8] & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\rst~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~12 .lut_mask = 16'h0002;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N25
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N14
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~11 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout  = (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (\keyboard_inst|ps2_host_inst|rx_shift_reg [7] & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\rst~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~11 .lut_mask = 16'h0004;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N15
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~10 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout  = (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (\keyboard_inst|ps2_host_inst|rx_shift_reg [6] & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\rst~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~10 .lut_mask = 16'h0004;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N13
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N18
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~9 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [5] & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\rst~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~9 .lut_mask = 16'h0002;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N19
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N8
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout  = (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (\keyboard_inst|ps2_host_inst|rx_shift_reg [4] & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\rst~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~8 .lut_mask = 16'h0004;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N9
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N4
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~14 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~14_combout  = (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (\keyboard_inst|ps2_host_inst|rx_shift_reg [3] & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & !\rst~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.datac(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~14 .lut_mask = 16'h0004;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N5
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N12
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [2] & (!\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & (!\rst~q  & !\keyboard_inst|ps2_host_inst|rx_inhibit~q )))

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\rst~q ),
	.datad(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~7 .lut_mask = 16'h0002;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y19_N13
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_shift_reg[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~6_combout  = (!\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout  & (!\keyboard_inst|ps2_host_inst|rx_inhibit~q  & (!\keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout  & 
// \keyboard_inst|ps2_host_inst|rx_shift_reg [1])))

	.dataa(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.datab(\keyboard_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\keyboard_inst|ps2_host_inst|tx_shift_reg~0_combout ),
	.datad(\keyboard_inst|ps2_host_inst|rx_shift_reg [1]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_shift_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~6 .lut_mask = 16'h0100;
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y19_N17
dffeas \keyboard_inst|ps2_host_inst|rx_shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_shift_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N2
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~6 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~6_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & \keyboard_inst|ps2_host_inst|rx_shift_reg [8])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~6 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N3
dffeas \keyboard_inst|ps2_host_inst|rx_data[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[6] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y19_N21
dffeas \keyboard_inst|ps2_host_inst|rx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_ready .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add0~0 (
// Equation(s):
// \keyboard_inst|rx_queue|Add0~0_combout  = \keyboard_inst|rx_queue|write_addr [0] $ (\keyboard_inst|ps2_host_inst|rx_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|write_addr [0]),
	.datad(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add0~0 .lut_mask = 16'h0FF0;
defparam \keyboard_inst|rx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N5
dffeas \keyboard_inst|rx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~106 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~106_combout  = (\keyboard_inst|ps2_host_inst|rx_ready~q  & (!\rst~q  & \keyboard_inst|rx_queue|write_addr [0]))

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datac(\rst~q ),
	.datad(\keyboard_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~106 .lut_mask = 16'h0C00;
defparam \keyboard_inst|rx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add0~1 (
// Equation(s):
// \keyboard_inst|rx_queue|Add0~1_combout  = \keyboard_inst|rx_queue|write_addr [1] $ (((\keyboard_inst|rx_queue|write_addr [0] & \keyboard_inst|ps2_host_inst|rx_ready~q )))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [0]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add0~1 .lut_mask = 16'h3CF0;
defparam \keyboard_inst|rx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N15
dffeas \keyboard_inst|rx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N24
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add0~2 (
// Equation(s):
// \keyboard_inst|rx_queue|Add0~2_combout  = \keyboard_inst|rx_queue|write_addr [2] $ (((\keyboard_inst|rx_queue|write_addr [0] & (\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|ps2_host_inst|rx_ready~q ))))

	.dataa(\keyboard_inst|rx_queue|write_addr [0]),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|write_addr [2]),
	.datad(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add0~2 .lut_mask = 16'h78F0;
defparam \keyboard_inst|rx_queue|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N25
dffeas \keyboard_inst|rx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~107 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~107_combout  = (\keyboard_inst|rx_queue|queue_mem~106_combout  & (!\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|write_addr [2]))

	.dataa(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~107 .lut_mask = 16'h0A00;
defparam \keyboard_inst|rx_queue|queue_mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N13
dffeas \keyboard_inst|rx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|read_addr[0]~0 (
// Equation(s):
// \keyboard_inst|rx_queue|read_addr[0]~0_combout  = (\rst~q ) # ((\keyboard_inst|always0~0_combout  & (\keyboard_en~combout  & !\CPU_inst|shift_merge0|RBA_reg [0])))

	.dataa(\keyboard_inst|always0~0_combout ),
	.datab(\rst~q ),
	.datac(\keyboard_en~combout ),
	.datad(\CPU_inst|shift_merge0|RBA_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|read_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[0]~0 .lut_mask = 16'hCCEC;
defparam \keyboard_inst|rx_queue|read_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \keyboard_inst|rx_queue|read_addr[0]~1 (
// Equation(s):
// \keyboard_inst|rx_queue|read_addr[0]~1_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((!\keyboard_inst|rx_queue|read_addr[0]~0_combout ))) # (!\keyboard_inst|rx_queue|read_addr [0] & (!\rst~q  & \keyboard_inst|rx_queue|read_addr[0]~0_combout ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\keyboard_inst|rx_queue|read_addr [0]),
	.datad(\keyboard_inst|rx_queue|read_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|read_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[0]~1 .lut_mask = 16'h03F0;
defparam \keyboard_inst|rx_queue|read_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \keyboard_inst|rx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|read_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y17_N24
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add1~0 (
// Equation(s):
// \keyboard_inst|rx_queue|Add1~0_combout  = \keyboard_inst|rx_queue|read_addr [1] $ (\keyboard_inst|rx_queue|read_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [1]),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add1~0 .lut_mask = 16'h0FF0;
defparam \keyboard_inst|rx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y17_N25
dffeas \keyboard_inst|rx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|read_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N20
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~104 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~104_combout  = (!\rst~q  & (\keyboard_inst|ps2_host_inst|rx_ready~q  & !\keyboard_inst|rx_queue|write_addr [0]))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datad(\keyboard_inst|rx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~104 .lut_mask = 16'h0050;
defparam \keyboard_inst|rx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N20
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~108 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~108_combout  = (!\keyboard_inst|rx_queue|write_addr [1] & (\keyboard_inst|rx_queue|queue_mem~104_combout  & \keyboard_inst|rx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.datad(\keyboard_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~108 .lut_mask = 16'h3000;
defparam \keyboard_inst|rx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y18_N15
dffeas \keyboard_inst|rx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~89 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~89_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~46_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~38_q )))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~46_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~38_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~89 .lut_mask = 16'hEE30;
defparam \keyboard_inst|rx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~54feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~54feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~54feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N16
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~105 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~105_combout  = (\keyboard_inst|rx_queue|write_addr [1] & (\keyboard_inst|rx_queue|queue_mem~104_combout  & \keyboard_inst|rx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.datad(\keyboard_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~105 .lut_mask = 16'hC000;
defparam \keyboard_inst|rx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N5
dffeas \keyboard_inst|rx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~109 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~109_combout  = (\keyboard_inst|rx_queue|queue_mem~106_combout  & (\keyboard_inst|rx_queue|write_addr [1] & \keyboard_inst|rx_queue|write_addr [2]))

	.dataa(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~109 .lut_mask = 16'hA000;
defparam \keyboard_inst|rx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N15
dffeas \keyboard_inst|rx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~90 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~90_combout  = (\keyboard_inst|rx_queue|queue_mem~89_combout  & (((\keyboard_inst|rx_queue|queue_mem~62_q ) # (!\keyboard_inst|rx_queue|read_addr [1])))) # (!\keyboard_inst|rx_queue|queue_mem~89_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~54_q  & ((\keyboard_inst|rx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~89_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~54_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~62_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~90 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|Add1~1 (
// Equation(s):
// \keyboard_inst|rx_queue|Add1~1_combout  = \keyboard_inst|rx_queue|read_addr [2] $ (((\keyboard_inst|rx_queue|read_addr [0] & \keyboard_inst|rx_queue|read_addr [1])))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|Add1~1 .lut_mask = 16'h7878;
defparam \keyboard_inst|rx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N11
dffeas \keyboard_inst|rx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|read_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N0
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~110 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~110_combout  = (\keyboard_inst|rx_queue|write_addr [1] & (\keyboard_inst|rx_queue|queue_mem~104_combout  & !\keyboard_inst|rx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.datad(\keyboard_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~110 .lut_mask = 16'h00C0;
defparam \keyboard_inst|rx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N5
dffeas \keyboard_inst|rx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N12
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~112 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~112_combout  = (!\keyboard_inst|rx_queue|write_addr [1] & (\keyboard_inst|rx_queue|queue_mem~104_combout  & !\keyboard_inst|rx_queue|write_addr [2]))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|write_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~104_combout ),
	.datad(\keyboard_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~112 .lut_mask = 16'h0030;
defparam \keyboard_inst|rx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N7
dffeas \keyboard_inst|rx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~91 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~91_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (((\keyboard_inst|rx_queue|read_addr [1])))) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// (\keyboard_inst|rx_queue|queue_mem~22_q )) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~6_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|queue_mem~22_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~6_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~91 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N4
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~14feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~14feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~14feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~111 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~111_combout  = (\keyboard_inst|rx_queue|queue_mem~106_combout  & (!\keyboard_inst|rx_queue|write_addr [1] & !\keyboard_inst|rx_queue|write_addr [2]))

	.dataa(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~111 .lut_mask = 16'h000A;
defparam \keyboard_inst|rx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N5
dffeas \keyboard_inst|rx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~113 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~113_combout  = (\keyboard_inst|rx_queue|queue_mem~106_combout  & (\keyboard_inst|rx_queue|write_addr [1] & !\keyboard_inst|rx_queue|write_addr [2]))

	.dataa(\keyboard_inst|rx_queue|queue_mem~106_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~113 .lut_mask = 16'h00A0;
defparam \keyboard_inst|rx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N23
dffeas \keyboard_inst|rx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~92 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~92_combout  = (\keyboard_inst|rx_queue|queue_mem~91_combout  & (((\keyboard_inst|rx_queue|queue_mem~30_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~91_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~14_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~91_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~14_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~30_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~92 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~93 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~93_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~90_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~92_combout )))

	.dataa(\keyboard_inst|rx_queue|queue_mem~90_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|queue_mem~92_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~93 .lut_mask = 16'hAFA0;
defparam \keyboard_inst|rx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \keyboard_inst|rx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[6] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \keyboard_inst|to_CPU~5 (
// Equation(s):
// \keyboard_inst|to_CPU~5_combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & \keyboard_inst|rx_queue|dout [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\keyboard_inst|rx_queue|dout [6]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~5 .lut_mask = 16'h0F00;
defparam \keyboard_inst|to_CPU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \keyboard_inst|to_CPU[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [6]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[6] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \VGA_WrEn~3 (
// Equation(s):
// \VGA_WrEn~3_combout  = (!\CPU_inst|n_LB_w6~q  & (\VGA_WrEn~2_combout  & \CPU_inst|WC6~q ))

	.dataa(\CPU_inst|n_LB_w6~q ),
	.datab(gnd),
	.datac(\VGA_WrEn~2_combout ),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\VGA_WrEn~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_WrEn~3 .lut_mask = 16'h5000;
defparam \VGA_WrEn~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \VGA_inst|VDG|col_count[0]~9 (
// Equation(s):
// \VGA_inst|VDG|col_count[0]~9_combout  = \VGA_inst|VDG|col_count [0] $ (VCC)
// \VGA_inst|VDG|col_count[0]~10  = CARRY(\VGA_inst|VDG|col_count [0])

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count[0]~9_combout ),
	.cout(\VGA_inst|VDG|col_count[0]~10 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[0]~9 .lut_mask = 16'h55AA;
defparam \VGA_inst|VDG|col_count[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \rst~_wirecell (
// Equation(s):
// \rst~_wirecell_combout  = !\rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\rst~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \rst~_wirecell .lut_mask = 16'h00FF;
defparam \rst~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[0]~10 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[0]~10_combout  = \VGA_inst|VDG|pixel_count [0] $ (VCC)
// \VGA_inst|VDG|pixel_count[0]~11  = CARRY(\VGA_inst|VDG|pixel_count [0])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|pixel_count[0]~10_combout ),
	.cout(\VGA_inst|VDG|pixel_count[0]~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_inst|VDG|pixel_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[4]~18 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[4]~18_combout  = (\VGA_inst|VDG|pixel_count [4] & (\VGA_inst|VDG|pixel_count[3]~17  $ (GND))) # (!\VGA_inst|VDG|pixel_count [4] & (!\VGA_inst|VDG|pixel_count[3]~17  & VCC))
// \VGA_inst|VDG|pixel_count[4]~19  = CARRY((\VGA_inst|VDG|pixel_count [4] & !\VGA_inst|VDG|pixel_count[3]~17 ))

	.dataa(\VGA_inst|VDG|pixel_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[3]~17 ),
	.combout(\VGA_inst|VDG|pixel_count[4]~18_combout ),
	.cout(\VGA_inst|VDG|pixel_count[4]~19 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[4]~18 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|pixel_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[5]~21 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[5]~21_combout  = (\VGA_inst|VDG|pixel_count [5] & (!\VGA_inst|VDG|pixel_count[4]~19 )) # (!\VGA_inst|VDG|pixel_count [5] & ((\VGA_inst|VDG|pixel_count[4]~19 ) # (GND)))
// \VGA_inst|VDG|pixel_count[5]~22  = CARRY((!\VGA_inst|VDG|pixel_count[4]~19 ) # (!\VGA_inst|VDG|pixel_count [5]))

	.dataa(\VGA_inst|VDG|pixel_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[4]~19 ),
	.combout(\VGA_inst|VDG|pixel_count[5]~21_combout ),
	.cout(\VGA_inst|VDG|pixel_count[5]~22 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[5]~21 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|pixel_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \VGA_inst|VDG|pixel_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[6]~23 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[6]~23_combout  = (\VGA_inst|VDG|pixel_count [6] & (\VGA_inst|VDG|pixel_count[5]~22  $ (GND))) # (!\VGA_inst|VDG|pixel_count [6] & (!\VGA_inst|VDG|pixel_count[5]~22  & VCC))
// \VGA_inst|VDG|pixel_count[6]~24  = CARRY((\VGA_inst|VDG|pixel_count [6] & !\VGA_inst|VDG|pixel_count[5]~22 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[5]~22 ),
	.combout(\VGA_inst|VDG|pixel_count[6]~23_combout ),
	.cout(\VGA_inst|VDG|pixel_count[6]~24 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[6]~23 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|pixel_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \VGA_inst|VDG|pixel_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[7]~25 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[7]~25_combout  = (\VGA_inst|VDG|pixel_count [7] & (!\VGA_inst|VDG|pixel_count[6]~24 )) # (!\VGA_inst|VDG|pixel_count [7] & ((\VGA_inst|VDG|pixel_count[6]~24 ) # (GND)))
// \VGA_inst|VDG|pixel_count[7]~26  = CARRY((!\VGA_inst|VDG|pixel_count[6]~24 ) # (!\VGA_inst|VDG|pixel_count [7]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[6]~24 ),
	.combout(\VGA_inst|VDG|pixel_count[7]~25_combout ),
	.cout(\VGA_inst|VDG|pixel_count[7]~26 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[7]~25 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|pixel_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \VGA_inst|VDG|pixel_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[8]~27 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[8]~27_combout  = (\VGA_inst|VDG|pixel_count [8] & (\VGA_inst|VDG|pixel_count[7]~26  $ (GND))) # (!\VGA_inst|VDG|pixel_count [8] & (!\VGA_inst|VDG|pixel_count[7]~26  & VCC))
// \VGA_inst|VDG|pixel_count[8]~28  = CARRY((\VGA_inst|VDG|pixel_count [8] & !\VGA_inst|VDG|pixel_count[7]~26 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[7]~26 ),
	.combout(\VGA_inst|VDG|pixel_count[8]~27_combout ),
	.cout(\VGA_inst|VDG|pixel_count[8]~28 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[8]~27 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|pixel_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \VGA_inst|VDG|pixel_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \VGA_inst|VDG|always1~4 (
// Equation(s):
// \VGA_inst|VDG|always1~4_combout  = (!\VGA_inst|VDG|pixel_count [5] & (!\VGA_inst|VDG|pixel_count [6] & (\VGA_inst|VDG|Equal10~1_combout  & \VGA_inst|VDG|pixel_count [8])))

	.dataa(\VGA_inst|VDG|pixel_count [5]),
	.datab(\VGA_inst|VDG|pixel_count [6]),
	.datac(\VGA_inst|VDG|Equal10~1_combout ),
	.datad(\VGA_inst|VDG|pixel_count [8]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~4 .lut_mask = 16'h1000;
defparam \VGA_inst|VDG|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[8]~20 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[8]~20_combout  = (\rst~q ) # ((\VGA_inst|VDG|pixel_count [0] & \VGA_inst|VDG|always1~4_combout ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|pixel_count [0]),
	.datad(\VGA_inst|VDG|always1~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[8]~20 .lut_mask = 16'hFCCC;
defparam \VGA_inst|VDG|pixel_count[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \VGA_inst|VDG|pixel_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[1]~12 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[1]~12_combout  = (\VGA_inst|VDG|pixel_count [1] & (!\VGA_inst|VDG|pixel_count[0]~11 )) # (!\VGA_inst|VDG|pixel_count [1] & ((\VGA_inst|VDG|pixel_count[0]~11 ) # (GND)))
// \VGA_inst|VDG|pixel_count[1]~13  = CARRY((!\VGA_inst|VDG|pixel_count[0]~11 ) # (!\VGA_inst|VDG|pixel_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[0]~11 ),
	.combout(\VGA_inst|VDG|pixel_count[1]~12_combout ),
	.cout(\VGA_inst|VDG|pixel_count[1]~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[1]~12 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|pixel_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \VGA_inst|VDG|pixel_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[2]~14 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[2]~14_combout  = (\VGA_inst|VDG|pixel_count [2] & (\VGA_inst|VDG|pixel_count[1]~13  $ (GND))) # (!\VGA_inst|VDG|pixel_count [2] & (!\VGA_inst|VDG|pixel_count[1]~13  & VCC))
// \VGA_inst|VDG|pixel_count[2]~15  = CARRY((\VGA_inst|VDG|pixel_count [2] & !\VGA_inst|VDG|pixel_count[1]~13 ))

	.dataa(\VGA_inst|VDG|pixel_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[1]~13 ),
	.combout(\VGA_inst|VDG|pixel_count[2]~14_combout ),
	.cout(\VGA_inst|VDG|pixel_count[2]~15 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|pixel_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \VGA_inst|VDG|pixel_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[3]~16 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[3]~16_combout  = (\VGA_inst|VDG|pixel_count [3] & (!\VGA_inst|VDG|pixel_count[2]~15 )) # (!\VGA_inst|VDG|pixel_count [3] & ((\VGA_inst|VDG|pixel_count[2]~15 ) # (GND)))
// \VGA_inst|VDG|pixel_count[3]~17  = CARRY((!\VGA_inst|VDG|pixel_count[2]~15 ) # (!\VGA_inst|VDG|pixel_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|pixel_count[2]~15 ),
	.combout(\VGA_inst|VDG|pixel_count[3]~16_combout ),
	.cout(\VGA_inst|VDG|pixel_count[3]~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|pixel_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \VGA_inst|VDG|pixel_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \VGA_inst|VDG|pixel_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \VGA_inst|VDG|pixel_count[9]~29 (
// Equation(s):
// \VGA_inst|VDG|pixel_count[9]~29_combout  = \VGA_inst|VDG|pixel_count [9] $ (\VGA_inst|VDG|pixel_count[8]~28 )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_inst|VDG|pixel_count[8]~28 ),
	.combout(\VGA_inst|VDG|pixel_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[9]~29 .lut_mask = 16'h3C3C;
defparam \VGA_inst|VDG|pixel_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \VGA_inst|VDG|pixel_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|pixel_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|pixel_count[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \VGA_inst|VDG|Equal10~0 (
// Equation(s):
// \VGA_inst|VDG|Equal10~0_combout  = (\VGA_inst|VDG|pixel_count [4] & (\VGA_inst|VDG|pixel_count [9] & (\VGA_inst|VDG|pixel_count [1] & !\VGA_inst|VDG|pixel_count [7])))

	.dataa(\VGA_inst|VDG|pixel_count [4]),
	.datab(\VGA_inst|VDG|pixel_count [9]),
	.datac(\VGA_inst|VDG|pixel_count [1]),
	.datad(\VGA_inst|VDG|pixel_count [7]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal10~0 .lut_mask = 16'h0080;
defparam \VGA_inst|VDG|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \VGA_inst|VDG|Equal10~1 (
// Equation(s):
// \VGA_inst|VDG|Equal10~1_combout  = (\VGA_inst|VDG|Equal10~0_combout  & (\VGA_inst|VDG|pixel_count [3] & \VGA_inst|VDG|pixel_count [2]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Equal10~0_combout ),
	.datac(\VGA_inst|VDG|pixel_count [3]),
	.datad(\VGA_inst|VDG|pixel_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal10~1 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \VGA_inst|VDG|Equal10~2 (
// Equation(s):
// \VGA_inst|VDG|Equal10~2_combout  = (\VGA_inst|VDG|pixel_count [5] & (!\VGA_inst|VDG|pixel_count [8] & (\VGA_inst|VDG|pixel_count [6] & !\VGA_inst|VDG|pixel_count [0])))

	.dataa(\VGA_inst|VDG|pixel_count [5]),
	.datab(\VGA_inst|VDG|pixel_count [8]),
	.datac(\VGA_inst|VDG|pixel_count [6]),
	.datad(\VGA_inst|VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal10~2 .lut_mask = 16'h0020;
defparam \VGA_inst|VDG|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \VGA_inst|VDG|next_active_area~0 (
// Equation(s):
// \VGA_inst|VDG|next_active_area~0_combout  = (\VGA_inst|VDG|active_area~q  & ((!\VGA_inst|VDG|Equal10~2_combout ) # (!\VGA_inst|VDG|Equal10~1_combout )))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(\VGA_inst|VDG|Equal10~1_combout ),
	.datad(\VGA_inst|VDG|Equal10~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_area~0 .lut_mask = 16'h0CCC;
defparam \VGA_inst|VDG|next_active_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \VGA_inst|VDG|line_count[0]~10 (
// Equation(s):
// \VGA_inst|VDG|line_count[0]~10_combout  = \VGA_inst|VDG|line_count [0] $ (VCC)
// \VGA_inst|VDG|line_count[0]~11  = CARRY(\VGA_inst|VDG|line_count [0])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|line_count[0]~10_combout ),
	.cout(\VGA_inst|VDG|line_count[0]~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[0]~10 .lut_mask = 16'h33CC;
defparam \VGA_inst|VDG|line_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \VGA_inst|VDG|line_count[1]~12 (
// Equation(s):
// \VGA_inst|VDG|line_count[1]~12_combout  = (\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count[0]~11 )) # (!\VGA_inst|VDG|line_count [1] & ((\VGA_inst|VDG|line_count[0]~11 ) # (GND)))
// \VGA_inst|VDG|line_count[1]~13  = CARRY((!\VGA_inst|VDG|line_count[0]~11 ) # (!\VGA_inst|VDG|line_count [1]))

	.dataa(\VGA_inst|VDG|line_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[0]~11 ),
	.combout(\VGA_inst|VDG|line_count[1]~12_combout ),
	.cout(\VGA_inst|VDG|line_count[1]~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|line_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \VGA_inst|VDG|line_count[2]~14 (
// Equation(s):
// \VGA_inst|VDG|line_count[2]~14_combout  = (\VGA_inst|VDG|line_count [2] & (\VGA_inst|VDG|line_count[1]~13  $ (GND))) # (!\VGA_inst|VDG|line_count [2] & (!\VGA_inst|VDG|line_count[1]~13  & VCC))
// \VGA_inst|VDG|line_count[2]~15  = CARRY((\VGA_inst|VDG|line_count [2] & !\VGA_inst|VDG|line_count[1]~13 ))

	.dataa(\VGA_inst|VDG|line_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[1]~13 ),
	.combout(\VGA_inst|VDG|line_count[2]~14_combout ),
	.cout(\VGA_inst|VDG|line_count[2]~15 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|line_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \VGA_inst|VDG|line_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \VGA_inst|VDG|line_count[3]~16 (
// Equation(s):
// \VGA_inst|VDG|line_count[3]~16_combout  = (\VGA_inst|VDG|line_count [3] & (!\VGA_inst|VDG|line_count[2]~15 )) # (!\VGA_inst|VDG|line_count [3] & ((\VGA_inst|VDG|line_count[2]~15 ) # (GND)))
// \VGA_inst|VDG|line_count[3]~17  = CARRY((!\VGA_inst|VDG|line_count[2]~15 ) # (!\VGA_inst|VDG|line_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[2]~15 ),
	.combout(\VGA_inst|VDG|line_count[3]~16_combout ),
	.cout(\VGA_inst|VDG|line_count[3]~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|line_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \VGA_inst|VDG|line_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \VGA_inst|VDG|line_count[4]~19 (
// Equation(s):
// \VGA_inst|VDG|line_count[4]~19_combout  = (\VGA_inst|VDG|line_count [4] & (\VGA_inst|VDG|line_count[3]~17  $ (GND))) # (!\VGA_inst|VDG|line_count [4] & (!\VGA_inst|VDG|line_count[3]~17  & VCC))
// \VGA_inst|VDG|line_count[4]~20  = CARRY((\VGA_inst|VDG|line_count [4] & !\VGA_inst|VDG|line_count[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[3]~17 ),
	.combout(\VGA_inst|VDG|line_count[4]~19_combout ),
	.cout(\VGA_inst|VDG|line_count[4]~20 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[4]~19 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|line_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \VGA_inst|VDG|line_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \VGA_inst|VDG|line_count[5]~21 (
// Equation(s):
// \VGA_inst|VDG|line_count[5]~21_combout  = (\VGA_inst|VDG|line_count [5] & (!\VGA_inst|VDG|line_count[4]~20 )) # (!\VGA_inst|VDG|line_count [5] & ((\VGA_inst|VDG|line_count[4]~20 ) # (GND)))
// \VGA_inst|VDG|line_count[5]~22  = CARRY((!\VGA_inst|VDG|line_count[4]~20 ) # (!\VGA_inst|VDG|line_count [5]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[4]~20 ),
	.combout(\VGA_inst|VDG|line_count[5]~21_combout ),
	.cout(\VGA_inst|VDG|line_count[5]~22 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[5]~21 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|line_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \VGA_inst|VDG|line_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \VGA_inst|VDG|line_count[6]~23 (
// Equation(s):
// \VGA_inst|VDG|line_count[6]~23_combout  = (\VGA_inst|VDG|line_count [6] & (\VGA_inst|VDG|line_count[5]~22  $ (GND))) # (!\VGA_inst|VDG|line_count [6] & (!\VGA_inst|VDG|line_count[5]~22  & VCC))
// \VGA_inst|VDG|line_count[6]~24  = CARRY((\VGA_inst|VDG|line_count [6] & !\VGA_inst|VDG|line_count[5]~22 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[5]~22 ),
	.combout(\VGA_inst|VDG|line_count[6]~23_combout ),
	.cout(\VGA_inst|VDG|line_count[6]~24 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[6]~23 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|line_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \VGA_inst|VDG|line_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \VGA_inst|VDG|line_count[7]~25 (
// Equation(s):
// \VGA_inst|VDG|line_count[7]~25_combout  = (\VGA_inst|VDG|line_count [7] & (!\VGA_inst|VDG|line_count[6]~24 )) # (!\VGA_inst|VDG|line_count [7] & ((\VGA_inst|VDG|line_count[6]~24 ) # (GND)))
// \VGA_inst|VDG|line_count[7]~26  = CARRY((!\VGA_inst|VDG|line_count[6]~24 ) # (!\VGA_inst|VDG|line_count [7]))

	.dataa(\VGA_inst|VDG|line_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[6]~24 ),
	.combout(\VGA_inst|VDG|line_count[7]~25_combout ),
	.cout(\VGA_inst|VDG|line_count[7]~26 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[7]~25 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|line_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \VGA_inst|VDG|line_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \VGA_inst|VDG|line_count[8]~27 (
// Equation(s):
// \VGA_inst|VDG|line_count[8]~27_combout  = (\VGA_inst|VDG|line_count [8] & (\VGA_inst|VDG|line_count[7]~26  $ (GND))) # (!\VGA_inst|VDG|line_count [8] & (!\VGA_inst|VDG|line_count[7]~26  & VCC))
// \VGA_inst|VDG|line_count[8]~28  = CARRY((\VGA_inst|VDG|line_count [8] & !\VGA_inst|VDG|line_count[7]~26 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|line_count[7]~26 ),
	.combout(\VGA_inst|VDG|line_count[8]~27_combout ),
	.cout(\VGA_inst|VDG|line_count[8]~28 ));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[8]~27 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|line_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \VGA_inst|VDG|line_count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \VGA_inst|VDG|line_count[9]~29 (
// Equation(s):
// \VGA_inst|VDG|line_count[9]~29_combout  = \VGA_inst|VDG|line_count [9] $ (\VGA_inst|VDG|line_count[8]~28 )

	.dataa(\VGA_inst|VDG|line_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_inst|VDG|line_count[8]~28 ),
	.combout(\VGA_inst|VDG|line_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[9]~29 .lut_mask = 16'h5A5A;
defparam \VGA_inst|VDG|line_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \VGA_inst|VDG|line_count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \VGA_inst|VDG|Equal4~0 (
// Equation(s):
// \VGA_inst|VDG|Equal4~0_combout  = ((!\VGA_inst|VDG|line_count [9]) # (!\VGA_inst|VDG|line_count [3])) # (!\VGA_inst|VDG|line_count [2])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [2]),
	.datac(\VGA_inst|VDG|line_count [3]),
	.datad(\VGA_inst|VDG|line_count [9]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal4~0 .lut_mask = 16'h3FFF;
defparam \VGA_inst|VDG|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \VGA_inst|VDG|Equal7~0 (
// Equation(s):
// \VGA_inst|VDG|Equal7~0_combout  = (!\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count [4] & (!\VGA_inst|VDG|line_count [0] & !\VGA_inst|VDG|line_count [5])))

	.dataa(\VGA_inst|VDG|line_count [1]),
	.datab(\VGA_inst|VDG|line_count [4]),
	.datac(\VGA_inst|VDG|line_count [0]),
	.datad(\VGA_inst|VDG|line_count [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal7~0 .lut_mask = 16'h0001;
defparam \VGA_inst|VDG|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \VGA_inst|VDG|Equal7~1 (
// Equation(s):
// \VGA_inst|VDG|Equal7~1_combout  = (\VGA_inst|VDG|Equal7~0_combout  & (!\VGA_inst|VDG|line_count [8] & (!\VGA_inst|VDG|line_count [7] & !\VGA_inst|VDG|line_count [6])))

	.dataa(\VGA_inst|VDG|Equal7~0_combout ),
	.datab(\VGA_inst|VDG|line_count [8]),
	.datac(\VGA_inst|VDG|line_count [7]),
	.datad(\VGA_inst|VDG|line_count [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal7~1 .lut_mask = 16'h0002;
defparam \VGA_inst|VDG|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \VGA_inst|VDG|line_count[4]~18 (
// Equation(s):
// \VGA_inst|VDG|line_count[4]~18_combout  = (\rst~q ) # ((!\VGA_inst|VDG|Equal4~0_combout  & \VGA_inst|VDG|Equal7~1_combout ))

	.dataa(\VGA_inst|VDG|Equal4~0_combout ),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|Equal7~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|line_count[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[4]~18 .lut_mask = 16'hDDCC;
defparam \VGA_inst|VDG|line_count[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \VGA_inst|VDG|line_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \VGA_inst|VDG|line_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|line_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|line_count[4]~18_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|pixel_count[8]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|line_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~2 (
// Equation(s):
// \VGA_inst|VDG|Equal8~2_combout  = (!\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count [0] & (!\VGA_inst|VDG|line_count [3] & !\VGA_inst|VDG|line_count [2])))

	.dataa(\VGA_inst|VDG|line_count [1]),
	.datab(\VGA_inst|VDG|line_count [0]),
	.datac(\VGA_inst|VDG|line_count [3]),
	.datad(\VGA_inst|VDG|line_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~2 .lut_mask = 16'h0001;
defparam \VGA_inst|VDG|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \VGA_inst|VDG|Equal7~2 (
// Equation(s):
// \VGA_inst|VDG|Equal7~2_combout  = (!\VGA_inst|VDG|line_count [9] & (!\VGA_inst|VDG|line_count [2] & (!\VGA_inst|VDG|line_count [3] & \VGA_inst|VDG|Equal7~1_combout )))

	.dataa(\VGA_inst|VDG|line_count [9]),
	.datab(\VGA_inst|VDG|line_count [2]),
	.datac(\VGA_inst|VDG|line_count [3]),
	.datad(\VGA_inst|VDG|Equal7~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal7~2 .lut_mask = 16'h0100;
defparam \VGA_inst|VDG|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~0 (
// Equation(s):
// \VGA_inst|VDG|Equal8~0_combout  = (\VGA_inst|VDG|line_count [6] & (!\VGA_inst|VDG|line_count [4] & (\VGA_inst|VDG|line_count [7] & \VGA_inst|VDG|line_count [5])))

	.dataa(\VGA_inst|VDG|line_count [6]),
	.datab(\VGA_inst|VDG|line_count [4]),
	.datac(\VGA_inst|VDG|line_count [7]),
	.datad(\VGA_inst|VDG|line_count [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~0 .lut_mask = 16'h2000;
defparam \VGA_inst|VDG|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \VGA_inst|VDG|Equal8~1 (
// Equation(s):
// \VGA_inst|VDG|Equal8~1_combout  = (\VGA_inst|VDG|line_count [8] & (!\VGA_inst|VDG|line_count [9] & \VGA_inst|VDG|Equal8~0_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|line_count [8]),
	.datac(\VGA_inst|VDG|line_count [9]),
	.datad(\VGA_inst|VDG|Equal8~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal8~1 .lut_mask = 16'h0C00;
defparam \VGA_inst|VDG|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \VGA_inst|VDG|next_active_rows~0 (
// Equation(s):
// \VGA_inst|VDG|next_active_rows~0_combout  = (\VGA_inst|VDG|Equal7~2_combout ) # ((\VGA_inst|VDG|active_rows~q  & ((!\VGA_inst|VDG|Equal8~1_combout ) # (!\VGA_inst|VDG|Equal8~2_combout ))))

	.dataa(\VGA_inst|VDG|Equal8~2_combout ),
	.datab(\VGA_inst|VDG|Equal7~2_combout ),
	.datac(\VGA_inst|VDG|active_rows~q ),
	.datad(\VGA_inst|VDG|Equal8~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_rows~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_rows~0 .lut_mask = 16'hDCFC;
defparam \VGA_inst|VDG|next_active_rows~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \VGA_inst|VDG|active_rows (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_active_rows~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_rows~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_rows .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_rows .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \VGA_inst|VDG|next_active_area~1 (
// Equation(s):
// \VGA_inst|VDG|next_active_area~1_combout  = (\VGA_inst|VDG|next_active_area~0_combout ) # ((\VGA_inst|VDG|active_rows~q  & (!\VGA_inst|VDG|pixel_count [0] & \VGA_inst|VDG|always1~4_combout )))

	.dataa(\VGA_inst|VDG|next_active_area~0_combout ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|pixel_count [0]),
	.datad(\VGA_inst|VDG|always1~4_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_active_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_active_area~1 .lut_mask = 16'hAEAA;
defparam \VGA_inst|VDG|next_active_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \VGA_inst|VDG|active_area (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_active_area~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_area~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_area .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_area .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \VGA_inst|VDG|col_count[0]~8 (
// Equation(s):
// \VGA_inst|VDG|col_count[0]~8_combout  = (\rst~q ) # (!\VGA_inst|VDG|active_area~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[0]~8 .lut_mask = 16'hF0FF;
defparam \VGA_inst|VDG|col_count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~0 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~0_combout  = (!\VGA_inst|VDG|horiz_scaler [0] & (!\rst~q  & ((\VGA_inst|VDG|horiz_scaler [1]) # (!\VGA_inst|VDG|horiz_scaler [2]))))

	.dataa(\VGA_inst|VDG|horiz_scaler [2]),
	.datab(\VGA_inst|VDG|horiz_scaler [1]),
	.datac(\VGA_inst|VDG|horiz_scaler [0]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~0 .lut_mask = 16'h000D;
defparam \VGA_inst|VDG|horiz_scaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \VGA_inst|VDG|horiz_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~2 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~2_combout  = \VGA_inst|VDG|horiz_scaler [1] $ (\VGA_inst|VDG|horiz_scaler [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|horiz_scaler [1]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~2 .lut_mask = 16'h0FF0;
defparam \VGA_inst|VDG|horiz_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \VGA_inst|VDG|horiz_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \VGA_inst|VDG|horiz_scaler~1 (
// Equation(s):
// \VGA_inst|VDG|horiz_scaler~1_combout  = (!\rst~q  & ((\VGA_inst|VDG|horiz_scaler [1] & (\VGA_inst|VDG|horiz_scaler [2] $ (\VGA_inst|VDG|horiz_scaler [0]))) # (!\VGA_inst|VDG|horiz_scaler [1] & (\VGA_inst|VDG|horiz_scaler [2] & \VGA_inst|VDG|horiz_scaler 
// [0]))))

	.dataa(\rst~q ),
	.datab(\VGA_inst|VDG|horiz_scaler [1]),
	.datac(\VGA_inst|VDG|horiz_scaler [2]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_scaler~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler~1 .lut_mask = 16'h1440;
defparam \VGA_inst|VDG|horiz_scaler~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \VGA_inst|VDG|horiz_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|horiz_scaler~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|horiz_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_scaler[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|horiz_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \VGA_inst|VDG|col_count[0]~15 (
// Equation(s):
// \VGA_inst|VDG|col_count[0]~15_combout  = (\rst~q ) # ((!\VGA_inst|VDG|horiz_scaler [2] & !\VGA_inst|VDG|horiz_scaler [0]))

	.dataa(\VGA_inst|VDG|horiz_scaler [2]),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|col_count[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[0]~15 .lut_mask = 16'hCCDD;
defparam \VGA_inst|VDG|col_count[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \VGA_inst|VDG|col_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[0]~9_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[0]~8_combout ),
	.ena(\VGA_inst|VDG|col_count[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \VGA_inst|VDG|col_count[1]~11 (
// Equation(s):
// \VGA_inst|VDG|col_count[1]~11_combout  = (\VGA_inst|VDG|col_count [1] & (!\VGA_inst|VDG|col_count[0]~10 )) # (!\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|col_count[0]~10 ) # (GND)))
// \VGA_inst|VDG|col_count[1]~12  = CARRY((!\VGA_inst|VDG|col_count[0]~10 ) # (!\VGA_inst|VDG|col_count [1]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[0]~10 ),
	.combout(\VGA_inst|VDG|col_count[1]~11_combout ),
	.cout(\VGA_inst|VDG|col_count[1]~12 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[1]~11 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|col_count[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \VGA_inst|VDG|col_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[1]~11_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[0]~8_combout ),
	.ena(\VGA_inst|VDG|col_count[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \VGA_inst|VDG|col_count[2]~13 (
// Equation(s):
// \VGA_inst|VDG|col_count[2]~13_combout  = (\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|col_count[1]~12  $ (GND))) # (!\VGA_inst|VDG|col_count [2] & (!\VGA_inst|VDG|col_count[1]~12  & VCC))
// \VGA_inst|VDG|col_count[2]~14  = CARRY((\VGA_inst|VDG|col_count [2] & !\VGA_inst|VDG|col_count[1]~12 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[1]~12 ),
	.combout(\VGA_inst|VDG|col_count[2]~13_combout ),
	.cout(\VGA_inst|VDG|col_count[2]~14 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[2]~13 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|col_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \VGA_inst|VDG|col_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[2]~13_combout ),
	.asdata(\rst~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[0]~8_combout ),
	.ena(\VGA_inst|VDG|col_count[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \VGA_inst|VDG|col_count[3]~16 (
// Equation(s):
// \VGA_inst|VDG|col_count[3]~16_combout  = (\VGA_inst|VDG|col_count [3] & (!\VGA_inst|VDG|col_count[2]~14 )) # (!\VGA_inst|VDG|col_count [3] & ((\VGA_inst|VDG|col_count[2]~14 ) # (GND)))
// \VGA_inst|VDG|col_count[3]~17  = CARRY((!\VGA_inst|VDG|col_count[2]~14 ) # (!\VGA_inst|VDG|col_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[2]~14 ),
	.combout(\VGA_inst|VDG|col_count[3]~16_combout ),
	.cout(\VGA_inst|VDG|col_count[3]~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|col_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \VGA_inst|VDG|col_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[0]~8_combout ),
	.ena(\VGA_inst|VDG|col_count[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \VGA_inst|VDG|DA[0]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[0]~feeder_combout  = \VGA_inst|VDG|col_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \VGA_inst|VDG|horiz_advance~0 (
// Equation(s):
// \VGA_inst|VDG|horiz_advance~0_combout  = (!\VGA_inst|VDG|horiz_scaler [2] & !\VGA_inst|VDG|horiz_scaler [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|horiz_scaler [2]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|horiz_advance~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|horiz_advance~0 .lut_mask = 16'h000F;
defparam \VGA_inst|VDG|horiz_advance~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \VGA_inst|VDG|DA[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \VGA_inst|VDG|col_count[4]~18 (
// Equation(s):
// \VGA_inst|VDG|col_count[4]~18_combout  = (\VGA_inst|VDG|col_count [4] & (\VGA_inst|VDG|col_count[3]~17  $ (GND))) # (!\VGA_inst|VDG|col_count [4] & (!\VGA_inst|VDG|col_count[3]~17  & VCC))
// \VGA_inst|VDG|col_count[4]~19  = CARRY((\VGA_inst|VDG|col_count [4] & !\VGA_inst|VDG|col_count[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[3]~17 ),
	.combout(\VGA_inst|VDG|col_count[4]~18_combout ),
	.cout(\VGA_inst|VDG|col_count[4]~19 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|col_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \VGA_inst|VDG|col_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[0]~8_combout ),
	.ena(\VGA_inst|VDG|col_count[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \VGA_inst|VDG|DA[1]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[1]~feeder_combout  = \VGA_inst|VDG|col_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \VGA_inst|VDG|DA[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \VGA_inst|VDG|col_count[5]~20 (
// Equation(s):
// \VGA_inst|VDG|col_count[5]~20_combout  = (\VGA_inst|VDG|col_count [5] & (!\VGA_inst|VDG|col_count[4]~19 )) # (!\VGA_inst|VDG|col_count [5] & ((\VGA_inst|VDG|col_count[4]~19 ) # (GND)))
// \VGA_inst|VDG|col_count[5]~21  = CARRY((!\VGA_inst|VDG|col_count[4]~19 ) # (!\VGA_inst|VDG|col_count [5]))

	.dataa(\VGA_inst|VDG|col_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[4]~19 ),
	.combout(\VGA_inst|VDG|col_count[5]~20_combout ),
	.cout(\VGA_inst|VDG|col_count[5]~21 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|col_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \VGA_inst|VDG|col_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[0]~8_combout ),
	.ena(\VGA_inst|VDG|col_count[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \VGA_inst|VDG|DA[2]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[2]~feeder_combout  = \VGA_inst|VDG|col_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|col_count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[2]~feeder .lut_mask = 16'hF0F0;
defparam \VGA_inst|VDG|DA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \VGA_inst|VDG|DA[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \VGA_inst|VDG|col_count[6]~22 (
// Equation(s):
// \VGA_inst|VDG|col_count[6]~22_combout  = (\VGA_inst|VDG|col_count [6] & (\VGA_inst|VDG|col_count[5]~21  $ (GND))) # (!\VGA_inst|VDG|col_count [6] & (!\VGA_inst|VDG|col_count[5]~21  & VCC))
// \VGA_inst|VDG|col_count[6]~23  = CARRY((\VGA_inst|VDG|col_count [6] & !\VGA_inst|VDG|col_count[5]~21 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|col_count[5]~21 ),
	.combout(\VGA_inst|VDG|col_count[6]~22_combout ),
	.cout(\VGA_inst|VDG|col_count[6]~23 ));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|col_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \VGA_inst|VDG|col_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[0]~8_combout ),
	.ena(\VGA_inst|VDG|col_count[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \VGA_inst|VDG|DA[3]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[3]~feeder_combout  = \VGA_inst|VDG|col_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|col_count [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[3]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \VGA_inst|VDG|DA[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \VGA_inst|VDG|col_count[7]~24 (
// Equation(s):
// \VGA_inst|VDG|col_count[7]~24_combout  = \VGA_inst|VDG|col_count [7] $ (\VGA_inst|VDG|col_count[6]~23 )

	.dataa(\VGA_inst|VDG|col_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_inst|VDG|col_count[6]~23 ),
	.combout(\VGA_inst|VDG|col_count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[7]~24 .lut_mask = 16'h5A5A;
defparam \VGA_inst|VDG|col_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \VGA_inst|VDG|col_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|col_count[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VGA_inst|VDG|col_count[0]~8_combout ),
	.ena(\VGA_inst|VDG|col_count[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|col_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|col_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|col_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \VGA_inst|VDG|DA[4]~feeder (
// Equation(s):
// \VGA_inst|VDG|DA[4]~feeder_combout  = \VGA_inst|VDG|col_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|col_count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DA[4]~feeder .lut_mask = 16'hF0F0;
defparam \VGA_inst|VDG|DA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \VGA_inst|VDG|DA[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \VGA_inst|VDG|row_count[0]~10 (
// Equation(s):
// \VGA_inst|VDG|row_count[0]~10_combout  = \VGA_inst|VDG|row_count [0] $ (VCC)
// \VGA_inst|VDG|row_count[0]~11  = CARRY(\VGA_inst|VDG|row_count [0])

	.dataa(\VGA_inst|VDG|row_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count[0]~10_combout ),
	.cout(\VGA_inst|VDG|row_count[0]~11 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[0]~10 .lut_mask = 16'h55AA;
defparam \VGA_inst|VDG|row_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \VGA_inst|VDG|row_count[1]~12 (
// Equation(s):
// \VGA_inst|VDG|row_count[1]~12_combout  = (\VGA_inst|VDG|row_count [1] & (!\VGA_inst|VDG|row_count[0]~11 )) # (!\VGA_inst|VDG|row_count [1] & ((\VGA_inst|VDG|row_count[0]~11 ) # (GND)))
// \VGA_inst|VDG|row_count[1]~13  = CARRY((!\VGA_inst|VDG|row_count[0]~11 ) # (!\VGA_inst|VDG|row_count [1]))

	.dataa(\VGA_inst|VDG|row_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[0]~11 ),
	.combout(\VGA_inst|VDG|row_count[1]~12_combout ),
	.cout(\VGA_inst|VDG|row_count[1]~13 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_inst|VDG|row_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \VGA_inst|VDG|row_count[2]~14 (
// Equation(s):
// \VGA_inst|VDG|row_count[2]~14_combout  = (\VGA_inst|VDG|row_count [2] & (\VGA_inst|VDG|row_count[1]~13  $ (GND))) # (!\VGA_inst|VDG|row_count [2] & (!\VGA_inst|VDG|row_count[1]~13  & VCC))
// \VGA_inst|VDG|row_count[2]~15  = CARRY((\VGA_inst|VDG|row_count [2] & !\VGA_inst|VDG|row_count[1]~13 ))

	.dataa(\VGA_inst|VDG|row_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[1]~13 ),
	.combout(\VGA_inst|VDG|row_count[2]~14_combout ),
	.cout(\VGA_inst|VDG|row_count[2]~15 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|row_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \VGA_inst|VDG|cell_line[1]~1 (
// Equation(s):
// \VGA_inst|VDG|cell_line[1]~1_combout  = (!\VGA_inst|VDG|horiz_scaler [2] & (!\VGA_inst|VDG|horiz_scaler [0] & ((\VGA_inst|VDG|active_area~q ) # (!\VGA_inst|VDG|active_rows~q ))))

	.dataa(\VGA_inst|VDG|active_area~q ),
	.datab(\VGA_inst|VDG|active_rows~q ),
	.datac(\VGA_inst|VDG|horiz_scaler [2]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[1]~1 .lut_mask = 16'h000B;
defparam \VGA_inst|VDG|cell_line[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~5 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~5_combout  = (!\rst~q  & (\VGA_inst|VDG|active_area~q  & (\VGA_inst|VDG|vert_scaler [0] $ (\VGA_inst|VDG|vert_scaler [1]))))

	.dataa(\VGA_inst|VDG|vert_scaler [0]),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|vert_scaler [1]),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~5 .lut_mask = 16'h1200;
defparam \VGA_inst|VDG|vert_scaler~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \VGA_inst|VDG|Equal12~0 (
// Equation(s):
// \VGA_inst|VDG|Equal12~0_combout  = (\VGA_inst|VDG|col_count [0] & (\VGA_inst|VDG|col_count [1] & \VGA_inst|VDG|col_count [2]))

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(gnd),
	.datac(\VGA_inst|VDG|col_count [1]),
	.datad(\VGA_inst|VDG|col_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal12~0 .lut_mask = 16'hA000;
defparam \VGA_inst|VDG|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \VGA_inst|VDG|Equal12~1 (
// Equation(s):
// \VGA_inst|VDG|Equal12~1_combout  = (\VGA_inst|VDG|col_count [7] & (\VGA_inst|VDG|col_count [6] & (\VGA_inst|VDG|col_count [5] & \VGA_inst|VDG|col_count [4])))

	.dataa(\VGA_inst|VDG|col_count [7]),
	.datab(\VGA_inst|VDG|col_count [6]),
	.datac(\VGA_inst|VDG|col_count [5]),
	.datad(\VGA_inst|VDG|col_count [4]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal12~1 .lut_mask = 16'h8000;
defparam \VGA_inst|VDG|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \VGA_inst|VDG|Equal12~2 (
// Equation(s):
// \VGA_inst|VDG|Equal12~2_combout  = (\VGA_inst|VDG|col_count [3] & (\VGA_inst|VDG|Equal12~0_combout  & \VGA_inst|VDG|Equal12~1_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|col_count [3]),
	.datac(\VGA_inst|VDG|Equal12~0_combout ),
	.datad(\VGA_inst|VDG|Equal12~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal12~2 .lut_mask = 16'hC000;
defparam \VGA_inst|VDG|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler[0]~2 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler[0]~2_combout  = (\rst~q ) # ((\VGA_inst|VDG|cell_line[1]~1_combout  & ((\VGA_inst|VDG|Equal12~2_combout ) # (!\VGA_inst|VDG|active_area~q ))))

	.dataa(\VGA_inst|VDG|Equal12~2_combout ),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|cell_line[1]~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[0]~2 .lut_mask = 16'hFBF0;
defparam \VGA_inst|VDG|vert_scaler[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \VGA_inst|VDG|vert_scaler[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|vert_scaler[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~3 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~3_combout  = (!\VGA_inst|VDG|col_count[0]~8_combout  & ((\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|vert_scaler [2] $ (\VGA_inst|VDG|vert_scaler [1]))) # (!\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|vert_scaler [2] & 
// \VGA_inst|VDG|vert_scaler [1]))))

	.dataa(\VGA_inst|VDG|vert_scaler [0]),
	.datab(\VGA_inst|VDG|col_count[0]~8_combout ),
	.datac(\VGA_inst|VDG|vert_scaler [2]),
	.datad(\VGA_inst|VDG|vert_scaler [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~3 .lut_mask = 16'h1220;
defparam \VGA_inst|VDG|vert_scaler~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \VGA_inst|VDG|vert_scaler[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|vert_scaler[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \VGA_inst|VDG|vert_scaler~4 (
// Equation(s):
// \VGA_inst|VDG|vert_scaler~4_combout  = (!\VGA_inst|VDG|col_count[0]~8_combout  & (!\VGA_inst|VDG|vert_scaler [0] & ((\VGA_inst|VDG|vert_scaler [1]) # (!\VGA_inst|VDG|vert_scaler [2]))))

	.dataa(\VGA_inst|VDG|vert_scaler [1]),
	.datab(\VGA_inst|VDG|col_count[0]~8_combout ),
	.datac(\VGA_inst|VDG|vert_scaler [0]),
	.datad(\VGA_inst|VDG|vert_scaler [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|vert_scaler~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler~4 .lut_mask = 16'h0203;
defparam \VGA_inst|VDG|vert_scaler~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \VGA_inst|VDG|vert_scaler[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|vert_scaler~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|vert_scaler[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|vert_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|vert_scaler[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|vert_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \VGA_inst|VDG|next_cell_count~0 (
// Equation(s):
// \VGA_inst|VDG|next_cell_count~0_combout  = (!\VGA_inst|VDG|vert_scaler [0] & (\VGA_inst|VDG|Equal12~2_combout  & (\VGA_inst|VDG|vert_scaler [1] $ (\VGA_inst|VDG|vert_scaler [2]))))

	.dataa(\VGA_inst|VDG|vert_scaler [0]),
	.datab(\VGA_inst|VDG|vert_scaler [1]),
	.datac(\VGA_inst|VDG|Equal12~2_combout ),
	.datad(\VGA_inst|VDG|vert_scaler [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_cell_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_cell_count~0 .lut_mask = 16'h1040;
defparam \VGA_inst|VDG|next_cell_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \VGA_inst|VDG|cell_line[1]~2 (
// Equation(s):
// \VGA_inst|VDG|cell_line[1]~2_combout  = (\rst~q ) # ((\VGA_inst|VDG|cell_line[1]~1_combout  & ((\VGA_inst|VDG|next_cell_count~0_combout ) # (!\VGA_inst|VDG|active_area~q ))))

	.dataa(\VGA_inst|VDG|cell_line[1]~1_combout ),
	.datab(\VGA_inst|VDG|next_cell_count~0_combout ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[1]~2 .lut_mask = 16'hF8FA;
defparam \VGA_inst|VDG|cell_line[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \VGA_inst|VDG|row_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \VGA_inst|VDG|row_count[3]~16 (
// Equation(s):
// \VGA_inst|VDG|row_count[3]~16_combout  = (\VGA_inst|VDG|row_count [3] & (!\VGA_inst|VDG|row_count[2]~15 )) # (!\VGA_inst|VDG|row_count [3] & ((\VGA_inst|VDG|row_count[2]~15 ) # (GND)))
// \VGA_inst|VDG|row_count[3]~17  = CARRY((!\VGA_inst|VDG|row_count[2]~15 ) # (!\VGA_inst|VDG|row_count [3]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[2]~15 ),
	.combout(\VGA_inst|VDG|row_count[3]~16_combout ),
	.cout(\VGA_inst|VDG|row_count[3]~17 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|row_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \VGA_inst|VDG|row_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \VGA_inst|VDG|row_count[4]~18 (
// Equation(s):
// \VGA_inst|VDG|row_count[4]~18_combout  = (\VGA_inst|VDG|row_count [4] & (\VGA_inst|VDG|row_count[3]~17  $ (GND))) # (!\VGA_inst|VDG|row_count [4] & (!\VGA_inst|VDG|row_count[3]~17  & VCC))
// \VGA_inst|VDG|row_count[4]~19  = CARRY((\VGA_inst|VDG|row_count [4] & !\VGA_inst|VDG|row_count[3]~17 ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[3]~17 ),
	.combout(\VGA_inst|VDG|row_count[4]~18_combout ),
	.cout(\VGA_inst|VDG|row_count[4]~19 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_inst|VDG|row_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \VGA_inst|VDG|row_count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \VGA_inst|VDG|row_count[5]~20 (
// Equation(s):
// \VGA_inst|VDG|row_count[5]~20_combout  = (\VGA_inst|VDG|row_count [5] & (!\VGA_inst|VDG|row_count[4]~19 )) # (!\VGA_inst|VDG|row_count [5] & ((\VGA_inst|VDG|row_count[4]~19 ) # (GND)))
// \VGA_inst|VDG|row_count[5]~21  = CARRY((!\VGA_inst|VDG|row_count[4]~19 ) # (!\VGA_inst|VDG|row_count [5]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[4]~19 ),
	.combout(\VGA_inst|VDG|row_count[5]~20_combout ),
	.cout(\VGA_inst|VDG|row_count[5]~21 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[5]~20 .lut_mask = 16'h3C3F;
defparam \VGA_inst|VDG|row_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \VGA_inst|VDG|row_count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \VGA_inst|VDG|row_count[6]~22 (
// Equation(s):
// \VGA_inst|VDG|row_count[6]~22_combout  = (\VGA_inst|VDG|row_count [6] & (\VGA_inst|VDG|row_count[5]~21  $ (GND))) # (!\VGA_inst|VDG|row_count [6] & (!\VGA_inst|VDG|row_count[5]~21  & VCC))
// \VGA_inst|VDG|row_count[6]~23  = CARRY((\VGA_inst|VDG|row_count [6] & !\VGA_inst|VDG|row_count[5]~21 ))

	.dataa(\VGA_inst|VDG|row_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_inst|VDG|row_count[5]~21 ),
	.combout(\VGA_inst|VDG|row_count[6]~22_combout ),
	.cout(\VGA_inst|VDG|row_count[6]~23 ));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[6]~22 .lut_mask = 16'hA50A;
defparam \VGA_inst|VDG|row_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \VGA_inst|VDG|row_count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \VGA_inst|VDG|row_count[7]~24 (
// Equation(s):
// \VGA_inst|VDG|row_count[7]~24_combout  = \VGA_inst|VDG|row_count [7] $ (\VGA_inst|VDG|row_count[6]~23 )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA_inst|VDG|row_count[6]~23 ),
	.combout(\VGA_inst|VDG|row_count[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[7]~24 .lut_mask = 16'h3C3C;
defparam \VGA_inst|VDG|row_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \VGA_inst|VDG|row_count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \VGA_inst|VDG|Equal15~1 (
// Equation(s):
// \VGA_inst|VDG|Equal15~1_combout  = (((\VGA_inst|VDG|row_count [6]) # (!\VGA_inst|VDG|row_count [5])) # (!\VGA_inst|VDG|row_count [7])) # (!\VGA_inst|VDG|row_count [0])

	.dataa(\VGA_inst|VDG|row_count [0]),
	.datab(\VGA_inst|VDG|row_count [7]),
	.datac(\VGA_inst|VDG|row_count [6]),
	.datad(\VGA_inst|VDG|row_count [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal15~1 .lut_mask = 16'hF7FF;
defparam \VGA_inst|VDG|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \VGA_inst|VDG|Equal15~0 (
// Equation(s):
// \VGA_inst|VDG|Equal15~0_combout  = (((!\VGA_inst|VDG|row_count [3]) # (!\VGA_inst|VDG|row_count [2])) # (!\VGA_inst|VDG|row_count [4])) # (!\VGA_inst|VDG|row_count [1])

	.dataa(\VGA_inst|VDG|row_count [1]),
	.datab(\VGA_inst|VDG|row_count [4]),
	.datac(\VGA_inst|VDG|row_count [2]),
	.datad(\VGA_inst|VDG|row_count [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Equal15~0 .lut_mask = 16'h7FFF;
defparam \VGA_inst|VDG|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \VGA_inst|VDG|row_count[7]~26 (
// Equation(s):
// \VGA_inst|VDG|row_count[7]~26_combout  = (\rst~q ) # (((!\VGA_inst|VDG|Equal15~1_combout  & !\VGA_inst|VDG|Equal15~0_combout )) # (!\VGA_inst|VDG|active_area~q ))

	.dataa(\rst~q ),
	.datab(\VGA_inst|VDG|Equal15~1_combout ),
	.datac(\VGA_inst|VDG|Equal15~0_combout ),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|row_count[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[7]~26 .lut_mask = 16'hABFF;
defparam \VGA_inst|VDG|row_count[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \VGA_inst|VDG|row_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \VGA_inst|VDG|row_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|row_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_inst|VDG|row_count[7]~26_combout ),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|row_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \VGA_MS~0 (
// Equation(s):
// \VGA_MS~0_combout  = (\always2~5_combout  & (!\CPU_inst|shift_merge0|RBA_reg [3] & (\CPU_inst|shift_merge0|RBA_reg [1] & \WideAnd1~3_combout )))

	.dataa(\always2~5_combout ),
	.datab(\CPU_inst|shift_merge0|RBA_reg [3]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datad(\WideAnd1~3_combout ),
	.cin(gnd),
	.combout(\VGA_MS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_MS~0 .lut_mask = 16'h2000;
defparam \VGA_MS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \VGA_inst|VGA_mode~0 (
// Equation(s):
// \VGA_inst|VGA_mode~0_combout  = (\VGA_MS~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\VGA_MS~0_combout  & ((\VGA_inst|VGA_mode~q )))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datab(\VGA_MS~0_combout ),
	.datac(\VGA_inst|VGA_mode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VGA_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VGA_mode~0 .lut_mask = 16'hB8B8;
defparam \VGA_inst|VGA_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \VGA_inst|VGA_mode (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VGA_inst|VGA_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VGA_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VGA_mode .is_wysiwyg = "true";
defparam \VGA_inst|VGA_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \VGA_inst|VDG|DD_s[6]~0 (
// Equation(s):
// \VGA_inst|VDG|DD_s[6]~0_combout  = (\VGA_inst|VDG|Equal12~0_combout  & (!\VGA_inst|VDG|horiz_scaler [2] & !\VGA_inst|VDG|horiz_scaler [0]))

	.dataa(\VGA_inst|VDG|Equal12~0_combout ),
	.datab(gnd),
	.datac(\VGA_inst|VDG|horiz_scaler [2]),
	.datad(\VGA_inst|VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[6]~0 .lut_mask = 16'h000A;
defparam \VGA_inst|VDG|DD_s[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \VGA_inst|VDG|AG_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|VGA_mode~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|AG_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|AG_s .is_wysiwyg = "true";
defparam \VGA_inst|VDG|AG_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~4 (
// Equation(s):
// \VGA_inst|VDG|cell_count~4_combout  = (!\rst~q  & (!\VGA_inst|VDG|cell_count [0] & \VGA_inst|VDG|active_area~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|cell_count [0]),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~4 .lut_mask = 16'h0300;
defparam \VGA_inst|VDG|cell_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~5 (
// Equation(s):
// \VGA_inst|VDG|cell_line~5_combout  = (!\VGA_inst|VDG|col_count[0]~8_combout  & ((\VGA_inst|VDG|cell_line [2] & ((!\VGA_inst|VDG|Add7~0_combout ))) # (!\VGA_inst|VDG|cell_line [2] & (!\VGA_inst|VDG|cell_line [3] & \VGA_inst|VDG|Add7~0_combout ))))

	.dataa(\VGA_inst|VDG|col_count[0]~8_combout ),
	.datab(\VGA_inst|VDG|cell_line [3]),
	.datac(\VGA_inst|VDG|cell_line [2]),
	.datad(\VGA_inst|VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~5 .lut_mask = 16'h0150;
defparam \VGA_inst|VDG|cell_line~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \VGA_inst|VDG|cell_line[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~0 (
// Equation(s):
// \VGA_inst|VDG|cell_line~0_combout  = (!\VGA_inst|VDG|col_count[0]~8_combout  & ((\VGA_inst|VDG|cell_line [3] & ((!\VGA_inst|VDG|Add7~0_combout ))) # (!\VGA_inst|VDG|cell_line [3] & (\VGA_inst|VDG|cell_line [2] & \VGA_inst|VDG|Add7~0_combout ))))

	.dataa(\VGA_inst|VDG|col_count[0]~8_combout ),
	.datab(\VGA_inst|VDG|cell_line [2]),
	.datac(\VGA_inst|VDG|cell_line [3]),
	.datad(\VGA_inst|VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~0 .lut_mask = 16'h0450;
defparam \VGA_inst|VDG|cell_line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \VGA_inst|VDG|cell_line[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \VGA_inst|VDG|cell_line[1]~3 (
// Equation(s):
// \VGA_inst|VDG|cell_line[1]~3_combout  = (!\VGA_inst|VDG|col_count[0]~8_combout  & (((\VGA_inst|VDG|cell_line [2]) # (!\VGA_inst|VDG|Add7~0_combout )) # (!\VGA_inst|VDG|cell_line [3])))

	.dataa(\VGA_inst|VDG|col_count[0]~8_combout ),
	.datab(\VGA_inst|VDG|cell_line [3]),
	.datac(\VGA_inst|VDG|cell_line [2]),
	.datad(\VGA_inst|VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[1]~3 .lut_mask = 16'h5155;
defparam \VGA_inst|VDG|cell_line[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~6 (
// Equation(s):
// \VGA_inst|VDG|cell_line~6_combout  = (!\VGA_inst|VDG|cell_line [0] & \VGA_inst|VDG|cell_line[1]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|cell_line [0]),
	.datad(\VGA_inst|VDG|cell_line[1]~3_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~6 .lut_mask = 16'h0F00;
defparam \VGA_inst|VDG|cell_line~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \VGA_inst|VDG|cell_line[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \VGA_inst|VDG|cell_line~4 (
// Equation(s):
// \VGA_inst|VDG|cell_line~4_combout  = (\VGA_inst|VDG|cell_line[1]~3_combout  & (\VGA_inst|VDG|cell_line [0] $ (\VGA_inst|VDG|cell_line [1])))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|cell_line [0]),
	.datac(\VGA_inst|VDG|cell_line [1]),
	.datad(\VGA_inst|VDG|cell_line[1]~3_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_line~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line~4 .lut_mask = 16'h3C00;
defparam \VGA_inst|VDG|cell_line~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \VGA_inst|VDG|cell_line[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_line~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_line[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_line[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \VGA_inst|VDG|Add7~0 (
// Equation(s):
// \VGA_inst|VDG|Add7~0_combout  = (\VGA_inst|VDG|cell_line [1] & \VGA_inst|VDG|cell_line [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|VDG|cell_line [1]),
	.datad(\VGA_inst|VDG|cell_line [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add7~0 .lut_mask = 16'hF000;
defparam \VGA_inst|VDG|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \VGA_inst|VDG|next_cell_count~1 (
// Equation(s):
// \VGA_inst|VDG|next_cell_count~1_combout  = (\VGA_inst|VDG|Add7~0_combout  & (\VGA_inst|VDG|cell_line [3] & (!\VGA_inst|VDG|cell_line [2] & \VGA_inst|VDG|next_cell_count~0_combout )))

	.dataa(\VGA_inst|VDG|Add7~0_combout ),
	.datab(\VGA_inst|VDG|cell_line [3]),
	.datac(\VGA_inst|VDG|cell_line [2]),
	.datad(\VGA_inst|VDG|next_cell_count~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_cell_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_cell_count~1 .lut_mask = 16'h0800;
defparam \VGA_inst|VDG|next_cell_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \VGA_inst|VDG|cell_count[1]~5 (
// Equation(s):
// \VGA_inst|VDG|cell_count[1]~5_combout  = (\rst~q ) # ((\VGA_inst|VDG|cell_line[1]~1_combout  & ((\VGA_inst|VDG|next_cell_count~1_combout ) # (!\VGA_inst|VDG|active_area~q ))))

	.dataa(\VGA_inst|VDG|next_cell_count~1_combout ),
	.datab(\VGA_inst|VDG|active_area~q ),
	.datac(\rst~q ),
	.datad(\VGA_inst|VDG|cell_line[1]~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[1]~5 .lut_mask = 16'hFBF0;
defparam \VGA_inst|VDG|cell_count[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \VGA_inst|VDG|cell_count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[5]~0 (
// Equation(s):
// \VGA_inst|VDG|next_DA[5]~0_combout  = (\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|row_count [1])) # (!\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|cell_count [0])))

	.dataa(\VGA_inst|VDG|row_count [1]),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(\VGA_inst|VDG|cell_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[5]~0 .lut_mask = 16'hB8B8;
defparam \VGA_inst|VDG|next_DA[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \VGA_inst|VDG|DA[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~6 (
// Equation(s):
// \VGA_inst|VDG|cell_count~6_combout  = (!\rst~q  & (\VGA_inst|VDG|active_area~q  & (\VGA_inst|VDG|cell_count [0] $ (\VGA_inst|VDG|cell_count [1]))))

	.dataa(\VGA_inst|VDG|cell_count [0]),
	.datab(\rst~q ),
	.datac(\VGA_inst|VDG|cell_count [1]),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~6 .lut_mask = 16'h1200;
defparam \VGA_inst|VDG|cell_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \VGA_inst|VDG|cell_count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[6]~1 (
// Equation(s):
// \VGA_inst|VDG|next_DA[6]~1_combout  = (\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|row_count [2]))) # (!\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|cell_count [1]))

	.dataa(\VGA_inst|VDG|cell_count [1]),
	.datab(gnd),
	.datac(\VGA_inst|VDG|AG_s~q ),
	.datad(\VGA_inst|VDG|row_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[6]~1 .lut_mask = 16'hFA0A;
defparam \VGA_inst|VDG|next_DA[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \VGA_inst|VDG|DA[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \VGA_inst|VDG|Add6~0 (
// Equation(s):
// \VGA_inst|VDG|Add6~0_combout  = (\VGA_inst|VDG|cell_count [0] & \VGA_inst|VDG|cell_count [1])

	.dataa(\VGA_inst|VDG|cell_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|cell_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Add6~0 .lut_mask = 16'hAA00;
defparam \VGA_inst|VDG|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~8 (
// Equation(s):
// \VGA_inst|VDG|cell_count~8_combout  = (!\rst~q  & (\VGA_inst|VDG|active_area~q  & (\VGA_inst|VDG|Add6~0_combout  $ (\VGA_inst|VDG|cell_count [2]))))

	.dataa(\rst~q ),
	.datab(\VGA_inst|VDG|Add6~0_combout ),
	.datac(\VGA_inst|VDG|cell_count [2]),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~8 .lut_mask = 16'h1400;
defparam \VGA_inst|VDG|cell_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \VGA_inst|VDG|cell_count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[7]~2 (
// Equation(s):
// \VGA_inst|VDG|next_DA[7]~2_combout  = (\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|row_count [3])) # (!\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|cell_count [2])))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [3]),
	.datac(\VGA_inst|VDG|AG_s~q ),
	.datad(\VGA_inst|VDG|cell_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[7]~2 .lut_mask = 16'hCFC0;
defparam \VGA_inst|VDG|next_DA[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \VGA_inst|VDG|DA[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \VGA_inst|VDG|cell_count~7 (
// Equation(s):
// \VGA_inst|VDG|cell_count~7_combout  = (!\VGA_inst|VDG|col_count[0]~8_combout  & (\VGA_inst|VDG|cell_count [3] $ (((\VGA_inst|VDG|cell_count [2] & \VGA_inst|VDG|Add6~0_combout )))))

	.dataa(\VGA_inst|VDG|cell_count [2]),
	.datab(\VGA_inst|VDG|col_count[0]~8_combout ),
	.datac(\VGA_inst|VDG|cell_count [3]),
	.datad(\VGA_inst|VDG|Add6~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|cell_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count~7 .lut_mask = 16'h1230;
defparam \VGA_inst|VDG|cell_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \VGA_inst|VDG|cell_count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|cell_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|cell_count[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|cell_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|cell_count[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|cell_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[8]~3 (
// Equation(s):
// \VGA_inst|VDG|next_DA[8]~3_combout  = (\VGA_inst|VDG|AG_s~q  & ((\VGA_inst|VDG|row_count [4]))) # (!\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|cell_count [3]))

	.dataa(\VGA_inst|VDG|cell_count [3]),
	.datab(\VGA_inst|VDG|row_count [4]),
	.datac(\VGA_inst|VDG|AG_s~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[8]~3 .lut_mask = 16'hCACA;
defparam \VGA_inst|VDG|next_DA[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \VGA_inst|VDG|DA[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[8] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[9]~4 (
// Equation(s):
// \VGA_inst|VDG|next_DA[9]~4_combout  = (\VGA_inst|VDG|row_count [5] & \VGA_inst|VDG|AG_s~q )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|row_count [5]),
	.datac(\VGA_inst|VDG|AG_s~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[9]~4 .lut_mask = 16'hC0C0;
defparam \VGA_inst|VDG|next_DA[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \VGA_inst|VDG|DA[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[9]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[9] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[10]~5 (
// Equation(s):
// \VGA_inst|VDG|next_DA[10]~5_combout  = (\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|row_count [6])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(\VGA_inst|VDG|row_count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[10]~5 .lut_mask = 16'hC0C0;
defparam \VGA_inst|VDG|next_DA[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \VGA_inst|VDG|DA[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[10] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \VGA_inst|VDG|next_DA[11]~6 (
// Equation(s):
// \VGA_inst|VDG|next_DA[11]~6_combout  = (\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|row_count [7])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(\VGA_inst|VDG|row_count [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_DA[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_DA[11]~6 .lut_mask = 16'hC0C0;
defparam \VGA_inst|VDG|next_DA[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \VGA_inst|VDG|DA[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_DA[11]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DA[11] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DA[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\VGA_WrEn~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [6],\CPU_inst|shift_merge0|LBD_reg [4]}),
	.portaaddr({\CPU_inst|shift_merge0|LBA_reg [3],\CPU_inst|shift_merge0|LBA_reg [2],\CPU_inst|shift_merge0|LBA_reg [1],\CPU_inst|shift_merge0|LBA_reg [0],\CPU_inst|shift_merge0|RBA_reg [7],\CPU_inst|shift_merge0|RBA_reg [6],\CPU_inst|shift_merge0|RBA_reg [5],\CPU_inst|shift_merge0|RBA_reg [4],
\CPU_inst|shift_merge0|RBA_reg [3],\CPU_inst|shift_merge0|RBA_reg [2],\CPU_inst|shift_merge0|RBA_reg [1],\CPU_inst|shift_merge0|RBA_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \CPU_inst|IV_in~39 (
// Equation(s):
// \CPU_inst|IV_in~39_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]) # ((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & 
// (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6] & !\d_cache_inst|byte_address [1]))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~39 .lut_mask = 16'hAAD8;
defparam \CPU_inst|IV_in~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \CPU_inst|IV_in~40 (
// Equation(s):
// \CPU_inst|IV_in~40_combout  = (\CPU_inst|IV_in~39_combout  & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]) # (!\d_cache_inst|byte_address [1])))) # (!\CPU_inst|IV_in~39_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22] & ((\d_cache_inst|byte_address [1]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\CPU_inst|IV_in~39_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~40 .lut_mask = 16'hE2CC;
defparam \CPU_inst|IV_in~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \CPU_inst|IV_in[3]~4 (
// Equation(s):
// \CPU_inst|IV_in[3]~4_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [11]) # ((\keyboard_en~combout  & !\VGA_WrEn~2_combout ))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(gnd),
	.datac(\keyboard_en~combout ),
	.datad(\VGA_WrEn~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in[3]~4 .lut_mask = 16'hAAFA;
defparam \CPU_inst|IV_in[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \CPU_inst|IV_in~41 (
// Equation(s):
// \CPU_inst|IV_in~41_combout  = (\CPU_inst|IV_in[3]~5_combout  & (((\CPU_inst|IV_in[3]~4_combout )))) # (!\CPU_inst|IV_in[3]~5_combout  & ((\CPU_inst|IV_in[3]~4_combout  & ((\CPU_inst|IV_in~40_combout ))) # (!\CPU_inst|IV_in[3]~4_combout  & 
// (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [6]),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\CPU_inst|IV_in~40_combout ),
	.datad(\CPU_inst|IV_in[3]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~41 .lut_mask = 16'hFC22;
defparam \CPU_inst|IV_in~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \CPU_inst|IV_in~42 (
// Equation(s):
// \CPU_inst|IV_in~42_combout  = (\CPU_inst|IV_in[3]~5_combout  & ((\CPU_inst|IV_in~41_combout  & ((\keyboard_inst|to_CPU [6]))) # (!\CPU_inst|IV_in~41_combout  & (\serial_inst|to_CPU [6])))) # (!\CPU_inst|IV_in[3]~5_combout  & (((\CPU_inst|IV_in~41_combout 
// ))))

	.dataa(\serial_inst|to_CPU [6]),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\keyboard_inst|to_CPU [6]),
	.datad(\CPU_inst|IV_in~41_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~42 .lut_mask = 16'hF388;
defparam \CPU_inst|IV_in~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \CPU_inst|IV_in~43 (
// Equation(s):
// \CPU_inst|IV_in~43_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|IV_in~38_combout )) # (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & ((\CPU_inst|IV_in~42_combout ))))) # 
// (!\d_cache_inst|byte_address [2] & (((\CPU_inst|IV_in~42_combout ))))

	.dataa(\CPU_inst|IV_in~38_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datad(\CPU_inst|IV_in~42_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~43 .lut_mask = 16'hBF80;
defparam \CPU_inst|IV_in~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \CPU_inst|IV_in[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[6] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \CPU_inst|IV_in~30 (
// Equation(s):
// \CPU_inst|IV_in~30_combout  = (\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [1])) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53])) # 
// (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37])))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~30 .lut_mask = 16'hD9C8;
defparam \CPU_inst|IV_in~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \CPU_inst|IV_in~31 (
// Equation(s):
// \CPU_inst|IV_in~31_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~30_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]))) # (!\CPU_inst|IV_in~30_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45])))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~30_combout ))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.datad(\CPU_inst|IV_in~30_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~31 .lut_mask = 16'hF588;
defparam \CPU_inst|IV_in~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N16
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~5 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~5_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [7] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [7]),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~5 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N17
dffeas \keyboard_inst|ps2_host_inst|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[5] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N9
dffeas \keyboard_inst|rx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N27
dffeas \keyboard_inst|rx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~84 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~84_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~45_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~37_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~45_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~37_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~84 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N27
dffeas \keyboard_inst|rx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N1
dffeas \keyboard_inst|rx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~85 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~85_combout  = (\keyboard_inst|rx_queue|queue_mem~84_combout  & (((\keyboard_inst|rx_queue|queue_mem~61_q )) # (!\keyboard_inst|rx_queue|read_addr [1]))) # (!\keyboard_inst|rx_queue|queue_mem~84_combout  & 
// (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~53_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~84_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~61_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~53_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~85 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N3
dffeas \keyboard_inst|rx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N25
dffeas \keyboard_inst|rx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~86 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~86_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~21_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~5_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~5_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~21_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~86 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N17
dffeas \keyboard_inst|rx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N27
dffeas \keyboard_inst|rx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~87 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~87_combout  = (\keyboard_inst|rx_queue|queue_mem~86_combout  & (((\keyboard_inst|rx_queue|queue_mem~29_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~86_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~13_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~86_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~13_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~29_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~87 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~88 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~88_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~85_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~87_combout )))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|read_addr [2]),
	.datac(\keyboard_inst|rx_queue|queue_mem~85_combout ),
	.datad(\keyboard_inst|rx_queue|queue_mem~87_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~88 .lut_mask = 16'hF3C0;
defparam \keyboard_inst|rx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N27
dffeas \keyboard_inst|rx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[5] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y19_N15
dffeas \keyboard_inst|rx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|prev_push .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~1 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~1_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|write_addr [0] & (\keyboard_inst|rx_queue|write_addr [1] $ (!\keyboard_inst|rx_queue|read_addr [1])))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|write_addr [0] & (\keyboard_inst|rx_queue|write_addr [1] $ (!\keyboard_inst|rx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|write_addr [0]),
	.datac(\keyboard_inst|rx_queue|write_addr [1]),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~1 .lut_mask = 16'h9009;
defparam \keyboard_inst|rx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~2 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~2_combout  = (\keyboard_inst|rx_queue|empty~1_combout  & (\keyboard_inst|rx_queue|read_addr [2] $ (!\keyboard_inst|rx_queue|write_addr [2])))

	.dataa(\keyboard_inst|rx_queue|read_addr [2]),
	.datab(\keyboard_inst|rx_queue|write_addr [2]),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|empty~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~2 .lut_mask = 16'h9900;
defparam \keyboard_inst|rx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N20
cycloneive_lcell_comb \keyboard_inst|data_read (
// Equation(s):
// \keyboard_inst|data_read~combout  = (\keyboard_inst|always0~0_combout  & (!\CPU_inst|shift_merge0|RBA_reg [0] & \keyboard_en~combout ))

	.dataa(\keyboard_inst|always0~0_combout ),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(\keyboard_en~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|data_read~combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|data_read .lut_mask = 16'h2020;
defparam \keyboard_inst|data_read .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N21
dffeas \keyboard_inst|rx_queue|prev_pop (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|data_read~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|prev_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|prev_pop .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|prev_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|full~0 (
// Equation(s):
// \keyboard_inst|rx_queue|full~0_combout  = (\keyboard_inst|rx_queue|empty~2_combout  & ((\keyboard_inst|rx_queue|full~q ) # ((\keyboard_inst|rx_queue|prev_push~q  & !\keyboard_inst|rx_queue|prev_pop~q ))))

	.dataa(\keyboard_inst|rx_queue|prev_push~q ),
	.datab(\keyboard_inst|rx_queue|empty~2_combout ),
	.datac(\keyboard_inst|rx_queue|full~q ),
	.datad(\keyboard_inst|rx_queue|prev_pop~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|full~0 .lut_mask = 16'hC0C8;
defparam \keyboard_inst|rx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N9
dffeas \keyboard_inst|rx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|full .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \keyboard_inst|to_CPU~4 (
// Equation(s):
// \keyboard_inst|to_CPU~4_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & ((\keyboard_inst|rx_queue|full~q ))) # (!\CPU_inst|shift_merge0|RBA_reg [0] & (\keyboard_inst|rx_queue|dout [5]))

	.dataa(\keyboard_inst|rx_queue|dout [5]),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(\keyboard_inst|rx_queue|full~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~4 .lut_mask = 16'hE2E2;
defparam \keyboard_inst|to_CPU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \keyboard_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \CPU_inst|IV_in~32 (
// Equation(s):
// \CPU_inst|IV_in~32_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]) # ((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & 
// (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5] & !\d_cache_inst|byte_address [1]))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~32 .lut_mask = 16'hAAD8;
defparam \CPU_inst|IV_in~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \CPU_inst|IV_in~33 (
// Equation(s):
// \CPU_inst|IV_in~33_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~32_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29])) # (!\CPU_inst|IV_in~32_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]))))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~32_combout ))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datac(\CPU_inst|IV_in~32_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~33 .lut_mask = 16'hDAD0;
defparam \CPU_inst|IV_in~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~5 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~5_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [6])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~5 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N9
dffeas \serial_inst|UART_inst|rx_data[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \serial_inst|rx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N9
dffeas \serial_inst|rx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N3
dffeas \serial_inst|rx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \serial_inst|rx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~84 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~84_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~45_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~37_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~37_q ),
	.datad(\serial_inst|rx_queue|queue_mem~45_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~84 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~85 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~85_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~84_combout  & ((\serial_inst|rx_queue|queue_mem~61_q ))) # (!\serial_inst|rx_queue|queue_mem~84_combout  & 
// (\serial_inst|rx_queue|queue_mem~53_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~84_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~53_q ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~61_q ),
	.datad(\serial_inst|rx_queue|queue_mem~84_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~85 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~13feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~13feeder_combout  = \serial_inst|UART_inst|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [5]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~13feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \serial_inst|rx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \serial_inst|rx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \serial_inst|rx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~21feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~21feeder_combout  = \serial_inst|UART_inst|rx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [5]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~21feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \serial_inst|rx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~86 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~86_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~21_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~5_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~5_q ),
	.datad(\serial_inst|rx_queue|queue_mem~21_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~86 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~87 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~87_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~86_combout  & ((\serial_inst|rx_queue|queue_mem~29_q ))) # (!\serial_inst|rx_queue|queue_mem~86_combout  & 
// (\serial_inst|rx_queue|queue_mem~13_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~86_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~13_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~29_q ),
	.datad(\serial_inst|rx_queue|queue_mem~86_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~87 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~88 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~88_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~85_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~87_combout )))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(\serial_inst|rx_queue|queue_mem~85_combout ),
	.datad(\serial_inst|rx_queue|queue_mem~87_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~88 .lut_mask = 16'hF3C0;
defparam \serial_inst|rx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \serial_inst|rx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[5] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \serial_inst|data_read (
// Equation(s):
// \serial_inst|data_read~combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & (\WideAnd1~combout  & \keyboard_inst|always0~0_combout ))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datab(\WideAnd1~combout ),
	.datac(gnd),
	.datad(\keyboard_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|data_read~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|data_read .lut_mask = 16'h4400;
defparam \serial_inst|data_read .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \serial_inst|rx_queue|prev_pop (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|data_read~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|prev_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|prev_pop .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|prev_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \serial_inst|rx_queue|empty~1 (
// Equation(s):
// \serial_inst|rx_queue|empty~1_combout  = (\serial_inst|rx_queue|write_addr [1] & (\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|write_addr [0] $ (!\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|write_addr [1] & 
// (!\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|write_addr [0] $ (!\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|write_addr [1]),
	.datab(\serial_inst|rx_queue|write_addr [0]),
	.datac(\serial_inst|rx_queue|read_addr [0]),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~1 .lut_mask = 16'h8241;
defparam \serial_inst|rx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \serial_inst|rx_queue|empty~2 (
// Equation(s):
// \serial_inst|rx_queue|empty~2_combout  = (\serial_inst|rx_queue|empty~1_combout  & (\serial_inst|rx_queue|read_addr [2] $ (!\serial_inst|rx_queue|write_addr [2])))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(\serial_inst|rx_queue|empty~1_combout ),
	.datad(\serial_inst|rx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~2 .lut_mask = 16'hC030;
defparam \serial_inst|rx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N5
dffeas \serial_inst|rx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_ready~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|prev_push .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \serial_inst|rx_queue|full~0 (
// Equation(s):
// \serial_inst|rx_queue|full~0_combout  = (\serial_inst|rx_queue|empty~2_combout  & ((\serial_inst|rx_queue|full~q ) # ((!\serial_inst|rx_queue|prev_pop~q  & \serial_inst|rx_queue|prev_push~q ))))

	.dataa(\serial_inst|rx_queue|prev_pop~q ),
	.datab(\serial_inst|rx_queue|empty~2_combout ),
	.datac(\serial_inst|rx_queue|full~q ),
	.datad(\serial_inst|rx_queue|prev_push~q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|full~0 .lut_mask = 16'hC4C0;
defparam \serial_inst|rx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \serial_inst|rx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|full .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \serial_inst|to_CPU~4 (
// Equation(s):
// \serial_inst|to_CPU~4_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & ((\serial_inst|rx_queue|full~q ))) # (!\CPU_inst|shift_merge0|RBA_reg [0] & (\serial_inst|rx_queue|dout [5]))

	.dataa(\serial_inst|rx_queue|dout [5]),
	.datab(\serial_inst|rx_queue|full~q ),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~4 .lut_mask = 16'hCACA;
defparam \serial_inst|to_CPU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \serial_inst|to_CPU[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[5] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\VGA_WrEn~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [5],\CPU_inst|shift_merge0|LBD_reg [0]}),
	.portaaddr({\CPU_inst|shift_merge0|LBA_reg [3],\CPU_inst|shift_merge0|LBA_reg [2],\CPU_inst|shift_merge0|LBA_reg [1],\CPU_inst|shift_merge0|LBA_reg [0],\CPU_inst|shift_merge0|RBA_reg [7],\CPU_inst|shift_merge0|RBA_reg [6],\CPU_inst|shift_merge0|RBA_reg [5],\CPU_inst|shift_merge0|RBA_reg [4],
\CPU_inst|shift_merge0|RBA_reg [3],\CPU_inst|shift_merge0|RBA_reg [2],\CPU_inst|shift_merge0|RBA_reg [1],\CPU_inst|shift_merge0|RBA_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \CPU_inst|IV_in~34 (
// Equation(s):
// \CPU_inst|IV_in~34_combout  = (\CPU_inst|IV_in[3]~4_combout  & (((\CPU_inst|IV_in[3]~5_combout )))) # (!\CPU_inst|IV_in[3]~4_combout  & ((\CPU_inst|IV_in[3]~5_combout  & (\serial_inst|to_CPU [5])) # (!\CPU_inst|IV_in[3]~5_combout  & 
// ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\serial_inst|to_CPU [5]),
	.datab(\CPU_inst|IV_in[3]~4_combout ),
	.datac(\CPU_inst|IV_in[3]~5_combout ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~34 .lut_mask = 16'hE3E0;
defparam \CPU_inst|IV_in~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \CPU_inst|IV_in~35 (
// Equation(s):
// \CPU_inst|IV_in~35_combout  = (\CPU_inst|IV_in[3]~4_combout  & ((\CPU_inst|IV_in~34_combout  & (\keyboard_inst|to_CPU [5])) # (!\CPU_inst|IV_in~34_combout  & ((\CPU_inst|IV_in~33_combout ))))) # (!\CPU_inst|IV_in[3]~4_combout  & 
// (((\CPU_inst|IV_in~34_combout ))))

	.dataa(\keyboard_inst|to_CPU [5]),
	.datab(\CPU_inst|IV_in[3]~4_combout ),
	.datac(\CPU_inst|IV_in~33_combout ),
	.datad(\CPU_inst|IV_in~34_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~35 .lut_mask = 16'hBBC0;
defparam \CPU_inst|IV_in~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \CPU_inst|IV_in~36 (
// Equation(s):
// \CPU_inst|IV_in~36_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|IV_in~31_combout )) # (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & ((\CPU_inst|IV_in~35_combout ))))) # 
// (!\d_cache_inst|byte_address [2] & (((\CPU_inst|IV_in~35_combout ))))

	.dataa(\d_cache_inst|byte_address [2]),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\CPU_inst|IV_in~31_combout ),
	.datad(\CPU_inst|IV_in~35_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~36 .lut_mask = 16'hF780;
defparam \CPU_inst|IV_in~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \CPU_inst|IV_in[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[5] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~6 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~6_combout  = (\CPU_inst|rotate_source1~q  & ((\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [5]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [6]))))

	.dataa(\CPU_inst|rotate_source1~q ),
	.datab(\CPU_inst|IV_in [6]),
	.datac(\CPU_inst|IV_in [5]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~6 .lut_mask = 16'hA088;
defparam \CPU_inst|right_rotate0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~8 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~8_combout  = (\CPU_inst|right_rotate0|Mux6~6_combout ) # ((!\CPU_inst|rotate_mux1~q  & (\CPU_inst|right_rotate0|Mux6~7_combout  & !\CPU_inst|rotate_source1~q )))

	.dataa(\CPU_inst|rotate_mux1~q ),
	.datab(\CPU_inst|right_rotate0|Mux6~7_combout ),
	.datac(\CPU_inst|right_rotate0|Mux6~6_combout ),
	.datad(\CPU_inst|rotate_source1~q ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~8 .lut_mask = 16'hF0F4;
defparam \CPU_inst|right_rotate0|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[5]~5 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[5]~5_combout  = (\CPU_inst|right_rotate0|selector[1]~0_combout  & (\CPU_inst|right_rotate0|Mux6~10_combout )) # (!\CPU_inst|right_rotate0|selector[1]~0_combout  & ((\CPU_inst|right_rotate0|Mux6~8_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux6~10_combout ),
	.datab(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux6~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[5]~5 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate0|rotate_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \CPU_inst|right_rotate0|rotate_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[5]~5_combout ),
	.asdata(\CPU_inst|right_rotate0|rotate_reg[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~4 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~4_combout  = (\CPU_inst|right_rotate0|rotate_reg [5] & ((\CPU_inst|mask_L2 [2] & ((\CPU_inst|mask_L2 [1]))) # (!\CPU_inst|mask_L2 [2] & (!\CPU_inst|mask_L2 [0] & !\CPU_inst|mask_L2 [1]))))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [5]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~4 .lut_mask = 16'hA002;
defparam \CPU_inst|mask0|mask_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \CPU_inst|mask0|mask_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[5]~10 (
// Equation(s):
// \CPU_inst|ALU0|add_result[5]~10_combout  = (\CPU_inst|mask0|mask_reg [5] & ((\CPU_inst|amux_out[5]~5_combout  & (\CPU_inst|ALU0|add_result[4]~9  & VCC)) # (!\CPU_inst|amux_out[5]~5_combout  & (!\CPU_inst|ALU0|add_result[4]~9 )))) # 
// (!\CPU_inst|mask0|mask_reg [5] & ((\CPU_inst|amux_out[5]~5_combout  & (!\CPU_inst|ALU0|add_result[4]~9 )) # (!\CPU_inst|amux_out[5]~5_combout  & ((\CPU_inst|ALU0|add_result[4]~9 ) # (GND)))))
// \CPU_inst|ALU0|add_result[5]~11  = CARRY((\CPU_inst|mask0|mask_reg [5] & (!\CPU_inst|amux_out[5]~5_combout  & !\CPU_inst|ALU0|add_result[4]~9 )) # (!\CPU_inst|mask0|mask_reg [5] & ((!\CPU_inst|ALU0|add_result[4]~9 ) # (!\CPU_inst|amux_out[5]~5_combout 
// ))))

	.dataa(\CPU_inst|mask0|mask_reg [5]),
	.datab(\CPU_inst|amux_out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[4]~9 ),
	.combout(\CPU_inst|ALU0|add_result[5]~10_combout ),
	.cout(\CPU_inst|ALU0|add_result[5]~11 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[5]~10 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[6]~12 (
// Equation(s):
// \CPU_inst|ALU0|add_result[6]~12_combout  = ((\CPU_inst|amux_out[6]~6_combout  $ (\CPU_inst|mask0|mask_reg [6] $ (!\CPU_inst|ALU0|add_result[5]~11 )))) # (GND)
// \CPU_inst|ALU0|add_result[6]~13  = CARRY((\CPU_inst|amux_out[6]~6_combout  & ((\CPU_inst|mask0|mask_reg [6]) # (!\CPU_inst|ALU0|add_result[5]~11 ))) # (!\CPU_inst|amux_out[6]~6_combout  & (\CPU_inst|mask0|mask_reg [6] & !\CPU_inst|ALU0|add_result[5]~11 
// )))

	.dataa(\CPU_inst|amux_out[6]~6_combout ),
	.datab(\CPU_inst|mask0|mask_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[5]~11 ),
	.combout(\CPU_inst|ALU0|add_result[6]~12_combout ),
	.cout(\CPU_inst|ALU0|add_result[6]~13 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[6]~12 .lut_mask = 16'h698E;
defparam \CPU_inst|ALU0|add_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~8 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~8_combout  = (\CPU_inst|ALU0|alu_reg[1]~0_combout  & (\CPU_inst|amux_out[6]~6_combout  & ((\CPU_inst|mask0|mask_reg [6]) # (!\CPU_inst|ALU0|alu_reg[1]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~0_combout  & 
// ((\CPU_inst|ALU0|alu_reg[1]~1_combout ) # ((\CPU_inst|mask0|mask_reg [6]))))

	.dataa(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datac(\CPU_inst|amux_out[6]~6_combout ),
	.datad(\CPU_inst|mask0|mask_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~8 .lut_mask = 16'hF564;
defparam \CPU_inst|ALU0|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~9 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~9_combout  = (\CPU_inst|ALU0|alu_reg[1]~2_combout  & (\CPU_inst|mask0|mask_reg [6] $ ((\CPU_inst|amux_out[6]~6_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~2_combout  & (((\CPU_inst|ALU0|Mux1~8_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.datab(\CPU_inst|mask0|mask_reg [6]),
	.datac(\CPU_inst|amux_out[6]~6_combout ),
	.datad(\CPU_inst|ALU0|Mux1~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~9 .lut_mask = 16'h7D28;
defparam \CPU_inst|ALU0|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~11 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~11_combout  = (\CPU_inst|alu_op3 [1]) # (!\CPU_inst|alu_op3 [0])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~11 .lut_mask = 16'hFF33;
defparam \CPU_inst|ALU0|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \CPU_inst|ALU0|Mux1~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux1~10_combout  = (\CPU_inst|ALU0|Mux1~9_combout  & ((\CPU_inst|ALU0|add_result[6]~12_combout ) # ((\CPU_inst|ALU0|Mux1~11_combout ) # (\CPU_inst|ALU0|alu_reg[1]~2_combout ))))

	.dataa(\CPU_inst|ALU0|add_result[6]~12_combout ),
	.datab(\CPU_inst|ALU0|Mux1~9_combout ),
	.datac(\CPU_inst|ALU0|Mux1~11_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux1~10 .lut_mask = 16'hCCC8;
defparam \CPU_inst|ALU0|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \CPU_inst|ALU0|alu_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~5 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~5_combout  = (\CPU_inst|ALU0|alu_reg [6] & ((\CPU_inst|shift_L4 [1] & (\CPU_inst|shift_L4 [0] & \CPU_inst|shift_L4 [2])) # (!\CPU_inst|shift_L4 [1] & (!\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [2]))))

	.dataa(\CPU_inst|ALU0|alu_reg [6]),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~5 .lut_mask = 16'h8002;
defparam \CPU_inst|shift_merge0|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \CPU_inst|shift_merge0|shift_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~21 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~21_combout  = (\CPU_inst|shift_merge0|shift_reg [6]) # ((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [6]),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~21 .lut_mask = 16'hEEAA;
defparam \CPU_inst|shift_merge0|merge_result~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0]) # ((\CPU_inst|shift_merge0|merge_result~21_combout )))) # (!\CPU_inst|merge_D05 [1] & (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_result~22_combout )))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~22_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|shift_merge0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg~6 (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg~6_combout  = (!\CPU_inst|shift_L4 [2] & (!\CPU_inst|shift_L4 [0] & (\CPU_inst|ALU0|alu_reg [7] & !\CPU_inst|shift_L4 [1])))

	.dataa(\CPU_inst|shift_L4 [2]),
	.datab(\CPU_inst|shift_L4 [0]),
	.datac(\CPU_inst|ALU0|alu_reg [7]),
	.datad(\CPU_inst|shift_L4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg~6 .lut_mask = 16'h0010;
defparam \CPU_inst|shift_merge0|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \CPU_inst|shift_merge0|shift_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~23 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~23_combout  = (\CPU_inst|shift_merge0|shift_reg [7]) # ((\CPU_inst|shift_merge0|merge_mask [7] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [7]),
	.datab(\CPU_inst|shift_merge0|shift_reg [7]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~23 .lut_mask = 16'hEECC;
defparam \CPU_inst|shift_merge0|merge_result~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~20 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~20_combout  = (\CPU_inst|shift_merge0|shift_reg [5]) # ((\CPU_inst|shift_merge0|merge_mask [5] & \CPU_inst|shift_merge0|merge_in [7]))

	.dataa(\CPU_inst|shift_merge0|shift_reg [5]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [5]),
	.datad(\CPU_inst|shift_merge0|merge_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~20 .lut_mask = 16'hFAAA;
defparam \CPU_inst|shift_merge0|merge_result~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~1_combout  = (\CPU_inst|shift_merge0|Mux0~0_combout  & (((\CPU_inst|shift_merge0|merge_result~23_combout )) # (!\CPU_inst|merge_D05 [0]))) # (!\CPU_inst|shift_merge0|Mux0~0_combout  & (\CPU_inst|merge_D05 [0] & 
// ((\CPU_inst|shift_merge0|merge_result~20_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux0~0_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~23_combout ),
	.datad(\CPU_inst|shift_merge0|merge_result~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~1 .lut_mask = 16'hE6A2;
defparam \CPU_inst|shift_merge0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux0~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux0~4_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux0~1_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux0~3_combout ))

	.dataa(\CPU_inst|merge_D05 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux0~3_combout ),
	.datad(\CPU_inst|shift_merge0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux0~4 .lut_mask = 16'hFA50;
defparam \CPU_inst|shift_merge0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \CPU_inst|shift_merge0|LBA_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBA_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBA_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBA_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \d_cache_inst|CPU_tag[3]~feeder (
// Equation(s):
// \d_cache_inst|CPU_tag[3]~feeder_combout  = \CPU_inst|shift_merge0|LBA_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBA_reg [7]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_tag[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[3]~feeder .lut_mask = 16'hFF00;
defparam \d_cache_inst|CPU_tag[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \d_cache_inst|CPU_tag[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_tag[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \CPU_inst|shift_merge0|RBD_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \d_cache_inst|CPU_data_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \SDRAM_controller|p2_data0[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \CPU_inst|shift_merge0|RBD_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \d_cache_inst|CPU_data_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[2] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[16]~129 (
// Equation(s):
// \d_cache_inst|cache_d[16]~129_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\d_cache_inst|Decoder62~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [0]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[16]~129_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[16]~129 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[16]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \SDRAM_controller|p2_data1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[16]~193 (
// Equation(s):
// \d_cache_inst|cache_d[16]~193_combout  = (\d_cache_inst|cache_d[16]~129_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [0] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[16]~129_combout ),
	.datac(\SDRAM_controller|p2_data1 [0]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[16]~193_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[16]~193 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[16]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \CPU_inst|shift_merge0|RBD_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBD_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBD_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBD_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \d_cache_inst|CPU_data_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_data_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[1] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_data_hold[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \SDRAM_controller|p2_data1[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \SDRAM_controller|p2_data2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \SDRAM_controller|p2_data2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \SDRAM_controller|p2_data2[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \SDRAM_controller|p2_data3[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \SDRAM_controller|p2_data3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \SDRAM_controller|p2_data3[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[12]~42 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[12]~42_combout  = (\d_cache_inst|CPU_address_hold [12] & (!\d_cache_inst|CPU_address_hold[11]~41 )) # (!\d_cache_inst|CPU_address_hold [12] & ((\d_cache_inst|CPU_address_hold[11]~41 ) # (GND)))
// \d_cache_inst|CPU_address_hold[12]~43  = CARRY((!\d_cache_inst|CPU_address_hold[11]~41 ) # (!\d_cache_inst|CPU_address_hold [12]))

	.dataa(\d_cache_inst|CPU_address_hold [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[11]~41 ),
	.combout(\d_cache_inst|CPU_address_hold[12]~42_combout ),
	.cout(\d_cache_inst|CPU_address_hold[12]~43 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12]~42 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \d_cache_inst|CPU_address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[12]~42_combout ),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[12] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[13]~44 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[13]~44_combout  = (\d_cache_inst|CPU_address_hold [13] & (\d_cache_inst|CPU_address_hold[12]~43  $ (GND))) # (!\d_cache_inst|CPU_address_hold [13] & (!\d_cache_inst|CPU_address_hold[12]~43  & VCC))
// \d_cache_inst|CPU_address_hold[13]~45  = CARRY((\d_cache_inst|CPU_address_hold [13] & !\d_cache_inst|CPU_address_hold[12]~43 ))

	.dataa(gnd),
	.datab(\d_cache_inst|CPU_address_hold [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[12]~43 ),
	.combout(\d_cache_inst|CPU_address_hold[13]~44_combout ),
	.cout(\d_cache_inst|CPU_address_hold[13]~45 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[13]~44 .lut_mask = 16'hC30C;
defparam \d_cache_inst|CPU_address_hold[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \d_cache_inst|CPU_address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[13]~44_combout ),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[13] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[14]~46 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[14]~46_combout  = (\d_cache_inst|CPU_address_hold [14] & (!\d_cache_inst|CPU_address_hold[13]~45 )) # (!\d_cache_inst|CPU_address_hold [14] & ((\d_cache_inst|CPU_address_hold[13]~45 ) # (GND)))
// \d_cache_inst|CPU_address_hold[14]~47  = CARRY((!\d_cache_inst|CPU_address_hold[13]~45 ) # (!\d_cache_inst|CPU_address_hold [14]))

	.dataa(\d_cache_inst|CPU_address_hold [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d_cache_inst|CPU_address_hold[13]~45 ),
	.combout(\d_cache_inst|CPU_address_hold[14]~46_combout ),
	.cout(\d_cache_inst|CPU_address_hold[14]~47 ));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[14]~46 .lut_mask = 16'h5A5F;
defparam \d_cache_inst|CPU_address_hold[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \d_cache_inst|CPU_address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[14]~46_combout ),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[14] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[15]~48 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[15]~48_combout  = \d_cache_inst|CPU_address_hold[14]~47  $ (!\d_cache_inst|CPU_address_hold [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d_cache_inst|CPU_address_hold [15]),
	.cin(\d_cache_inst|CPU_address_hold[14]~47 ),
	.combout(\d_cache_inst|CPU_address_hold[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[15]~48 .lut_mask = 16'hF00F;
defparam \d_cache_inst|CPU_address_hold[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \d_cache_inst|CPU_address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[15]~48_combout ),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[15] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|always1~1_combout ,\d_cache_inst|CPU_address_hold [15],\d_cache_inst|CPU_address_hold [14],\d_cache_inst|CPU_address_hold [13],\d_cache_inst|CPU_address_hold [12],\d_cache_inst|cache_d[51]~204_combout ,\d_cache_inst|cache_d[50]~200_combout ,
\d_cache_inst|cache_d[49]~196_combout ,\d_cache_inst|cache_d[48]~192_combout ,\d_cache_inst|cache_d[34]~203_combout ,\d_cache_inst|cache_d[33]~199_combout ,\d_cache_inst|cache_d[32]~195_combout ,\d_cache_inst|cache_d[18]~201_combout ,
\d_cache_inst|cache_d[17]~197_combout ,\d_cache_inst|cache_d[16]~193_combout ,\d_cache_inst|cache_d[2]~202_combout ,\d_cache_inst|cache_d[1]~198_combout ,\d_cache_inst|cache_d[0]~194_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[51]~140 (
// Equation(s):
// \d_cache_inst|cache_d[51]~140_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]))))

	.dataa(\d_cache_inst|Decoder62~0_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[51]~140_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[51]~140 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[51]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \SDRAM_controller|p2_data3[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[51]~204 (
// Equation(s):
// \d_cache_inst|cache_d[51]~204_combout  = (\d_cache_inst|cache_d[51]~140_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [3] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[51]~140_combout ),
	.datac(\SDRAM_controller|p2_data3 [3]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[51]~204_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[51]~204 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[51]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[50]~136 (
// Equation(s):
// \d_cache_inst|cache_d[50]~136_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~0_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datab(\d_cache_inst|Decoder62~0_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[50]~136_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[50]~136 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[50]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[50]~200 (
// Equation(s):
// \d_cache_inst|cache_d[50]~200_combout  = (\d_cache_inst|cache_d[50]~136_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [2])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [2]),
	.datad(\d_cache_inst|cache_d[50]~136_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[50]~200_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[50]~200 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[50]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[49]~132 (
// Equation(s):
// \d_cache_inst|cache_d[49]~132_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.datad(\d_cache_inst|Decoder62~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[49]~132_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[49]~132 .lut_mask = 16'h88A0;
defparam \d_cache_inst|cache_d[49]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[49]~196 (
// Equation(s):
// \d_cache_inst|cache_d[49]~196_combout  = (\d_cache_inst|cache_d[49]~132_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [1])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [1]),
	.datad(\d_cache_inst|cache_d[49]~132_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[49]~196_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[49]~196 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[49]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[48]~128 (
// Equation(s):
// \d_cache_inst|cache_d[48]~128_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~0_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~0_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|Decoder62~0_combout ),
	.datac(\d_cache_inst|CPU_data_hold [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[48]~128_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[48]~128 .lut_mask = 16'hA280;
defparam \d_cache_inst|cache_d[48]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[48]~192 (
// Equation(s):
// \d_cache_inst|cache_d[48]~192_combout  = (\d_cache_inst|cache_d[48]~128_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [0])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [0]),
	.datad(\d_cache_inst|cache_d[48]~128_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[48]~192_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[48]~192 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[48]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[34]~139 (
// Equation(s):
// \d_cache_inst|cache_d[34]~139_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~3_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.datab(\d_cache_inst|Decoder62~3_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[34]~139_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[34]~139 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[34]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[34]~203 (
// Equation(s):
// \d_cache_inst|cache_d[34]~203_combout  = (\d_cache_inst|cache_d[34]~139_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data2 [2])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [2]),
	.datad(\d_cache_inst|cache_d[34]~139_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[34]~203_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[34]~203 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[34]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[33]~135 (
// Equation(s):
// \d_cache_inst|cache_d[33]~135_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~3_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33])))))

	.dataa(\d_cache_inst|Decoder62~3_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[33]~135_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[33]~135 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[33]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[33]~199 (
// Equation(s):
// \d_cache_inst|cache_d[33]~199_combout  = (\d_cache_inst|cache_d[33]~135_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data2 [1])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [1]),
	.datad(\d_cache_inst|cache_d[33]~135_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[33]~199_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[33]~199 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[33]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[32]~131 (
// Equation(s):
// \d_cache_inst|cache_d[32]~131_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~3_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]))))

	.dataa(\d_cache_inst|Decoder62~3_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.datac(\d_cache_inst|CPU_data_hold [0]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[32]~131_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[32]~131 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[32]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[32]~195 (
// Equation(s):
// \d_cache_inst|cache_d[32]~195_combout  = (\d_cache_inst|cache_d[32]~131_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data2 [0])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [0]),
	.datad(\d_cache_inst|cache_d[32]~131_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[32]~195_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[32]~195 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[32]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[18]~137 (
// Equation(s):
// \d_cache_inst|cache_d[18]~137_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~1_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\d_cache_inst|Decoder62~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[18]~137_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[18]~137 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[18]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[18]~201 (
// Equation(s):
// \d_cache_inst|cache_d[18]~201_combout  = (\d_cache_inst|cache_d[18]~137_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data1 [2])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [2]),
	.datad(\d_cache_inst|cache_d[18]~137_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[18]~201_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[18]~201 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[18]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[17]~133 (
// Equation(s):
// \d_cache_inst|cache_d[17]~133_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~1_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~1_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|Decoder62~1_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[17]~133_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[17]~133 .lut_mask = 16'h8A80;
defparam \d_cache_inst|cache_d[17]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \SDRAM_controller|p2_data1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[17]~197 (
// Equation(s):
// \d_cache_inst|cache_d[17]~197_combout  = (\d_cache_inst|cache_d[17]~133_combout ) # ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data1 [1] & \SDRAM_controller|ready2~q )))

	.dataa(\d_cache_inst|cache_d[17]~133_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [1]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[17]~197_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[17]~197 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[17]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[2]~138 (
// Equation(s):
// \d_cache_inst|cache_d[2]~138_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [2])) # (!\d_cache_inst|Decoder62~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\d_cache_inst|Decoder62~2_combout ),
	.datab(\d_cache_inst|CPU_data_hold [2]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[2]~138_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[2]~138 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[2]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[2]~202 (
// Equation(s):
// \d_cache_inst|cache_d[2]~202_combout  = (\d_cache_inst|cache_d[2]~138_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [2])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [2]),
	.datad(\d_cache_inst|cache_d[2]~138_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[2]~202_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[2]~202 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[2]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[1]~134 (
// Equation(s):
// \d_cache_inst|cache_d[1]~134_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~2_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\d_cache_inst|Decoder62~2_combout ),
	.datad(\d_cache_inst|CPU_data_hold [1]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[1]~134_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[1]~134 .lut_mask = 16'hA808;
defparam \d_cache_inst|cache_d[1]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \SDRAM_controller|p2_data0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \d_cache_inst|cache_d[1]~198 (
// Equation(s):
// \d_cache_inst|cache_d[1]~198_combout  = (\d_cache_inst|cache_d[1]~134_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [1] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[1]~134_combout ),
	.datac(\SDRAM_controller|p2_data0 [1]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[1]~198_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[1]~198 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[1]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[0]~130 (
// Equation(s):
// \d_cache_inst|cache_d[0]~130_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~2_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\d_cache_inst|Decoder62~2_combout ),
	.datab(\d_cache_inst|CPU_data_hold [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[0]~130_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[0]~130 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[0]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \SDRAM_controller|p2_data0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[0]~194 (
// Equation(s):
// \d_cache_inst|cache_d[0]~194_combout  = (\d_cache_inst|cache_d[0]~130_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data0 [0] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[0]~130_combout ),
	.datac(\SDRAM_controller|p2_data0 [0]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[0]~194_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[0]~194 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[0]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \d_cache_inst|CPU_tag[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[2] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \d_cache_inst|Equal0~1 (
// Equation(s):
// \d_cache_inst|Equal0~1_combout  = (\d_cache_inst|CPU_tag [3] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67] & (\d_cache_inst|CPU_tag [2] $ (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66])))) # 
// (!\d_cache_inst|CPU_tag [3] & (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67] & (\d_cache_inst|CPU_tag [2] $ (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]))))

	.dataa(\d_cache_inst|CPU_tag [3]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.datac(\d_cache_inst|CPU_tag [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.cin(gnd),
	.combout(\d_cache_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Equal0~1 .lut_mask = 16'h9009;
defparam \d_cache_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \d_cache_inst|CPU_tag[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[1] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \d_cache_inst|CPU_tag[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBA_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_tag[0] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_tag[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \d_cache_inst|Equal0~0 (
// Equation(s):
// \d_cache_inst|Equal0~0_combout  = (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64] & (\d_cache_inst|CPU_tag [0] & (\d_cache_inst|CPU_tag [1] $ (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65])))) # 
// (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64] & (!\d_cache_inst|CPU_tag [0] & (\d_cache_inst|CPU_tag [1] $ (!\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.datab(\d_cache_inst|CPU_tag [1]),
	.datac(\d_cache_inst|CPU_tag [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.cin(gnd),
	.combout(\d_cache_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|Equal0~0 .lut_mask = 16'h8421;
defparam \d_cache_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~1 (
// Equation(s):
// \d_cache_inst|d_cache_miss~1_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|IO_RC~2_combout  & (\CPU_inst|IO_RC~1_combout  & \CPU_inst|IO_RC~0_combout )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|IO_RC~2_combout ),
	.datac(\CPU_inst|IO_RC~1_combout ),
	.datad(\CPU_inst|IO_RC~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~1 .lut_mask = 16'h8000;
defparam \d_cache_inst|d_cache_miss~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \d_cache_inst|d_miss~0 (
// Equation(s):
// \d_cache_inst|d_miss~0_combout  = (\d_cache_inst|Equal0~1_combout  & (!\d_cache_inst|Equal0~0_combout  & ((\d_cache_inst|d_cache_miss~0_combout ) # (\d_cache_inst|d_cache_miss~1_combout )))) # (!\d_cache_inst|Equal0~1_combout  & 
// ((\d_cache_inst|d_cache_miss~0_combout ) # ((\d_cache_inst|d_cache_miss~1_combout ))))

	.dataa(\d_cache_inst|Equal0~1_combout ),
	.datab(\d_cache_inst|d_cache_miss~0_combout ),
	.datac(\d_cache_inst|Equal0~0_combout ),
	.datad(\d_cache_inst|d_cache_miss~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_miss~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_miss~0 .lut_mask = 16'h5F4C;
defparam \d_cache_inst|d_miss~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold~50 (
// Equation(s):
// \d_cache_inst|CPU_address_hold~50_combout  = (\d_cache_inst|d_miss~0_combout ) # ((\d_cache_inst|fetch_active~q ) # ((\d_cache_inst|flush_active~q ) # (\d_cache_inst|reset_active~q )))

	.dataa(\d_cache_inst|d_miss~0_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\d_cache_inst|flush_active~q ),
	.datad(\d_cache_inst|reset_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold~50_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold~50 .lut_mask = 16'hFFFE;
defparam \d_cache_inst|CPU_address_hold~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \d_cache_inst|CPU_wren_hold~0 (
// Equation(s):
// \d_cache_inst|CPU_wren_hold~0_combout  = (\d_cache_inst|CPU_address_hold[9]~19_combout  & ((\d_cache_inst|CPU_address_hold~50_combout  & ((\d_cache_inst|CPU_wren_hold~q ))) # (!\d_cache_inst|CPU_address_hold~50_combout  & 
// (\d_cache_inst|d_cache_miss~0_combout ))))

	.dataa(\d_cache_inst|CPU_address_hold[9]~19_combout ),
	.datab(\d_cache_inst|d_cache_miss~0_combout ),
	.datac(\d_cache_inst|CPU_wren_hold~q ),
	.datad(\d_cache_inst|CPU_address_hold~50_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_wren_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_wren_hold~0 .lut_mask = 16'hA088;
defparam \d_cache_inst|CPU_wren_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \d_cache_inst|CPU_wren_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_wren_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_wren_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_wren_hold .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_wren_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \d_cache_inst|always1~0 (
// Equation(s):
// \d_cache_inst|always1~0_combout  = (\d_cache_inst|flush_active~q ) # ((\d_cache_inst|CPU_wren_hold~q ) # ((\SDRAM_controller|ready2~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\d_cache_inst|flush_active~q ),
	.datad(\d_cache_inst|CPU_wren_hold~q ),
	.cin(gnd),
	.combout(\d_cache_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|always1~0 .lut_mask = 16'hFFF8;
defparam \d_cache_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \d_cache_inst|cache_address[0]~0 (
// Equation(s):
// \d_cache_inst|cache_address[0]~0_combout  = (\d_cache_inst|always1~0_combout  & ((\d_cache_inst|CPU_address_hold [3]))) # (!\d_cache_inst|always1~0_combout  & (\CPU_inst|shift_merge0|RBA_reg [3]))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [3]),
	.datab(gnd),
	.datac(\d_cache_inst|always1~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold [3]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_address[0]~0 .lut_mask = 16'hFA0A;
defparam \d_cache_inst|cache_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[12]~178 (
// Equation(s):
// \d_cache_inst|cache_d[12]~178_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\d_cache_inst|CPU_data_hold [4]),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[12]~178_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[12]~178 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[12]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[12]~242 (
// Equation(s):
// \d_cache_inst|cache_d[12]~242_combout  = (\d_cache_inst|cache_d[12]~178_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [12])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [12]),
	.datad(\d_cache_inst|cache_d[12]~178_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[12]~242_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[12]~242 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[12]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \CPU_inst|IV_in~53 (
// Equation(s):
// \CPU_inst|IV_in~53_combout  = (\d_cache_inst|byte_address [1] & (((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~53 .lut_mask = 16'hE5E0;
defparam \CPU_inst|IV_in~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \CPU_inst|IV_in~54 (
// Equation(s):
// \CPU_inst|IV_in~54_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~53_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31])) # (!\CPU_inst|IV_in~53_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]))))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~53_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\CPU_inst|IV_in~53_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~54 .lut_mask = 16'hBCB0;
defparam \CPU_inst|IV_in~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N6
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~8 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~8_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & \keyboard_inst|ps2_host_inst|rx_shift_reg [9])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~8 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N7
dffeas \keyboard_inst|ps2_host_inst|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[7] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N5
dffeas \keyboard_inst|rx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N31
dffeas \keyboard_inst|rx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~99 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~99_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~47_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~39_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~47_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~39_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~99 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N23
dffeas \keyboard_inst|rx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N29
dffeas \keyboard_inst|rx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~100 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~100_combout  = (\keyboard_inst|rx_queue|queue_mem~99_combout  & (((\keyboard_inst|rx_queue|queue_mem~63_q )) # (!\keyboard_inst|rx_queue|read_addr [1]))) # (!\keyboard_inst|rx_queue|queue_mem~99_combout  & 
// (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~55_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~99_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~63_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~100 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N31
dffeas \keyboard_inst|rx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N21
dffeas \keyboard_inst|rx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~101 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~101_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~23_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~7_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~7_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~23_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~101 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N31
dffeas \keyboard_inst|rx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N29
dffeas \keyboard_inst|rx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~102 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~102_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~101_combout  & (\keyboard_inst|rx_queue|queue_mem~31_q )) # (!\keyboard_inst|rx_queue|queue_mem~101_combout  & 
// ((\keyboard_inst|rx_queue|queue_mem~15_q ))))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~101_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|queue_mem~101_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~31_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~15_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~102 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|rx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~103 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~103_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~100_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~102_combout )))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|read_addr [2]),
	.datac(\keyboard_inst|rx_queue|queue_mem~100_combout ),
	.datad(\keyboard_inst|rx_queue|queue_mem~102_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~103 .lut_mask = 16'hF3C0;
defparam \keyboard_inst|rx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \keyboard_inst|rx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[7] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \keyboard_inst|to_CPU~7 (
// Equation(s):
// \keyboard_inst|to_CPU~7_combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & \keyboard_inst|rx_queue|dout [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\keyboard_inst|rx_queue|dout [7]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~7 .lut_mask = 16'h0F00;
defparam \keyboard_inst|to_CPU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \keyboard_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~8 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~8_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [8])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [8]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~8 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N23
dffeas \serial_inst|UART_inst|rx_data[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \serial_inst|rx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \serial_inst|rx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~101 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~101_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~23_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~7_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~7_q ),
	.datad(\serial_inst|rx_queue|queue_mem~23_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~101 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \serial_inst|rx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~15feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~15feeder_combout  = \serial_inst|UART_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~15feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \serial_inst|rx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~102 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~102_combout  = (\serial_inst|rx_queue|queue_mem~101_combout  & (((\serial_inst|rx_queue|queue_mem~31_q )) # (!\serial_inst|rx_queue|read_addr [0]))) # (!\serial_inst|rx_queue|queue_mem~101_combout  & 
// (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~15_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~101_combout ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~31_q ),
	.datad(\serial_inst|rx_queue|queue_mem~15_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~102 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N7
dffeas \serial_inst|rx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~47feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~47feeder_combout  = \serial_inst|UART_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [7]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~47feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \serial_inst|rx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~99 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~99_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~47_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~39_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~39_q ),
	.datad(\serial_inst|rx_queue|queue_mem~47_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~99 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N7
dffeas \serial_inst|rx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~55feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~55feeder_combout  = \serial_inst|UART_inst|rx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [7]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~55feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \serial_inst|rx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~100 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~100_combout  = (\serial_inst|rx_queue|queue_mem~99_combout  & (((\serial_inst|rx_queue|queue_mem~63_q )) # (!\serial_inst|rx_queue|read_addr [1]))) # (!\serial_inst|rx_queue|queue_mem~99_combout  & 
// (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~55_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~99_combout ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~63_q ),
	.datad(\serial_inst|rx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~100 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~103 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~103_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~100_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~102_combout ))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(\serial_inst|rx_queue|queue_mem~102_combout ),
	.datad(\serial_inst|rx_queue|queue_mem~100_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~103 .lut_mask = 16'hFC30;
defparam \serial_inst|rx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \serial_inst|rx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[7] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_lcell_comb \serial_inst|to_CPU~7 (
// Equation(s):
// \serial_inst|to_CPU~7_combout  = (\serial_inst|rx_queue|dout [7] & !\CPU_inst|shift_merge0|RBA_reg [0])

	.dataa(\serial_inst|rx_queue|dout [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|RBA_reg [0]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~7 .lut_mask = 16'h00AA;
defparam \serial_inst|to_CPU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N3
dffeas \serial_inst|to_CPU[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[7] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\VGA_WrEn~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [7],\CPU_inst|shift_merge0|LBD_reg [1]}),
	.portaaddr({\CPU_inst|shift_merge0|LBA_reg [3],\CPU_inst|shift_merge0|LBA_reg [2],\CPU_inst|shift_merge0|LBA_reg [1],\CPU_inst|shift_merge0|LBA_reg [0],\CPU_inst|shift_merge0|RBA_reg [7],\CPU_inst|shift_merge0|RBA_reg [6],\CPU_inst|shift_merge0|RBA_reg [5],\CPU_inst|shift_merge0|RBA_reg [4],
\CPU_inst|shift_merge0|RBA_reg [3],\CPU_inst|shift_merge0|RBA_reg [2],\CPU_inst|shift_merge0|RBA_reg [1],\CPU_inst|shift_merge0|RBA_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \CPU_inst|IV_in~55 (
// Equation(s):
// \CPU_inst|IV_in~55_combout  = (\CPU_inst|IV_in[3]~5_combout  & ((\serial_inst|to_CPU [7]) # ((\CPU_inst|IV_in[3]~4_combout )))) # (!\CPU_inst|IV_in[3]~5_combout  & (((!\CPU_inst|IV_in[3]~4_combout  & 
// \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\serial_inst|to_CPU [7]),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\CPU_inst|IV_in[3]~4_combout ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~55 .lut_mask = 16'hCBC8;
defparam \CPU_inst|IV_in~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \CPU_inst|IV_in~56 (
// Equation(s):
// \CPU_inst|IV_in~56_combout  = (\CPU_inst|IV_in[3]~4_combout  & ((\CPU_inst|IV_in~55_combout  & ((\keyboard_inst|to_CPU [7]))) # (!\CPU_inst|IV_in~55_combout  & (\CPU_inst|IV_in~54_combout )))) # (!\CPU_inst|IV_in[3]~4_combout  & 
// (((\CPU_inst|IV_in~55_combout ))))

	.dataa(\CPU_inst|IV_in~54_combout ),
	.datab(\keyboard_inst|to_CPU [7]),
	.datac(\CPU_inst|IV_in[3]~4_combout ),
	.datad(\CPU_inst|IV_in~55_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~56 .lut_mask = 16'hCFA0;
defparam \CPU_inst|IV_in~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \SDRAM_controller|p2_data0[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \SDRAM_controller|p2_data0[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \SDRAM_controller|p2_data0[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \SDRAM_controller|p2_data0[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data0[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \SDRAM_controller|p2_data1[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \SDRAM_controller|p2_data1[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \SDRAM_controller|p2_data1[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \SDRAM_controller|p2_data2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[39]~159 (
// Equation(s):
// \d_cache_inst|cache_d[39]~159_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~3_combout  & ((\d_cache_inst|CPU_data_hold [7]))) # (!\d_cache_inst|Decoder62~3_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~3_combout ),
	.datad(\d_cache_inst|CPU_data_hold [7]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[39]~159_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[39]~159 .lut_mask = 16'hC808;
defparam \d_cache_inst|cache_d[39]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[39]~223 (
// Equation(s):
// \d_cache_inst|cache_d[39]~223_combout  = (\d_cache_inst|cache_d[39]~159_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data2 [7])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [7]),
	.datad(\d_cache_inst|cache_d[39]~159_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[39]~223_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[39]~223 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[39]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \SDRAM_controller|p2_data3[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \SDRAM_controller|p2_data3[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\d_cache_inst|cache_wren~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d_cache_inst|cache_d[60]~240_combout ,\d_cache_inst|cache_d[59]~236_combout ,\d_cache_inst|cache_d[58]~232_combout ,\d_cache_inst|cache_d[57]~228_combout ,\d_cache_inst|cache_d[56]~224_combout ,\d_cache_inst|cache_d[43]~239_combout ,
\d_cache_inst|cache_d[42]~235_combout ,\d_cache_inst|cache_d[41]~231_combout ,\d_cache_inst|cache_d[40]~227_combout ,\d_cache_inst|cache_d[39]~223_combout ,\d_cache_inst|cache_d[27]~237_combout ,\d_cache_inst|cache_d[26]~233_combout ,
\d_cache_inst|cache_d[25]~229_combout ,\d_cache_inst|cache_d[24]~225_combout ,\d_cache_inst|cache_d[11]~238_combout ,\d_cache_inst|cache_d[10]~234_combout ,\d_cache_inst|cache_d[9]~230_combout ,\d_cache_inst|cache_d[8]~226_combout }),
	.portaaddr({\d_cache_inst|cache_address[8]~8_combout ,\d_cache_inst|cache_address[7]~7_combout ,\d_cache_inst|cache_address[6]~6_combout ,\d_cache_inst|cache_address[5]~5_combout ,\d_cache_inst|cache_address[4]~4_combout ,\d_cache_inst|cache_address[3]~3_combout ,
\d_cache_inst|cache_address[2]~2_combout ,\d_cache_inst|cache_address[1]~1_combout ,\d_cache_inst|cache_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(9'b000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 511;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 512;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 72;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 9;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[60]~176 (
// Equation(s):
// \d_cache_inst|cache_d[60]~176_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [4]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datab(\d_cache_inst|CPU_data_hold [4]),
	.datac(\d_cache_inst|Decoder62~4_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[60]~176_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[60]~176 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[60]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \SDRAM_controller|p2_data3[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[60]~240 (
// Equation(s):
// \d_cache_inst|cache_d[60]~240_combout  = (\d_cache_inst|cache_d[60]~176_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [12] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[60]~176_combout ),
	.datac(\SDRAM_controller|p2_data3 [12]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[60]~240_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[60]~240 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[60]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \d_cache_inst|cache_d[59]~172 (
// Equation(s):
// \d_cache_inst|cache_d[59]~172_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datab(\d_cache_inst|Decoder62~4_combout ),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[59]~172_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[59]~172 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[59]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[59]~236 (
// Equation(s):
// \d_cache_inst|cache_d[59]~236_combout  = (\d_cache_inst|cache_d[59]~172_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [11])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [11]),
	.datad(\d_cache_inst|cache_d[59]~172_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[59]~236_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[59]~236 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[59]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[58]~168 (
// Equation(s):
// \d_cache_inst|cache_d[58]~168_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~4_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]))))

	.dataa(\d_cache_inst|Decoder62~4_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[58]~168_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[58]~168 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[58]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \SDRAM_controller|p2_data3[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \d_cache_inst|cache_d[58]~232 (
// Equation(s):
// \d_cache_inst|cache_d[58]~232_combout  = (\d_cache_inst|cache_d[58]~168_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [10] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[58]~168_combout ),
	.datac(\SDRAM_controller|p2_data3 [10]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[58]~232_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[58]~232 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[58]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[57]~164 (
// Equation(s):
// \d_cache_inst|cache_d[57]~164_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~4_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|Decoder62~4_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[57]~164_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[57]~164 .lut_mask = 16'h8A80;
defparam \d_cache_inst|cache_d[57]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \SDRAM_controller|p2_data3[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|p2_data3[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data3[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[57]~228 (
// Equation(s):
// \d_cache_inst|cache_d[57]~228_combout  = (\d_cache_inst|cache_d[57]~164_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data3 [9] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[57]~164_combout ),
	.datac(\SDRAM_controller|p2_data3 [9]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[57]~228_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[57]~228 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[57]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[56]~160 (
// Equation(s):
// \d_cache_inst|cache_d[56]~160_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~4_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~4_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56])))))

	.dataa(\d_cache_inst|always1~1_combout ),
	.datab(\d_cache_inst|CPU_data_hold [0]),
	.datac(\d_cache_inst|Decoder62~4_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[56]~160_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[56]~160 .lut_mask = 16'h8A80;
defparam \d_cache_inst|cache_d[56]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[56]~224 (
// Equation(s):
// \d_cache_inst|cache_d[56]~224_combout  = (\d_cache_inst|cache_d[56]~160_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data3 [8])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data3 [8]),
	.datad(\d_cache_inst|cache_d[56]~160_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[56]~224_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[56]~224 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[56]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[43]~175 (
// Equation(s):
// \d_cache_inst|cache_d[43]~175_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [3]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[43]~175_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[43]~175 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[43]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \SDRAM_controller|p2_data2[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[43]~239 (
// Equation(s):
// \d_cache_inst|cache_d[43]~239_combout  = (\d_cache_inst|cache_d[43]~175_combout ) # ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [11] & \SDRAM_controller|ready2~q )))

	.dataa(\d_cache_inst|cache_d[43]~175_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [11]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[43]~239_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[43]~239 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[43]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[42]~171 (
// Equation(s):
// \d_cache_inst|cache_d[42]~171_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[42]~171_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[42]~171 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[42]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \SDRAM_controller|p2_data2[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[42]~235 (
// Equation(s):
// \d_cache_inst|cache_d[42]~235_combout  = (\d_cache_inst|cache_d[42]~171_combout ) # ((\d_cache_inst|fetch_active~q  & (\SDRAM_controller|p2_data2 [10] & \SDRAM_controller|ready2~q )))

	.dataa(\d_cache_inst|cache_d[42]~171_combout ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data2 [10]),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[42]~235_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[42]~235 .lut_mask = 16'hEAAA;
defparam \d_cache_inst|cache_d[42]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[41]~167 (
// Equation(s):
// \d_cache_inst|cache_d[41]~167_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [1]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.datab(\d_cache_inst|Decoder62~7_combout ),
	.datac(\d_cache_inst|CPU_data_hold [1]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[41]~167_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[41]~167 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[41]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \SDRAM_controller|p2_data2[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[41]~231 (
// Equation(s):
// \d_cache_inst|cache_d[41]~231_combout  = (\d_cache_inst|cache_d[41]~167_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [9] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[41]~167_combout ),
	.datac(\SDRAM_controller|p2_data2 [9]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[41]~231_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[41]~231 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[41]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \d_cache_inst|cache_d[40]~163 (
// Equation(s):
// \d_cache_inst|cache_d[40]~163_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~7_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~7_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]))))

	.dataa(\d_cache_inst|Decoder62~7_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datac(\d_cache_inst|CPU_data_hold [0]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[40]~163_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[40]~163 .lut_mask = 16'hE400;
defparam \d_cache_inst|cache_d[40]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \SDRAM_controller|p2_data2[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~119_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data2[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[40]~227 (
// Equation(s):
// \d_cache_inst|cache_d[40]~227_combout  = (\d_cache_inst|cache_d[40]~163_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data2 [8] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[40]~163_combout ),
	.datac(\SDRAM_controller|p2_data2 [8]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[40]~227_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[40]~227 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[40]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \d_cache_inst|cache_d[27]~173 (
// Equation(s):
// \d_cache_inst|cache_d[27]~173_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~5_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27])))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|CPU_data_hold [3]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[27]~173_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[27]~173 .lut_mask = 16'hC480;
defparam \d_cache_inst|cache_d[27]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \d_cache_inst|cache_d[27]~237 (
// Equation(s):
// \d_cache_inst|cache_d[27]~237_combout  = (\d_cache_inst|cache_d[27]~173_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data1 [11])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [11]),
	.datad(\d_cache_inst|cache_d[27]~173_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[27]~237_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[27]~237 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[27]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \d_cache_inst|cache_d[26]~169 (
// Equation(s):
// \d_cache_inst|cache_d[26]~169_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~5_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.datab(\d_cache_inst|Decoder62~5_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[26]~169_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[26]~169 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[26]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[26]~233 (
// Equation(s):
// \d_cache_inst|cache_d[26]~233_combout  = (\d_cache_inst|cache_d[26]~169_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data1 [10])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [10]),
	.datad(\d_cache_inst|cache_d[26]~169_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[26]~233_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[26]~233 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[26]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \d_cache_inst|cache_d[25]~165 (
// Equation(s):
// \d_cache_inst|cache_d[25]~165_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~5_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25])))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[25]~165 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \d_cache_inst|cache_d[25]~229 (
// Equation(s):
// \d_cache_inst|cache_d[25]~229_combout  = (\d_cache_inst|cache_d[25]~165_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data1 [9])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data1 [9]),
	.datad(\d_cache_inst|cache_d[25]~165_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[25]~229_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[25]~229 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[25]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[24]~161 (
// Equation(s):
// \d_cache_inst|cache_d[24]~161_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~5_combout  & (\d_cache_inst|CPU_data_hold [0])) # (!\d_cache_inst|Decoder62~5_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24])))))

	.dataa(\d_cache_inst|Decoder62~5_combout ),
	.datab(\d_cache_inst|CPU_data_hold [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[24]~161 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \SDRAM_controller|p2_data1[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_controller|state~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_data1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_data1[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_data1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \d_cache_inst|cache_d[24]~225 (
// Equation(s):
// \d_cache_inst|cache_d[24]~225_combout  = (\d_cache_inst|cache_d[24]~161_combout ) # ((\SDRAM_controller|ready2~q  & (\SDRAM_controller|p2_data1 [8] & \d_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|cache_d[24]~161_combout ),
	.datac(\SDRAM_controller|p2_data1 [8]),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[24]~225_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[24]~225 .lut_mask = 16'hECCC;
defparam \d_cache_inst|cache_d[24]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[11]~174 (
// Equation(s):
// \d_cache_inst|cache_d[11]~174_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [3])) # (!\d_cache_inst|Decoder62~6_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\d_cache_inst|CPU_data_hold [3]),
	.datab(\d_cache_inst|always1~1_combout ),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[11]~174_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[11]~174 .lut_mask = 16'h8C80;
defparam \d_cache_inst|cache_d[11]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \d_cache_inst|cache_d[11]~238 (
// Equation(s):
// \d_cache_inst|cache_d[11]~238_combout  = (\d_cache_inst|cache_d[11]~174_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [11])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [11]),
	.datad(\d_cache_inst|cache_d[11]~174_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[11]~238_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[11]~238 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[11]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \d_cache_inst|cache_d[10]~170 (
// Equation(s):
// \d_cache_inst|cache_d[10]~170_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [2]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\d_cache_inst|Decoder62~6_combout ),
	.datac(\d_cache_inst|CPU_data_hold [2]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[10]~170_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[10]~170 .lut_mask = 16'hE200;
defparam \d_cache_inst|cache_d[10]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[10]~234 (
// Equation(s):
// \d_cache_inst|cache_d[10]~234_combout  = (\d_cache_inst|cache_d[10]~170_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [10])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [10]),
	.datad(\d_cache_inst|cache_d[10]~170_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[10]~234_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[10]~234 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[10]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \d_cache_inst|cache_d[9]~166 (
// Equation(s):
// \d_cache_inst|cache_d[9]~166_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & (\d_cache_inst|CPU_data_hold [1])) # (!\d_cache_inst|Decoder62~6_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(\d_cache_inst|Decoder62~6_combout ),
	.datab(\d_cache_inst|CPU_data_hold [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[9]~166_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[9]~166 .lut_mask = 16'hD800;
defparam \d_cache_inst|cache_d[9]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \d_cache_inst|cache_d[9]~230 (
// Equation(s):
// \d_cache_inst|cache_d[9]~230_combout  = (\d_cache_inst|cache_d[9]~166_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [9])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [9]),
	.datad(\d_cache_inst|cache_d[9]~166_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[9]~230_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[9]~230 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[9]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \d_cache_inst|cache_d[8]~162 (
// Equation(s):
// \d_cache_inst|cache_d[8]~162_combout  = (\d_cache_inst|always1~1_combout  & ((\d_cache_inst|Decoder62~6_combout  & ((\d_cache_inst|CPU_data_hold [0]))) # (!\d_cache_inst|Decoder62~6_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\d_cache_inst|CPU_data_hold [0]),
	.datac(\d_cache_inst|Decoder62~6_combout ),
	.datad(\d_cache_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[8]~162_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[8]~162 .lut_mask = 16'hCA00;
defparam \d_cache_inst|cache_d[8]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \d_cache_inst|cache_d[8]~226 (
// Equation(s):
// \d_cache_inst|cache_d[8]~226_combout  = (\d_cache_inst|cache_d[8]~162_combout ) # ((\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & \SDRAM_controller|p2_data0 [8])))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|p2_data0 [8]),
	.datad(\d_cache_inst|cache_d[8]~162_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_d[8]~226_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_d[8]~226 .lut_mask = 16'hFF80;
defparam \d_cache_inst|cache_d[8]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \CPU_inst|IV_in~51 (
// Equation(s):
// \CPU_inst|IV_in~51_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]) # ((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & (((!\d_cache_inst|byte_address [0] & 
// \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~51 .lut_mask = 16'hCBC8;
defparam \CPU_inst|IV_in~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \CPU_inst|IV_in~52 (
// Equation(s):
// \CPU_inst|IV_in~52_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~51_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]))) # (!\CPU_inst|IV_in~51_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47])))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~51_combout ))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datad(\CPU_inst|IV_in~51_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~52 .lut_mask = 16'hF588;
defparam \CPU_inst|IV_in~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \CPU_inst|IV_in~57 (
// Equation(s):
// \CPU_inst|IV_in~57_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|decode_unit0|PC_I_field_reg [11] & ((\CPU_inst|IV_in~52_combout ))) # (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|IV_in~56_combout )))) # 
// (!\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~56_combout ))

	.dataa(\CPU_inst|IV_in~56_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datad(\CPU_inst|IV_in~52_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~57 .lut_mask = 16'hEA2A;
defparam \CPU_inst|IV_in~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \CPU_inst|IV_in[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[7] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~9 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~9_combout  = (\CPU_inst|rotate_source1~q  & (((\CPU_inst|IV_in [7])))) # (!\CPU_inst|rotate_source1~q  & (!\CPU_inst|rotate_mux1~q  & (\CPU_inst|reg_file0|a_reg [7])))

	.dataa(\CPU_inst|rotate_mux1~q ),
	.datab(\CPU_inst|reg_file0|a_reg [7]),
	.datac(\CPU_inst|rotate_source1~q ),
	.datad(\CPU_inst|IV_in [7]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~9 .lut_mask = 16'hF404;
defparam \CPU_inst|right_rotate0|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~10 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~10_combout  = (\CPU_inst|right_rotate0|selector[0]~1_combout  & (\CPU_inst|right_rotate0|selected[0]~1_combout )) # (!\CPU_inst|right_rotate0|selector[0]~1_combout  & ((\CPU_inst|right_rotate0|Mux6~9_combout )))

	.dataa(\CPU_inst|right_rotate0|selector[0]~1_combout ),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|selected[0]~1_combout ),
	.datad(\CPU_inst|right_rotate0|Mux6~9_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~10 .lut_mask = 16'hF5A0;
defparam \CPU_inst|right_rotate0|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[7]~7 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[7]~7_combout  = (\CPU_inst|right_rotate0|selector[1]~0_combout  & ((\CPU_inst|right_rotate0|Mux6~2_combout ))) # (!\CPU_inst|right_rotate0|selector[1]~0_combout  & (\CPU_inst|right_rotate0|Mux6~10_combout ))

	.dataa(\CPU_inst|right_rotate0|Mux6~10_combout ),
	.datab(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[7]~7 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate0|rotate_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \CPU_inst|right_rotate0|rotate_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[7]~7_combout ),
	.asdata(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~6 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~6_combout  = (\CPU_inst|right_rotate0|rotate_reg [7] & (!\CPU_inst|mask_L2 [2] & (!\CPU_inst|mask_L2 [0] & !\CPU_inst|mask_L2 [1])))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [7]),
	.datab(\CPU_inst|mask_L2 [2]),
	.datac(\CPU_inst|mask_L2 [0]),
	.datad(\CPU_inst|mask_L2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~6 .lut_mask = 16'h0002;
defparam \CPU_inst|mask0|mask_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \CPU_inst|mask0|mask_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \CPU_inst|ALU0|add_result[7]~14 (
// Equation(s):
// \CPU_inst|ALU0|add_result[7]~14_combout  = (\CPU_inst|amux_out[7]~7_combout  & ((\CPU_inst|mask0|mask_reg [7] & (\CPU_inst|ALU0|add_result[6]~13  & VCC)) # (!\CPU_inst|mask0|mask_reg [7] & (!\CPU_inst|ALU0|add_result[6]~13 )))) # 
// (!\CPU_inst|amux_out[7]~7_combout  & ((\CPU_inst|mask0|mask_reg [7] & (!\CPU_inst|ALU0|add_result[6]~13 )) # (!\CPU_inst|mask0|mask_reg [7] & ((\CPU_inst|ALU0|add_result[6]~13 ) # (GND)))))
// \CPU_inst|ALU0|add_result[7]~15  = CARRY((\CPU_inst|amux_out[7]~7_combout  & (!\CPU_inst|mask0|mask_reg [7] & !\CPU_inst|ALU0|add_result[6]~13 )) # (!\CPU_inst|amux_out[7]~7_combout  & ((!\CPU_inst|ALU0|add_result[6]~13 ) # (!\CPU_inst|mask0|mask_reg 
// [7]))))

	.dataa(\CPU_inst|amux_out[7]~7_combout ),
	.datab(\CPU_inst|mask0|mask_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|ALU0|add_result[6]~13 ),
	.combout(\CPU_inst|ALU0|add_result[7]~14_combout ),
	.cout(\CPU_inst|ALU0|add_result[7]~15 ));
// synopsys translate_off
defparam \CPU_inst|ALU0|add_result[7]~14 .lut_mask = 16'h9617;
defparam \CPU_inst|ALU0|add_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \CPU_inst|ALU0|Add0~0 (
// Equation(s):
// \CPU_inst|ALU0|Add0~0_combout  = !\CPU_inst|ALU0|add_result[7]~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|ALU0|add_result[7]~15 ),
	.combout(\CPU_inst|ALU0|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Add0~0 .lut_mask = 16'h0F0F;
defparam \CPU_inst|ALU0|Add0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \CPU_inst|ALU0|OVF_reg~0 (
// Equation(s):
// \CPU_inst|ALU0|OVF_reg~0_combout  = (!\CPU_inst|alu_op3 [2] & (!\CPU_inst|alu_op3 [1] & (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_op3 [0])))

	.dataa(\CPU_inst|alu_op3 [2]),
	.datab(\CPU_inst|alu_op3 [1]),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(\CPU_inst|alu_op3 [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|OVF_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg~0 .lut_mask = 16'h1000;
defparam \CPU_inst|ALU0|OVF_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \CPU_inst|ALU0|OVF_reg~1 (
// Equation(s):
// \CPU_inst|ALU0|OVF_reg~1_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & ((\CPU_inst|ALU0|OVF_reg~0_combout  & (\CPU_inst|ALU0|Add0~0_combout )) # (!\CPU_inst|ALU0|OVF_reg~0_combout  & ((\CPU_inst|ALU0|OVF_reg~q ))))) # 
// (!\CPU_inst|hazard_unit0|data_hazard~combout  & (((\CPU_inst|ALU0|OVF_reg~q ))))

	.dataa(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datab(\CPU_inst|ALU0|Add0~0_combout ),
	.datac(\CPU_inst|ALU0|OVF_reg~q ),
	.datad(\CPU_inst|ALU0|OVF_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|OVF_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg~1 .lut_mask = 16'hD8F0;
defparam \CPU_inst|ALU0|OVF_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \CPU_inst|ALU0|OVF_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|OVF_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|OVF_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|OVF_reg .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|OVF_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \CPU_inst|reg_file0|rfile[1][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[1][0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~2_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & (((\CPU_inst|reg_file0|rfile[1][0]~q ) # (\CPU_inst|decode_unit0|regf_a_reg [1])))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|reg_file0|rfile[0][0]~q  & 
// ((!\CPU_inst|decode_unit0|regf_a_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|reg_file0|rfile[0][0]~q ),
	.datac(\CPU_inst|reg_file0|rfile[1][0]~q ),
	.datad(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~2 .lut_mask = 16'hAAE4;
defparam \CPU_inst|reg_file0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \CPU_inst|reg_file0|rfile[3][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[3][0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \CPU_inst|reg_file0|rfile[2][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[2][0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~3_combout  = (\CPU_inst|reg_file0|Mux7~2_combout  & (((\CPU_inst|reg_file0|rfile[3][0]~q )) # (!\CPU_inst|decode_unit0|regf_a_reg [1]))) # (!\CPU_inst|reg_file0|Mux7~2_combout  & (\CPU_inst|decode_unit0|regf_a_reg [1] & 
// ((\CPU_inst|reg_file0|rfile[2][0]~q ))))

	.dataa(\CPU_inst|reg_file0|Mux7~2_combout ),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[3][0]~q ),
	.datad(\CPU_inst|reg_file0|rfile[2][0]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~3 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \CPU_inst|reg_file0|rfile[4][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[4][0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \CPU_inst|reg_file0|rfile[6][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~0_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|decode_unit0|regf_a_reg [1])) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|reg_file0|rfile[6][0]~q ))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [1] & (\CPU_inst|reg_file0|rfile[4][0]~q ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[4][0]~q ),
	.datad(\CPU_inst|reg_file0|rfile[6][0]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~0 .lut_mask = 16'hDC98;
defparam \CPU_inst|reg_file0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \CPU_inst|reg_file0|rfile[5][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \CPU_inst|reg_file0|rfile[7][0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[7][0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~1_combout  = (\CPU_inst|reg_file0|Mux7~0_combout  & (((\CPU_inst|reg_file0|rfile[7][0]~q ) # (!\CPU_inst|decode_unit0|regf_a_reg [0])))) # (!\CPU_inst|reg_file0|Mux7~0_combout  & (\CPU_inst|reg_file0|rfile[5][0]~q  & 
// ((\CPU_inst|decode_unit0|regf_a_reg [0]))))

	.dataa(\CPU_inst|reg_file0|Mux7~0_combout ),
	.datab(\CPU_inst|reg_file0|rfile[5][0]~q ),
	.datac(\CPU_inst|reg_file0|rfile[7][0]~q ),
	.datad(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~1 .lut_mask = 16'hE4AA;
defparam \CPU_inst|reg_file0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux7~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux7~4_combout  = (\CPU_inst|decode_unit0|regf_a_reg [2] & ((\CPU_inst|reg_file0|Mux7~1_combout ))) # (!\CPU_inst|decode_unit0|regf_a_reg [2] & (\CPU_inst|reg_file0|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datac(\CPU_inst|reg_file0|Mux7~3_combout ),
	.datad(\CPU_inst|reg_file0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux7~4 .lut_mask = 16'hFC30;
defparam \CPU_inst|reg_file0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \CPU_inst|reg_file0|a_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \CPU_inst|right_rotate0|selected[0]~0 (
// Equation(s):
// \CPU_inst|right_rotate0|selected[0]~0_combout  = (!\CPU_inst|rotate_source1~q  & ((\CPU_inst|rotate_mux1~q  & (\CPU_inst|ALU0|OVF_reg~q )) # (!\CPU_inst|rotate_mux1~q  & ((\CPU_inst|reg_file0|a_reg [0])))))

	.dataa(\CPU_inst|rotate_source1~q ),
	.datab(\CPU_inst|ALU0|OVF_reg~q ),
	.datac(\CPU_inst|rotate_mux1~q ),
	.datad(\CPU_inst|reg_file0|a_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|selected[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|selected[0]~0 .lut_mask = 16'h4540;
defparam \CPU_inst|right_rotate0|selected[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \CPU_inst|IV_in~44 (
// Equation(s):
// \CPU_inst|IV_in~44_combout  = (\d_cache_inst|byte_address [0] & (\d_cache_inst|byte_address [1])) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48])) # 
// (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32])))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~44 .lut_mask = 16'hD9C8;
defparam \CPU_inst|IV_in~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \CPU_inst|IV_in~45 (
// Equation(s):
// \CPU_inst|IV_in~45_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~44_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]))) # (!\CPU_inst|IV_in~44_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40])))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~44_combout ))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datac(\CPU_inst|IV_in~44_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~45 .lut_mask = 16'hF858;
defparam \CPU_inst|IV_in~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \keyboard_inst|tx_queue|full~0 (
// Equation(s):
// \keyboard_inst|tx_queue|full~0_combout  = (\keyboard_inst|tx_queue|empty~2_combout  & ((\keyboard_inst|tx_queue|full~q ) # ((\keyboard_inst|tx_queue|prev_push~q  & !\keyboard_inst|ps2_host_inst|prev_tx_req~q ))))

	.dataa(\keyboard_inst|tx_queue|prev_push~q ),
	.datab(\keyboard_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\keyboard_inst|tx_queue|full~q ),
	.datad(\keyboard_inst|tx_queue|empty~2_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_queue|full~0 .lut_mask = 16'hF200;
defparam \keyboard_inst|tx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \keyboard_inst|tx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_queue|full .is_wysiwyg = "true";
defparam \keyboard_inst|tx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N10
cycloneive_lcell_comb \keyboard_inst|always0~1 (
// Equation(s):
// \keyboard_inst|always0~1_combout  = (\keyboard_inst|always0~0_combout  & (\CPU_inst|shift_merge0|RBA_reg [0] & \keyboard_en~combout ))

	.dataa(\keyboard_inst|always0~0_combout ),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(\keyboard_en~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|always0~1 .lut_mask = 16'h8080;
defparam \keyboard_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
cycloneive_lcell_comb \keyboard_inst|tx_overwrite~0 (
// Equation(s):
// \keyboard_inst|tx_overwrite~0_combout  = (!\keyboard_inst|always0~1_combout  & ((\keyboard_inst|tx_overwrite~q ) # ((\keyboard_inst|data_write~1_combout  & \keyboard_inst|tx_queue|full~q ))))

	.dataa(\keyboard_inst|data_write~1_combout ),
	.datab(\keyboard_inst|tx_queue|full~q ),
	.datac(\keyboard_inst|tx_overwrite~q ),
	.datad(\keyboard_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|tx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|tx_overwrite~0 .lut_mask = 16'h00F8;
defparam \keyboard_inst|tx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N3
dffeas \keyboard_inst|tx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|tx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|tx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|tx_overwrite .is_wysiwyg = "true";
defparam \keyboard_inst|tx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N28
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~7 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~7_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & \keyboard_inst|ps2_host_inst|rx_shift_reg [2])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~7 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N29
dffeas \keyboard_inst|ps2_host_inst|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[0] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N1
dffeas \keyboard_inst|rx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N3
dffeas \keyboard_inst|rx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~94 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~94_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~40_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~32_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~40_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~32_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~94 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N19
dffeas \keyboard_inst|rx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N24
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~48feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~48feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~48feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N25
dffeas \keyboard_inst|rx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~95 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~95_combout  = (\keyboard_inst|rx_queue|queue_mem~94_combout  & (((\keyboard_inst|rx_queue|queue_mem~56_q )) # (!\keyboard_inst|rx_queue|read_addr [1]))) # (!\keyboard_inst|rx_queue|queue_mem~94_combout  & 
// (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~48_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~94_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~56_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~48_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~95 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N11
dffeas \keyboard_inst|rx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N1
dffeas \keyboard_inst|rx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~96 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~96_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~16_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~0_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~0_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~96 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N0
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~8feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~8feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~8feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N1
dffeas \keyboard_inst|rx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N3
dffeas \keyboard_inst|rx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~97 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~97_combout  = (\keyboard_inst|rx_queue|queue_mem~96_combout  & (((\keyboard_inst|rx_queue|queue_mem~24_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~96_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~8_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~96_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~8_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~24_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~97 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~98 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~98_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~95_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~97_combout )))

	.dataa(\keyboard_inst|rx_queue|read_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~95_combout ),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|queue_mem~97_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~98 .lut_mask = 16'hDD88;
defparam \keyboard_inst|rx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N3
dffeas \keyboard_inst|rx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[0] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
cycloneive_lcell_comb \keyboard_inst|to_CPU~6 (
// Equation(s):
// \keyboard_inst|to_CPU~6_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & (\keyboard_inst|tx_overwrite~q )) # (!\CPU_inst|shift_merge0|RBA_reg [0] & ((\keyboard_inst|rx_queue|dout [0])))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datab(\keyboard_inst|tx_overwrite~q ),
	.datac(gnd),
	.datad(\keyboard_inst|rx_queue|dout [0]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~6_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~6 .lut_mask = 16'hDD88;
defparam \keyboard_inst|to_CPU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N21
dffeas \keyboard_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~7 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~7_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [1])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~7 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N5
dffeas \serial_inst|UART_inst|rx_data[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N11
dffeas \serial_inst|rx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~40feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~40feeder_combout  = \serial_inst|UART_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~40feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N17
dffeas \serial_inst|rx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~94 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~94_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~40_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~32_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~32_q ),
	.datad(\serial_inst|rx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~94 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N13
dffeas \serial_inst|rx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~48feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~48feeder_combout  = \serial_inst|UART_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~48feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \serial_inst|rx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~95 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~95_combout  = (\serial_inst|rx_queue|queue_mem~94_combout  & (((\serial_inst|rx_queue|queue_mem~56_q )) # (!\serial_inst|rx_queue|read_addr [1]))) # (!\serial_inst|rx_queue|queue_mem~94_combout  & 
// (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~48_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~94_combout ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~56_q ),
	.datad(\serial_inst|rx_queue|queue_mem~48_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~95 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~8feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~8feeder_combout  = \serial_inst|UART_inst|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~8feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \serial_inst|rx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \serial_inst|rx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N19
dffeas \serial_inst|rx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N17
dffeas \serial_inst|rx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~96 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~96_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~16_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~0_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~0_q ),
	.datad(\serial_inst|rx_queue|queue_mem~16_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~96 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~97 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~97_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~96_combout  & ((\serial_inst|rx_queue|queue_mem~24_q ))) # (!\serial_inst|rx_queue|queue_mem~96_combout  & 
// (\serial_inst|rx_queue|queue_mem~8_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~96_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~8_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~24_q ),
	.datad(\serial_inst|rx_queue|queue_mem~96_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~97 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~98 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~98_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~95_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~97_combout )))

	.dataa(\serial_inst|rx_queue|queue_mem~95_combout ),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~97_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~98 .lut_mask = 16'hBB88;
defparam \serial_inst|rx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N21
dffeas \serial_inst|rx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[0] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \serial_inst|data_write~2 (
// Equation(s):
// \serial_inst|data_write~2_combout  = (!\CPU_inst|n_LB_w6~q  & (\WideAnd1~combout  & (!\CPU_inst|shift_merge0|RBA_reg [0] & \CPU_inst|WC6~q )))

	.dataa(\CPU_inst|n_LB_w6~q ),
	.datab(\WideAnd1~combout ),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\serial_inst|data_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|data_write~2 .lut_mask = 16'h0400;
defparam \serial_inst|data_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \serial_inst|tx_queue|prev_push (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|data_write~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|prev_push~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|prev_push .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|prev_push .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \serial_inst|UART_inst|always0~3 (
// Equation(s):
// \serial_inst|UART_inst|always0~3_combout  = ((\serial_inst|UART_inst|prev_tx_req~q ) # (\serial_inst|tx_active~q )) # (!\serial_inst|tx_queue|empty~q )

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\serial_inst|UART_inst|prev_tx_req~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~3 .lut_mask = 16'hFFF3;
defparam \serial_inst|UART_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_active~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_active~0_combout  = (!\serial_inst|UART_inst|always0~2_combout  & ((\serial_inst|UART_inst|tx_active~q ) # (!\serial_inst|UART_inst|always0~3_combout )))

	.dataa(\serial_inst|UART_inst|always0~3_combout ),
	.datab(\serial_inst|UART_inst|always0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_active~0 .lut_mask = 16'h3131;
defparam \serial_inst|UART_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \serial_inst|UART_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_active .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~20 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~20_combout  = ((!\serial_inst|UART_inst|prev_tx_req~q  & (\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q ))) # (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|prev_tx_req~q ),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~20 .lut_mask = 16'h0F4F;
defparam \serial_inst|UART_inst|tx_frame[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[0]~9 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[0]~9_combout  = \serial_inst|UART_inst|tx_timer [0] $ (VCC)
// \serial_inst|UART_inst|tx_timer[0]~10  = CARRY(\serial_inst|UART_inst|tx_timer [0])

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[0]~9_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[0]~10 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0]~9 .lut_mask = 16'h33CC;
defparam \serial_inst|UART_inst|tx_timer[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[3]~11 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[3]~11_combout  = (\rst~q ) # ((!\serial_inst|UART_inst|tx_active~q ) # (!\serial_inst|UART_inst|Equal0~2_combout ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|Equal0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[3]~11 .lut_mask = 16'hBFBF;
defparam \serial_inst|UART_inst|tx_timer[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \serial_inst|UART_inst|tx_timer[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[1]~12 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[1]~12_combout  = (\serial_inst|UART_inst|tx_timer [1] & (!\serial_inst|UART_inst|tx_timer[0]~10 )) # (!\serial_inst|UART_inst|tx_timer [1] & ((\serial_inst|UART_inst|tx_timer[0]~10 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[1]~13  = CARRY((!\serial_inst|UART_inst|tx_timer[0]~10 ) # (!\serial_inst|UART_inst|tx_timer [1]))

	.dataa(\serial_inst|UART_inst|tx_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[0]~10 ),
	.combout(\serial_inst|UART_inst|tx_timer[1]~12_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[1]~13 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[1]~12 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|tx_timer[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \serial_inst|UART_inst|tx_timer[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[2]~14 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[2]~14_combout  = (\serial_inst|UART_inst|tx_timer [2] & (\serial_inst|UART_inst|tx_timer[1]~13  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [2] & (!\serial_inst|UART_inst|tx_timer[1]~13  & VCC))
// \serial_inst|UART_inst|tx_timer[2]~15  = CARRY((\serial_inst|UART_inst|tx_timer [2] & !\serial_inst|UART_inst|tx_timer[1]~13 ))

	.dataa(\serial_inst|UART_inst|tx_timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[1]~13 ),
	.combout(\serial_inst|UART_inst|tx_timer[2]~14_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[2]~15 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[2]~14 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|tx_timer[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \serial_inst|UART_inst|tx_timer[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[3]~16 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[3]~16_combout  = (\serial_inst|UART_inst|tx_timer [3] & (!\serial_inst|UART_inst|tx_timer[2]~15 )) # (!\serial_inst|UART_inst|tx_timer [3] & ((\serial_inst|UART_inst|tx_timer[2]~15 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[3]~17  = CARRY((!\serial_inst|UART_inst|tx_timer[2]~15 ) # (!\serial_inst|UART_inst|tx_timer [3]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[2]~15 ),
	.combout(\serial_inst|UART_inst|tx_timer[3]~16_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[3]~17 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[3]~16 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|tx_timer[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \serial_inst|UART_inst|tx_timer[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[4]~18 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[4]~18_combout  = (\serial_inst|UART_inst|tx_timer [4] & (\serial_inst|UART_inst|tx_timer[3]~17  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [4] & (!\serial_inst|UART_inst|tx_timer[3]~17  & VCC))
// \serial_inst|UART_inst|tx_timer[4]~19  = CARRY((\serial_inst|UART_inst|tx_timer [4] & !\serial_inst|UART_inst|tx_timer[3]~17 ))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[3]~17 ),
	.combout(\serial_inst|UART_inst|tx_timer[4]~18_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[4]~19 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4]~18 .lut_mask = 16'hC30C;
defparam \serial_inst|UART_inst|tx_timer[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \serial_inst|UART_inst|tx_timer[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[5]~20 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[5]~20_combout  = (\serial_inst|UART_inst|tx_timer [5] & (!\serial_inst|UART_inst|tx_timer[4]~19 )) # (!\serial_inst|UART_inst|tx_timer [5] & ((\serial_inst|UART_inst|tx_timer[4]~19 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[5]~21  = CARRY((!\serial_inst|UART_inst|tx_timer[4]~19 ) # (!\serial_inst|UART_inst|tx_timer [5]))

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[4]~19 ),
	.combout(\serial_inst|UART_inst|tx_timer[5]~20_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[5]~21 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[5]~20 .lut_mask = 16'h3C3F;
defparam \serial_inst|UART_inst|tx_timer[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \serial_inst|UART_inst|tx_timer[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[6]~22 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[6]~22_combout  = (\serial_inst|UART_inst|tx_timer [6] & (\serial_inst|UART_inst|tx_timer[5]~21  $ (GND))) # (!\serial_inst|UART_inst|tx_timer [6] & (!\serial_inst|UART_inst|tx_timer[5]~21  & VCC))
// \serial_inst|UART_inst|tx_timer[6]~23  = CARRY((\serial_inst|UART_inst|tx_timer [6] & !\serial_inst|UART_inst|tx_timer[5]~21 ))

	.dataa(\serial_inst|UART_inst|tx_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[5]~21 ),
	.combout(\serial_inst|UART_inst|tx_timer[6]~22_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[6]~23 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[6]~22 .lut_mask = 16'hA50A;
defparam \serial_inst|UART_inst|tx_timer[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \serial_inst|UART_inst|tx_timer[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[7]~24 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[7]~24_combout  = (\serial_inst|UART_inst|tx_timer [7] & (!\serial_inst|UART_inst|tx_timer[6]~23 )) # (!\serial_inst|UART_inst|tx_timer [7] & ((\serial_inst|UART_inst|tx_timer[6]~23 ) # (GND)))
// \serial_inst|UART_inst|tx_timer[7]~25  = CARRY((!\serial_inst|UART_inst|tx_timer[6]~23 ) # (!\serial_inst|UART_inst|tx_timer [7]))

	.dataa(\serial_inst|UART_inst|tx_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serial_inst|UART_inst|tx_timer[6]~23 ),
	.combout(\serial_inst|UART_inst|tx_timer[7]~24_combout ),
	.cout(\serial_inst|UART_inst|tx_timer[7]~25 ));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[7]~24 .lut_mask = 16'h5A5F;
defparam \serial_inst|UART_inst|tx_timer[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \serial_inst|UART_inst|tx_timer[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_timer[8]~26 (
// Equation(s):
// \serial_inst|UART_inst|tx_timer[8]~26_combout  = \serial_inst|UART_inst|tx_timer [8] $ (!\serial_inst|UART_inst|tx_timer[7]~25 )

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\serial_inst|UART_inst|tx_timer[7]~25 ),
	.combout(\serial_inst|UART_inst|tx_timer[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[8]~26 .lut_mask = 16'hC3C3;
defparam \serial_inst|UART_inst|tx_timer[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \serial_inst|UART_inst|tx_timer[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_timer[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\serial_inst|UART_inst|tx_timer[3]~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_timer[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~1 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~1_combout  = (\serial_inst|UART_inst|tx_timer [6]) # (((!\serial_inst|UART_inst|tx_timer [4]) # (!\serial_inst|UART_inst|tx_timer [7])) # (!\serial_inst|UART_inst|tx_timer [5]))

	.dataa(\serial_inst|UART_inst|tx_timer [6]),
	.datab(\serial_inst|UART_inst|tx_timer [5]),
	.datac(\serial_inst|UART_inst|tx_timer [7]),
	.datad(\serial_inst|UART_inst|tx_timer [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~1 .lut_mask = 16'hBFFF;
defparam \serial_inst|UART_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~0 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~0_combout  = (\serial_inst|UART_inst|tx_timer [2]) # ((\serial_inst|UART_inst|tx_timer [3]) # ((\serial_inst|UART_inst|tx_timer [0]) # (!\serial_inst|UART_inst|tx_timer [1])))

	.dataa(\serial_inst|UART_inst|tx_timer [2]),
	.datab(\serial_inst|UART_inst|tx_timer [3]),
	.datac(\serial_inst|UART_inst|tx_timer [0]),
	.datad(\serial_inst|UART_inst|tx_timer [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~0 .lut_mask = 16'hFEFF;
defparam \serial_inst|UART_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \serial_inst|UART_inst|Equal0~2 (
// Equation(s):
// \serial_inst|UART_inst|Equal0~2_combout  = ((\serial_inst|UART_inst|Equal0~1_combout ) # (\serial_inst|UART_inst|Equal0~0_combout )) # (!\serial_inst|UART_inst|tx_timer [8])

	.dataa(gnd),
	.datab(\serial_inst|UART_inst|tx_timer [8]),
	.datac(\serial_inst|UART_inst|Equal0~1_combout ),
	.datad(\serial_inst|UART_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|Equal0~2 .lut_mask = 16'hFFF3;
defparam \serial_inst|UART_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~4 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~4_combout  = (!\serial_inst|UART_inst|always0~2_combout  & !\rst~q )

	.dataa(\serial_inst|UART_inst|always0~2_combout ),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~4 .lut_mask = 16'h0505;
defparam \serial_inst|UART_inst|tx_frame[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[9]~21 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[9]~21_combout  = (\serial_inst|UART_inst|tx_frame[9]~20_combout ) # (((\serial_inst|UART_inst|Equal0~2_combout  & \serial_inst|UART_inst|tx_frame [9])) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout ))

	.dataa(\serial_inst|UART_inst|tx_frame[9]~20_combout ),
	.datab(\serial_inst|UART_inst|Equal0~2_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [9]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9]~21 .lut_mask = 16'hEAFF;
defparam \serial_inst|UART_inst|tx_frame[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \serial_inst|UART_inst|tx_frame[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[9]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[9] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr[0]~0 (
// Equation(s):
// \serial_inst|tx_queue|write_addr[0]~0_combout  = (!\rst~q  & (\serial_inst|tx_queue|write_addr [0] $ (\serial_inst|data_write~2_combout )))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|write_addr [0]),
	.datad(\serial_inst|data_write~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[0]~0 .lut_mask = 16'h0550;
defparam \serial_inst|tx_queue|write_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \serial_inst|tx_queue|write_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|write_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~108 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~108_combout  = (\serial_inst|tx_queue|queue_mem~107_combout  & (\WideAnd1~combout  & (\always2~5_combout  & \serial_inst|tx_queue|write_addr [0])))

	.dataa(\serial_inst|tx_queue|queue_mem~107_combout ),
	.datab(\WideAnd1~combout ),
	.datac(\always2~5_combout ),
	.datad(\serial_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~108 .lut_mask = 16'h8000;
defparam \serial_inst|tx_queue|queue_mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \serial_inst|tx_queue|Add0~0 (
// Equation(s):
// \serial_inst|tx_queue|Add0~0_combout  = \serial_inst|tx_queue|write_addr [1] $ (\serial_inst|tx_queue|write_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|write_addr [1]),
	.datad(\serial_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add0~0 .lut_mask = 16'h0FF0;
defparam \serial_inst|tx_queue|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \serial_inst|tx_queue|write_addr[2]~1 (
// Equation(s):
// \serial_inst|tx_queue|write_addr[2]~1_combout  = (\rst~q ) # ((\always2~5_combout  & (!\CPU_inst|shift_merge0|RBA_reg [0] & \WideAnd1~combout )))

	.dataa(\always2~5_combout ),
	.datab(\rst~q ),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\WideAnd1~combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|write_addr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[2]~1 .lut_mask = 16'hCECC;
defparam \serial_inst|tx_queue|write_addr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \serial_inst|tx_queue|write_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|write_addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \serial_inst|tx_queue|Add0~1 (
// Equation(s):
// \serial_inst|tx_queue|Add0~1_combout  = \serial_inst|tx_queue|write_addr [2] $ (((\serial_inst|tx_queue|write_addr [1] & \serial_inst|tx_queue|write_addr [0])))

	.dataa(\serial_inst|tx_queue|write_addr [1]),
	.datab(\serial_inst|tx_queue|write_addr [0]),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add0~1 .lut_mask = 16'h7878;
defparam \serial_inst|tx_queue|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \serial_inst|tx_queue|write_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|write_addr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|write_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|write_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|write_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~113 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~113_combout  = (\serial_inst|tx_queue|queue_mem~108_combout  & (!\serial_inst|tx_queue|write_addr [2] & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|queue_mem~108_combout ),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~113 .lut_mask = 16'h000C;
defparam \serial_inst|tx_queue|queue_mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \serial_inst|tx_queue|queue_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~15 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~115 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~115_combout  = (\serial_inst|tx_queue|queue_mem~108_combout  & (!\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|queue_mem~108_combout ),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~115_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~115 .lut_mask = 16'h0C00;
defparam \serial_inst|tx_queue|queue_mem~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \serial_inst|tx_queue|queue_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~31 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~23feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~23feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [7]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~23feeder .lut_mask = 16'hFF00;
defparam \serial_inst|tx_queue|queue_mem~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~104 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~104_combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & !\serial_inst|tx_queue|write_addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\serial_inst|tx_queue|write_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~104 .lut_mask = 16'h000F;
defparam \serial_inst|tx_queue|queue_mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~105 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~105_combout  = (!\rst~q  & (\WideAnd1~combout  & (\always2~5_combout  & \serial_inst|tx_queue|queue_mem~104_combout )))

	.dataa(\rst~q ),
	.datab(\WideAnd1~combout ),
	.datac(\always2~5_combout ),
	.datad(\serial_inst|tx_queue|queue_mem~104_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~105 .lut_mask = 16'h4000;
defparam \serial_inst|tx_queue|queue_mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~112 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~112_combout  = (\serial_inst|tx_queue|queue_mem~105_combout  & (!\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|queue_mem~105_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~112 .lut_mask = 16'h0A00;
defparam \serial_inst|tx_queue|queue_mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \serial_inst|tx_queue|queue_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~23 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~114 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~114_combout  = (\serial_inst|tx_queue|queue_mem~105_combout  & (!\serial_inst|tx_queue|write_addr [2] & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|queue_mem~105_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~114_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~114 .lut_mask = 16'h000A;
defparam \serial_inst|tx_queue|queue_mem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \serial_inst|tx_queue|queue_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~7 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \serial_inst|tx_queue|Add1~0 (
// Equation(s):
// \serial_inst|tx_queue|Add1~0_combout  = \serial_inst|tx_queue|read_addr [0] $ (\serial_inst|tx_queue|read_addr [1])

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add1~0 .lut_mask = 16'h5A5A;
defparam \serial_inst|tx_queue|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr[2]~0 (
// Equation(s):
// \serial_inst|tx_queue|read_addr[2]~0_combout  = (\rst~q ) # ((\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q ))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\rst~q ),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[2]~0 .lut_mask = 16'hF0FC;
defparam \serial_inst|tx_queue|read_addr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \serial_inst|tx_queue|read_addr[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~101 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~101_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~23_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~7_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~23_q ),
	.datac(\serial_inst|tx_queue|queue_mem~7_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~101 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~102 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~102_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~101_combout  & ((\serial_inst|tx_queue|queue_mem~31_q ))) # (!\serial_inst|tx_queue|queue_mem~101_combout  & 
// (\serial_inst|tx_queue|queue_mem~15_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~101_combout ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~15_q ),
	.datac(\serial_inst|tx_queue|queue_mem~31_q ),
	.datad(\serial_inst|tx_queue|queue_mem~101_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~102 .lut_mask = 16'hF588;
defparam \serial_inst|tx_queue|queue_mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \serial_inst|tx_queue|Add1~1 (
// Equation(s):
// \serial_inst|tx_queue|Add1~1_combout  = \serial_inst|tx_queue|read_addr [2] $ (((\serial_inst|tx_queue|read_addr [0] & \serial_inst|tx_queue|read_addr [1])))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|Add1~1 .lut_mask = 16'h5AF0;
defparam \serial_inst|tx_queue|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \serial_inst|tx_queue|read_addr[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|read_addr[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~110 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~110_combout  = (\serial_inst|tx_queue|queue_mem~105_combout  & (\serial_inst|tx_queue|write_addr [2] & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|queue_mem~105_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~110 .lut_mask = 16'h00A0;
defparam \serial_inst|tx_queue|queue_mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \serial_inst|tx_queue|queue_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~39 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~109 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~109_combout  = (\serial_inst|tx_queue|queue_mem~108_combout  & (\serial_inst|tx_queue|write_addr [2] & !\serial_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|queue_mem~108_combout ),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~109 .lut_mask = 16'h00C0;
defparam \serial_inst|tx_queue|queue_mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \serial_inst|tx_queue|queue_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~47 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~99 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~99_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1]) # ((\serial_inst|tx_queue|queue_mem~47_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (!\serial_inst|tx_queue|read_addr [1] & 
// (\serial_inst|tx_queue|queue_mem~39_q )))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~39_q ),
	.datad(\serial_inst|tx_queue|queue_mem~47_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~99 .lut_mask = 16'hBA98;
defparam \serial_inst|tx_queue|queue_mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~111 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~111_combout  = (\serial_inst|tx_queue|queue_mem~108_combout  & (\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|write_addr [1]))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|queue_mem~108_combout ),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~111 .lut_mask = 16'hC000;
defparam \serial_inst|tx_queue|queue_mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \serial_inst|tx_queue|queue_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~63 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~106 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~106_combout  = (\serial_inst|tx_queue|queue_mem~105_combout  & (\serial_inst|tx_queue|write_addr [2] & \serial_inst|tx_queue|write_addr [1]))

	.dataa(\serial_inst|tx_queue|queue_mem~105_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|write_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~106 .lut_mask = 16'hA000;
defparam \serial_inst|tx_queue|queue_mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \serial_inst|tx_queue|queue_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~55 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~100 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~100_combout  = (\serial_inst|tx_queue|queue_mem~99_combout  & (((\serial_inst|tx_queue|queue_mem~63_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~99_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~55_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~99_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~63_q ),
	.datad(\serial_inst|tx_queue|queue_mem~55_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~100 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~103 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~103_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~100_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~102_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~102_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|queue_mem~100_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~103 .lut_mask = 16'hFA0A;
defparam \serial_inst|tx_queue|queue_mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \serial_inst|tx_queue|dout[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[7] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[8]~18 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[8]~18_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [9]) # (!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & (\serial_inst|tx_queue|dout 
// [7]))

	.dataa(\serial_inst|UART_inst|always0~3_combout ),
	.datab(\serial_inst|tx_queue|dout [7]),
	.datac(\serial_inst|UART_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_frame [9]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8]~18 .lut_mask = 16'hEE4E;
defparam \serial_inst|UART_inst|tx_frame[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~3 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~3_combout  = (\rst~q ) # (((!\serial_inst|UART_inst|always0~3_combout ) # (!\serial_inst|UART_inst|Equal0~2_combout )) # (!\serial_inst|UART_inst|tx_active~q ))

	.dataa(\rst~q ),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|Equal0~2_combout ),
	.datad(\serial_inst|UART_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~3 .lut_mask = 16'hBFFF;
defparam \serial_inst|UART_inst|tx_frame[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[8]~19 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[8]~19_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & ((\serial_inst|UART_inst|tx_frame[8]~18_combout ) # ((!\serial_inst|UART_inst|tx_frame[1]~4_combout )))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [8]))))

	.dataa(\serial_inst|UART_inst|tx_frame[8]~18_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [8]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8]~19 .lut_mask = 16'hB8FC;
defparam \serial_inst|UART_inst|tx_frame[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \serial_inst|UART_inst|tx_frame[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[8] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \serial_inst|tx_queue|queue_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~38 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \serial_inst|tx_queue|queue_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~46 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~94 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~94_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1]) # ((\serial_inst|tx_queue|queue_mem~46_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (!\serial_inst|tx_queue|read_addr [1] & 
// (\serial_inst|tx_queue|queue_mem~38_q )))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~38_q ),
	.datad(\serial_inst|tx_queue|queue_mem~46_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~94 .lut_mask = 16'hBA98;
defparam \serial_inst|tx_queue|queue_mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \serial_inst|tx_queue|queue_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~62 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \serial_inst|tx_queue|queue_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~54 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~95 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~95_combout  = (\serial_inst|tx_queue|queue_mem~94_combout  & (((\serial_inst|tx_queue|queue_mem~62_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~94_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~54_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~94_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~62_q ),
	.datad(\serial_inst|tx_queue|queue_mem~54_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~95 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \serial_inst|tx_queue|queue_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~22 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \serial_inst|tx_queue|queue_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~6 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~96 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~96_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~22_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~6_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~22_q ),
	.datac(\serial_inst|tx_queue|queue_mem~6_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~96 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \serial_inst|tx_queue|queue_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~14 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \serial_inst|tx_queue|queue_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~30 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~97 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~97_combout  = (\serial_inst|tx_queue|queue_mem~96_combout  & (((\serial_inst|tx_queue|queue_mem~30_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~96_combout  & 
// (\serial_inst|tx_queue|queue_mem~14_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~96_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~14_q ),
	.datac(\serial_inst|tx_queue|queue_mem~30_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~97 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~98 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~98_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~95_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~97_combout )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~95_combout ),
	.datad(\serial_inst|tx_queue|queue_mem~97_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~98 .lut_mask = 16'hF3C0;
defparam \serial_inst|tx_queue|queue_mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \serial_inst|tx_queue|dout[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[6] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[7]~16 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[7]~16_combout  = (\serial_inst|UART_inst|always0~3_combout  & ((\serial_inst|UART_inst|tx_frame [8]) # ((!\serial_inst|UART_inst|tx_active~q )))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [6]))))

	.dataa(\serial_inst|UART_inst|tx_frame [8]),
	.datab(\serial_inst|UART_inst|always0~3_combout ),
	.datac(\serial_inst|tx_queue|dout [6]),
	.datad(\serial_inst|UART_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7]~16 .lut_mask = 16'hB8FC;
defparam \serial_inst|UART_inst|tx_frame[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[7]~17 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[7]~17_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & (((\serial_inst|UART_inst|tx_frame[7]~16_combout )) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout ))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [7]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[7]~16_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [7]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7]~17 .lut_mask = 16'hDDF0;
defparam \serial_inst|UART_inst|tx_frame[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N31
dffeas \serial_inst|UART_inst|tx_frame[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[7] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \serial_inst|tx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \serial_inst|tx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~86 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~86_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~20_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~4_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~20_q ),
	.datac(\serial_inst|tx_queue|queue_mem~4_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~86 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \serial_inst|tx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \serial_inst|tx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~87 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~87_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~86_combout  & (\serial_inst|tx_queue|queue_mem~28_q )) # (!\serial_inst|tx_queue|queue_mem~86_combout  & 
// ((\serial_inst|tx_queue|queue_mem~12_q ))))) # (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~86_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~86_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~28_q ),
	.datad(\serial_inst|tx_queue|queue_mem~12_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~87 .lut_mask = 16'hE6C4;
defparam \serial_inst|tx_queue|queue_mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \serial_inst|tx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \serial_inst|tx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~84 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~84_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1]) # ((\serial_inst|tx_queue|queue_mem~44_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (!\serial_inst|tx_queue|read_addr [1] & 
// (\serial_inst|tx_queue|queue_mem~36_q )))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~36_q ),
	.datad(\serial_inst|tx_queue|queue_mem~44_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~84 .lut_mask = 16'hBA98;
defparam \serial_inst|tx_queue|queue_mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \serial_inst|tx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \serial_inst|tx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~85 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~85_combout  = (\serial_inst|tx_queue|queue_mem~84_combout  & (((\serial_inst|tx_queue|queue_mem~60_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~84_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~52_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~84_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~60_q ),
	.datad(\serial_inst|tx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~85 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~88 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~88_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~85_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~87_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~87_combout ),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~88 .lut_mask = 16'hE2E2;
defparam \serial_inst|tx_queue|queue_mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N31
dffeas \serial_inst|tx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[4] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \serial_inst|tx_queue|queue_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~37 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \serial_inst|tx_queue|queue_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~45 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~89 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~89_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1]) # ((\serial_inst|tx_queue|queue_mem~45_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (!\serial_inst|tx_queue|read_addr [1] & 
// (\serial_inst|tx_queue|queue_mem~37_q )))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~37_q ),
	.datad(\serial_inst|tx_queue|queue_mem~45_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~89 .lut_mask = 16'hBA98;
defparam \serial_inst|tx_queue|queue_mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \serial_inst|tx_queue|queue_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~61 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~53feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~53feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [5]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~53feeder .lut_mask = 16'hFF00;
defparam \serial_inst|tx_queue|queue_mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \serial_inst|tx_queue|queue_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~53 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~90 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~90_combout  = (\serial_inst|tx_queue|queue_mem~89_combout  & (((\serial_inst|tx_queue|queue_mem~61_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~89_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~53_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~89_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~61_q ),
	.datad(\serial_inst|tx_queue|queue_mem~53_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~90 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \serial_inst|tx_queue|queue_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~13 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \serial_inst|tx_queue|queue_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~21 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \serial_inst|tx_queue|queue_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~5 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~91 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~91_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~21_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~5_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~21_q ),
	.datac(\serial_inst|tx_queue|queue_mem~5_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~91 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \serial_inst|tx_queue|queue_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~29 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~92 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~92_combout  = (\serial_inst|tx_queue|queue_mem~91_combout  & (((\serial_inst|tx_queue|queue_mem~29_q ) # (!\serial_inst|tx_queue|read_addr [0])))) # (!\serial_inst|tx_queue|queue_mem~91_combout  & 
// (\serial_inst|tx_queue|queue_mem~13_q  & ((\serial_inst|tx_queue|read_addr [0]))))

	.dataa(\serial_inst|tx_queue|queue_mem~13_q ),
	.datab(\serial_inst|tx_queue|queue_mem~91_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~29_q ),
	.datad(\serial_inst|tx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~92 .lut_mask = 16'hE2CC;
defparam \serial_inst|tx_queue|queue_mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~93 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~93_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~90_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~92_combout )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~90_combout ),
	.datad(\serial_inst|tx_queue|queue_mem~92_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~93 .lut_mask = 16'hF3C0;
defparam \serial_inst|tx_queue|queue_mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \serial_inst|tx_queue|dout[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[5] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[6]~14 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[6]~14_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [7])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [5]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|always0~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [7]),
	.datad(\serial_inst|tx_queue|dout [5]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6]~14 .lut_mask = 16'hF7C4;
defparam \serial_inst|UART_inst|tx_frame[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[6]~15 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[6]~15_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & (((\serial_inst|UART_inst|tx_frame[6]~14_combout )) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout ))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [6]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[6]~14_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [6]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6]~15 .lut_mask = 16'hDDF0;
defparam \serial_inst|UART_inst|tx_frame[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \serial_inst|UART_inst|tx_frame[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[6] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[5]~12 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[5]~12_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [6])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [4]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|always0~3_combout ),
	.datac(\serial_inst|tx_queue|dout [4]),
	.datad(\serial_inst|UART_inst|tx_frame [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5]~12 .lut_mask = 16'hFC74;
defparam \serial_inst|UART_inst|tx_frame[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[5]~13 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[5]~13_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & (((\serial_inst|UART_inst|tx_frame[5]~12_combout )) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout ))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [5]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [5]),
	.datad(\serial_inst|UART_inst|tx_frame[5]~12_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5]~13 .lut_mask = 16'hFC74;
defparam \serial_inst|UART_inst|tx_frame[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N19
dffeas \serial_inst|UART_inst|tx_frame[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[5] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cycloneive_lcell_comb \serial_inst|UART_inst|always0~1 (
// Equation(s):
// \serial_inst|UART_inst|always0~1_combout  = (!\serial_inst|UART_inst|tx_frame [7] & (!\serial_inst|UART_inst|tx_frame [5] & (!\serial_inst|UART_inst|tx_frame [8] & !\serial_inst|UART_inst|tx_frame [6])))

	.dataa(\serial_inst|UART_inst|tx_frame [7]),
	.datab(\serial_inst|UART_inst|tx_frame [5]),
	.datac(\serial_inst|UART_inst|tx_frame [8]),
	.datad(\serial_inst|UART_inst|tx_frame [6]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~1 .lut_mask = 16'h0001;
defparam \serial_inst|UART_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \serial_inst|tx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \serial_inst|tx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~79 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~79_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~43_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~35_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~43_q ),
	.datac(\serial_inst|tx_queue|queue_mem~35_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~79 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \serial_inst|tx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \serial_inst|tx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~80 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~80_combout  = (\serial_inst|tx_queue|queue_mem~79_combout  & (((\serial_inst|tx_queue|queue_mem~59_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~79_combout  & 
// (\serial_inst|tx_queue|queue_mem~51_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~79_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~51_q ),
	.datac(\serial_inst|tx_queue|queue_mem~59_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~80 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \serial_inst|tx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \serial_inst|tx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \serial_inst|tx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \serial_inst|tx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~81 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~81_combout  = (\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1] & (\serial_inst|tx_queue|queue_mem~19_q )) # 
// (!\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~3_q )))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~19_q ),
	.datac(\serial_inst|tx_queue|queue_mem~3_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~81 .lut_mask = 16'hEE50;
defparam \serial_inst|tx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~82 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~82_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~81_combout  & ((\serial_inst|tx_queue|queue_mem~27_q ))) # (!\serial_inst|tx_queue|queue_mem~81_combout  & 
// (\serial_inst|tx_queue|queue_mem~11_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~81_combout ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~11_q ),
	.datac(\serial_inst|tx_queue|queue_mem~27_q ),
	.datad(\serial_inst|tx_queue|queue_mem~81_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~82 .lut_mask = 16'hF588;
defparam \serial_inst|tx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~83 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~83_combout  = (\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~80_combout )) # (!\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~82_combout )))

	.dataa(\serial_inst|tx_queue|queue_mem~80_combout ),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~83 .lut_mask = 16'hB8B8;
defparam \serial_inst|tx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \serial_inst|tx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[3] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[4]~10 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[4]~10_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [5])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [3]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|always0~3_combout ),
	.datac(\serial_inst|tx_queue|dout [3]),
	.datad(\serial_inst|UART_inst|tx_frame [5]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4]~10 .lut_mask = 16'hFC74;
defparam \serial_inst|UART_inst|tx_frame[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[4]~11 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[4]~11_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & (((\serial_inst|UART_inst|tx_frame[4]~10_combout )) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout ))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [4]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [4]),
	.datad(\serial_inst|UART_inst|tx_frame[4]~10_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4]~11 .lut_mask = 16'hFC74;
defparam \serial_inst|UART_inst|tx_frame[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \serial_inst|UART_inst|tx_frame[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \serial_inst|tx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \serial_inst|tx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \serial_inst|tx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \serial_inst|tx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~76 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~76_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0]) # ((\serial_inst|tx_queue|queue_mem~18_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (!\serial_inst|tx_queue|read_addr [0] & 
// (\serial_inst|tx_queue|queue_mem~2_q )))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~2_q ),
	.datad(\serial_inst|tx_queue|queue_mem~18_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~76 .lut_mask = 16'hBA98;
defparam \serial_inst|tx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~77 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~77_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~76_combout  & ((\serial_inst|tx_queue|queue_mem~26_q ))) # (!\serial_inst|tx_queue|queue_mem~76_combout  & 
// (\serial_inst|tx_queue|queue_mem~10_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~76_combout ))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~10_q ),
	.datac(\serial_inst|tx_queue|queue_mem~26_q ),
	.datad(\serial_inst|tx_queue|queue_mem~76_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~77 .lut_mask = 16'hF588;
defparam \serial_inst|tx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \serial_inst|tx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \serial_inst|tx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~74 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~74_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~42_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~34_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~42_q ),
	.datac(\serial_inst|tx_queue|queue_mem~34_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~74 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \serial_inst|tx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \serial_inst|tx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~75 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~75_combout  = (\serial_inst|tx_queue|queue_mem~74_combout  & (((\serial_inst|tx_queue|queue_mem~58_q ) # (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|queue_mem~74_combout  & 
// (\serial_inst|tx_queue|queue_mem~50_q  & ((\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|queue_mem~74_combout ),
	.datab(\serial_inst|tx_queue|queue_mem~50_q ),
	.datac(\serial_inst|tx_queue|queue_mem~58_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~75 .lut_mask = 16'hE4AA;
defparam \serial_inst|tx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~78 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~78_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~75_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~77_combout ))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~77_combout ),
	.datad(\serial_inst|tx_queue|queue_mem~75_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~78 .lut_mask = 16'hFC30;
defparam \serial_inst|tx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N19
dffeas \serial_inst|tx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[2] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[3]~8 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[3]~8_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [4])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [2]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|always0~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [4]),
	.datad(\serial_inst|tx_queue|dout [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3]~8 .lut_mask = 16'hF7C4;
defparam \serial_inst|UART_inst|tx_frame[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[3]~9 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[3]~9_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & (((\serial_inst|UART_inst|tx_frame[3]~8_combout )) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout ))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [3]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [3]),
	.datad(\serial_inst|UART_inst|tx_frame[3]~8_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3]~9 .lut_mask = 16'hFC74;
defparam \serial_inst|UART_inst|tx_frame[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \serial_inst|UART_inst|tx_frame[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \serial_inst|tx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~17feeder (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~17feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~17feeder .lut_mask = 16'hFF00;
defparam \serial_inst|tx_queue|queue_mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \serial_inst|tx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~71 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~71_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|read_addr [0]) # ((\serial_inst|tx_queue|queue_mem~17_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (!\serial_inst|tx_queue|read_addr [0] & 
// (\serial_inst|tx_queue|queue_mem~1_q )))

	.dataa(\serial_inst|tx_queue|read_addr [1]),
	.datab(\serial_inst|tx_queue|read_addr [0]),
	.datac(\serial_inst|tx_queue|queue_mem~1_q ),
	.datad(\serial_inst|tx_queue|queue_mem~17_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~71 .lut_mask = 16'hBA98;
defparam \serial_inst|tx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \serial_inst|tx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \serial_inst|tx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~72 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~72_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~71_combout  & (\serial_inst|tx_queue|queue_mem~25_q )) # (!\serial_inst|tx_queue|queue_mem~71_combout  & 
// ((\serial_inst|tx_queue|queue_mem~9_q ))))) # (!\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|queue_mem~71_combout ))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~71_combout ),
	.datac(\serial_inst|tx_queue|queue_mem~25_q ),
	.datad(\serial_inst|tx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~72 .lut_mask = 16'hE6C4;
defparam \serial_inst|tx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \serial_inst|tx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \serial_inst|tx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~69 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~69_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1]) # ((\serial_inst|tx_queue|queue_mem~41_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (!\serial_inst|tx_queue|read_addr [1] & 
// (\serial_inst|tx_queue|queue_mem~33_q )))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~33_q ),
	.datad(\serial_inst|tx_queue|queue_mem~41_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~69 .lut_mask = 16'hBA98;
defparam \serial_inst|tx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \serial_inst|tx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \serial_inst|tx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~70 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~70_combout  = (\serial_inst|tx_queue|queue_mem~69_combout  & (((\serial_inst|tx_queue|queue_mem~57_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~69_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~49_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~69_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~57_q ),
	.datad(\serial_inst|tx_queue|queue_mem~49_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~70 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~73 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~73_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~70_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~72_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~72_combout ),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|tx_queue|queue_mem~70_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~73 .lut_mask = 16'hEE22;
defparam \serial_inst|tx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \serial_inst|tx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[1] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[2]~6 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[2]~6_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [3])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [1]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|tx_frame [3]),
	.datac(\serial_inst|UART_inst|always0~3_combout ),
	.datad(\serial_inst|tx_queue|dout [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2]~6 .lut_mask = 16'hDFD0;
defparam \serial_inst|UART_inst|tx_frame[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[2]~7 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[2]~7_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & (((\serial_inst|UART_inst|tx_frame[2]~6_combout )) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout ))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [2]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [2]),
	.datad(\serial_inst|UART_inst|tx_frame[2]~6_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2]~7 .lut_mask = 16'hFC74;
defparam \serial_inst|UART_inst|tx_frame[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \serial_inst|UART_inst|tx_frame[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \serial_inst|tx_queue|queue_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~16 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \serial_inst|tx_queue|queue_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~115_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~24 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \serial_inst|tx_queue|queue_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~8 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \serial_inst|tx_queue|queue_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~0 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~66 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~66_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|queue_mem~8_q ) # ((\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & (((\serial_inst|tx_queue|queue_mem~0_q  & 
// !\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|queue_mem~8_q ),
	.datac(\serial_inst|tx_queue|queue_mem~0_q ),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~66 .lut_mask = 16'hAAD8;
defparam \serial_inst|tx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~67 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~67_combout  = (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~66_combout  & ((\serial_inst|tx_queue|queue_mem~24_q ))) # (!\serial_inst|tx_queue|queue_mem~66_combout  & 
// (\serial_inst|tx_queue|queue_mem~16_q )))) # (!\serial_inst|tx_queue|read_addr [1] & (((\serial_inst|tx_queue|queue_mem~66_combout ))))

	.dataa(\serial_inst|tx_queue|queue_mem~16_q ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~24_q ),
	.datad(\serial_inst|tx_queue|queue_mem~66_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~67 .lut_mask = 16'hF388;
defparam \serial_inst|tx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \serial_inst|tx_queue|queue_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~32 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \serial_inst|tx_queue|queue_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~40 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~64 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~64_combout  = (\serial_inst|tx_queue|read_addr [0] & ((\serial_inst|tx_queue|read_addr [1]) # ((\serial_inst|tx_queue|queue_mem~40_q )))) # (!\serial_inst|tx_queue|read_addr [0] & (!\serial_inst|tx_queue|read_addr [1] & 
// (\serial_inst|tx_queue|queue_mem~32_q )))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~32_q ),
	.datad(\serial_inst|tx_queue|queue_mem~40_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~64 .lut_mask = 16'hBA98;
defparam \serial_inst|tx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \serial_inst|tx_queue|queue_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~56 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \serial_inst|tx_queue|queue_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|tx_queue|queue_mem~106_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|queue_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~48 .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|queue_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~65 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~65_combout  = (\serial_inst|tx_queue|queue_mem~64_combout  & (((\serial_inst|tx_queue|queue_mem~56_q )) # (!\serial_inst|tx_queue|read_addr [1]))) # (!\serial_inst|tx_queue|queue_mem~64_combout  & 
// (\serial_inst|tx_queue|read_addr [1] & ((\serial_inst|tx_queue|queue_mem~48_q ))))

	.dataa(\serial_inst|tx_queue|queue_mem~64_combout ),
	.datab(\serial_inst|tx_queue|read_addr [1]),
	.datac(\serial_inst|tx_queue|queue_mem~56_q ),
	.datad(\serial_inst|tx_queue|queue_mem~48_q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~65 .lut_mask = 16'hE6A2;
defparam \serial_inst|tx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \serial_inst|tx_queue|queue_mem~68 (
// Equation(s):
// \serial_inst|tx_queue|queue_mem~68_combout  = (\serial_inst|tx_queue|read_addr [2] & ((\serial_inst|tx_queue|queue_mem~65_combout ))) # (!\serial_inst|tx_queue|read_addr [2] & (\serial_inst|tx_queue|queue_mem~67_combout ))

	.dataa(\serial_inst|tx_queue|queue_mem~67_combout ),
	.datab(\serial_inst|tx_queue|read_addr [2]),
	.datac(\serial_inst|tx_queue|queue_mem~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|queue_mem~68 .lut_mask = 16'hE2E2;
defparam \serial_inst|tx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \serial_inst|tx_queue|dout[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|dout[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~2 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~2_combout  = (\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|UART_inst|tx_frame [2])) # (!\serial_inst|UART_inst|tx_active~q ))) # (!\serial_inst|UART_inst|always0~3_combout  & (((\serial_inst|tx_queue|dout 
// [0]))))

	.dataa(\serial_inst|UART_inst|tx_active~q ),
	.datab(\serial_inst|UART_inst|always0~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [2]),
	.datad(\serial_inst|tx_queue|dout [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~2 .lut_mask = 16'hF7C4;
defparam \serial_inst|UART_inst|tx_frame[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame[1]~5 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame[1]~5_combout  = (\serial_inst|UART_inst|tx_frame[1]~3_combout  & (((\serial_inst|UART_inst|tx_frame[1]~2_combout )) # (!\serial_inst|UART_inst|tx_frame[1]~4_combout ))) # (!\serial_inst|UART_inst|tx_frame[1]~3_combout  & 
// (((\serial_inst|UART_inst|tx_frame [1]))))

	.dataa(\serial_inst|UART_inst|tx_frame[1]~4_combout ),
	.datab(\serial_inst|UART_inst|tx_frame[1]~3_combout ),
	.datac(\serial_inst|UART_inst|tx_frame [1]),
	.datad(\serial_inst|UART_inst|tx_frame[1]~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1]~5 .lut_mask = 16'hFC74;
defparam \serial_inst|UART_inst|tx_frame[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \serial_inst|UART_inst|tx_frame[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneive_lcell_comb \serial_inst|UART_inst|always0~0 (
// Equation(s):
// \serial_inst|UART_inst|always0~0_combout  = (!\serial_inst|UART_inst|tx_frame [2] & (!\serial_inst|UART_inst|tx_frame [3] & (!\serial_inst|UART_inst|tx_frame [4] & !\serial_inst|UART_inst|tx_frame [1])))

	.dataa(\serial_inst|UART_inst|tx_frame [2]),
	.datab(\serial_inst|UART_inst|tx_frame [3]),
	.datac(\serial_inst|UART_inst|tx_frame [4]),
	.datad(\serial_inst|UART_inst|tx_frame [1]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~0 .lut_mask = 16'h0001;
defparam \serial_inst|UART_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \serial_inst|UART_inst|always0~2 (
// Equation(s):
// \serial_inst|UART_inst|always0~2_combout  = (!\serial_inst|UART_inst|tx_frame [9] & (!\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|always0~1_combout  & \serial_inst|UART_inst|always0~0_combout )))

	.dataa(\serial_inst|UART_inst|tx_frame [9]),
	.datab(\serial_inst|UART_inst|Equal0~2_combout ),
	.datac(\serial_inst|UART_inst|always0~1_combout ),
	.datad(\serial_inst|UART_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|always0~2 .lut_mask = 16'h1000;
defparam \serial_inst|UART_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \serial_inst|UART_inst|tx_ready~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_ready~0_combout  = (!\rst~q  & \serial_inst|UART_inst|always0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\serial_inst|UART_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_ready~0 .lut_mask = 16'h0F00;
defparam \serial_inst|UART_inst|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \serial_inst|UART_inst|tx_ready (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_ready .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \serial_inst|tx_active~0 (
// Equation(s):
// \serial_inst|tx_active~0_combout  = (!\serial_inst|UART_inst|tx_ready~q  & ((\serial_inst|tx_queue|empty~q ) # (\serial_inst|tx_active~q )))

	.dataa(\serial_inst|tx_queue|empty~q ),
	.datab(gnd),
	.datac(\serial_inst|tx_active~q ),
	.datad(\serial_inst|UART_inst|tx_ready~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_active~0 .lut_mask = 16'h00FA;
defparam \serial_inst|tx_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \serial_inst|tx_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_active~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_active .is_wysiwyg = "true";
defparam \serial_inst|tx_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \serial_inst|tx_req (
// Equation(s):
// \serial_inst|tx_req~combout  = (\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q )

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(gnd),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_req~combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_req .lut_mask = 16'h00CC;
defparam \serial_inst|tx_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \serial_inst|UART_inst|prev_tx_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_req~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|prev_tx_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|prev_tx_req .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|prev_tx_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \serial_inst|tx_queue|empty~0 (
// Equation(s):
// \serial_inst|tx_queue|empty~0_combout  = ((!\serial_inst|tx_queue|prev_push~q  & \serial_inst|UART_inst|prev_tx_req~q )) # (!\serial_inst|tx_queue|empty~q )

	.dataa(\serial_inst|tx_queue|prev_push~q ),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\serial_inst|UART_inst|prev_tx_req~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~0 .lut_mask = 16'h7373;
defparam \serial_inst|tx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \serial_inst|tx_queue|empty~3 (
// Equation(s):
// \serial_inst|tx_queue|empty~3_combout  = (!\rst~q  & ((!\serial_inst|tx_queue|empty~0_combout ) # (!\serial_inst|tx_queue|empty~2_combout )))

	.dataa(gnd),
	.datab(\serial_inst|tx_queue|empty~2_combout ),
	.datac(\rst~q ),
	.datad(\serial_inst|tx_queue|empty~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~3 .lut_mask = 16'h030F;
defparam \serial_inst|tx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \serial_inst|tx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|empty .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \serial_inst|tx_queue|read_addr[0]~1 (
// Equation(s):
// \serial_inst|tx_queue|read_addr[0]~1_combout  = (!\rst~q  & (\serial_inst|tx_queue|read_addr [0] $ (((\serial_inst|tx_queue|empty~q  & !\serial_inst|tx_active~q )))))

	.dataa(\rst~q ),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\serial_inst|tx_queue|read_addr [0]),
	.datad(\serial_inst|tx_active~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|read_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[0]~1 .lut_mask = 16'h5014;
defparam \serial_inst|tx_queue|read_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N5
dffeas \serial_inst|tx_queue|read_addr[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|read_addr[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|read_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|read_addr[0] .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|read_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \serial_inst|tx_queue|empty~1 (
// Equation(s):
// \serial_inst|tx_queue|empty~1_combout  = (\serial_inst|tx_queue|read_addr [0] & (\serial_inst|tx_queue|write_addr [0] & (\serial_inst|tx_queue|write_addr [1] $ (!\serial_inst|tx_queue|read_addr [1])))) # (!\serial_inst|tx_queue|read_addr [0] & 
// (!\serial_inst|tx_queue|write_addr [0] & (\serial_inst|tx_queue|write_addr [1] $ (!\serial_inst|tx_queue|read_addr [1]))))

	.dataa(\serial_inst|tx_queue|read_addr [0]),
	.datab(\serial_inst|tx_queue|write_addr [0]),
	.datac(\serial_inst|tx_queue|write_addr [1]),
	.datad(\serial_inst|tx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~1 .lut_mask = 16'h9009;
defparam \serial_inst|tx_queue|empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \serial_inst|tx_queue|empty~2 (
// Equation(s):
// \serial_inst|tx_queue|empty~2_combout  = (\serial_inst|tx_queue|empty~1_combout  & (\serial_inst|tx_queue|read_addr [2] $ (!\serial_inst|tx_queue|write_addr [2])))

	.dataa(\serial_inst|tx_queue|empty~1_combout ),
	.datab(gnd),
	.datac(\serial_inst|tx_queue|read_addr [2]),
	.datad(\serial_inst|tx_queue|write_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|empty~2 .lut_mask = 16'hA00A;
defparam \serial_inst|tx_queue|empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \serial_inst|tx_queue|full~0 (
// Equation(s):
// \serial_inst|tx_queue|full~0_combout  = (\serial_inst|tx_queue|empty~2_combout  & ((\serial_inst|tx_queue|full~q ) # ((\serial_inst|tx_queue|prev_push~q  & !\serial_inst|UART_inst|prev_tx_req~q ))))

	.dataa(\serial_inst|tx_queue|prev_push~q ),
	.datab(\serial_inst|tx_queue|empty~2_combout ),
	.datac(\serial_inst|tx_queue|full~q ),
	.datad(\serial_inst|UART_inst|prev_tx_req~q ),
	.cin(gnd),
	.combout(\serial_inst|tx_queue|full~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_queue|full~0 .lut_mask = 16'hC0C8;
defparam \serial_inst|tx_queue|full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \serial_inst|tx_queue|full (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_queue|full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_queue|full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_queue|full .is_wysiwyg = "true";
defparam \serial_inst|tx_queue|full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \serial_inst|always0~0 (
// Equation(s):
// \serial_inst|always0~0_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & (\WideAnd1~combout  & \keyboard_inst|always0~0_combout ))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datab(\WideAnd1~combout ),
	.datac(gnd),
	.datad(\keyboard_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|always0~0 .lut_mask = 16'h8800;
defparam \serial_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \serial_inst|tx_overwrite~0 (
// Equation(s):
// \serial_inst|tx_overwrite~0_combout  = (!\serial_inst|always0~0_combout  & ((\serial_inst|tx_overwrite~q ) # ((\serial_inst|tx_queue|full~q  & \serial_inst|data_write~2_combout ))))

	.dataa(\serial_inst|tx_queue|full~q ),
	.datab(\serial_inst|always0~0_combout ),
	.datac(\serial_inst|tx_overwrite~q ),
	.datad(\serial_inst|data_write~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|tx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|tx_overwrite~0 .lut_mask = 16'h3230;
defparam \serial_inst|tx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \serial_inst|tx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|tx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|tx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|tx_overwrite .is_wysiwyg = "true";
defparam \serial_inst|tx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \serial_inst|to_CPU~6 (
// Equation(s):
// \serial_inst|to_CPU~6_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & ((\serial_inst|tx_overwrite~q ))) # (!\CPU_inst|shift_merge0|RBA_reg [0] & (\serial_inst|rx_queue|dout [0]))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datab(\serial_inst|rx_queue|dout [0]),
	.datac(\serial_inst|tx_overwrite~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~6_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~6 .lut_mask = 16'hE4E4;
defparam \serial_inst|to_CPU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \serial_inst|to_CPU[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[0] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \CPU_inst|IV_in~46 (
// Equation(s):
// \CPU_inst|IV_in~46_combout  = (\d_cache_inst|byte_address [1] & (\d_cache_inst|byte_address [0])) # (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8])) # 
// (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~46 .lut_mask = 16'hD9C8;
defparam \CPU_inst|IV_in~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \CPU_inst|IV_in~47 (
// Equation(s):
// \CPU_inst|IV_in~47_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~46_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24])) # (!\CPU_inst|IV_in~46_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]))))) # (!\d_cache_inst|byte_address [1] & (\CPU_inst|IV_in~46_combout ))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\CPU_inst|IV_in~46_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~47 .lut_mask = 16'hE6C4;
defparam \CPU_inst|IV_in~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \CPU_inst|IV_in~48 (
// Equation(s):
// \CPU_inst|IV_in~48_combout  = (\CPU_inst|IV_in[3]~5_combout  & (((\CPU_inst|IV_in[3]~4_combout )))) # (!\CPU_inst|IV_in[3]~5_combout  & ((\CPU_inst|IV_in[3]~4_combout  & (\CPU_inst|IV_in~47_combout )) # (!\CPU_inst|IV_in[3]~4_combout  & 
// ((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\CPU_inst|IV_in~47_combout ),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\CPU_inst|IV_in[3]~4_combout ),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~48 .lut_mask = 16'hE3E0;
defparam \CPU_inst|IV_in~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \CPU_inst|IV_in~49 (
// Equation(s):
// \CPU_inst|IV_in~49_combout  = (\CPU_inst|IV_in~48_combout  & ((\keyboard_inst|to_CPU [0]) # ((!\CPU_inst|IV_in[3]~5_combout )))) # (!\CPU_inst|IV_in~48_combout  & (((\serial_inst|to_CPU [0] & \CPU_inst|IV_in[3]~5_combout ))))

	.dataa(\keyboard_inst|to_CPU [0]),
	.datab(\serial_inst|to_CPU [0]),
	.datac(\CPU_inst|IV_in~48_combout ),
	.datad(\CPU_inst|IV_in[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~49 .lut_mask = 16'hACF0;
defparam \CPU_inst|IV_in~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \CPU_inst|IV_in~50 (
// Equation(s):
// \CPU_inst|IV_in~50_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [11] & ((\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~45_combout )) # (!\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~49_combout ))))) # (!\CPU_inst|decode_unit0|PC_I_field_reg 
// [11] & (((\CPU_inst|IV_in~49_combout ))))

	.dataa(\CPU_inst|IV_in~45_combout ),
	.datab(\CPU_inst|IV_in~49_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datad(\d_cache_inst|byte_address [2]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~50 .lut_mask = 16'hACCC;
defparam \CPU_inst|IV_in~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \CPU_inst|IV_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[0] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \CPU_inst|right_rotate0|selected[0]~1 (
// Equation(s):
// \CPU_inst|right_rotate0|selected[0]~1_combout  = (\CPU_inst|right_rotate0|selected[0]~0_combout ) # ((\CPU_inst|rotate_source1~q  & \CPU_inst|IV_in [0]))

	.dataa(\CPU_inst|rotate_source1~q ),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|selected[0]~0_combout ),
	.datad(\CPU_inst|IV_in [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|selected[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|selected[0]~1 .lut_mask = 16'hFAF0;
defparam \CPU_inst|right_rotate0|selected[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~11 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~11_combout  = (\CPU_inst|rotate_source1~q  & (((\CPU_inst|IV_in [1])))) # (!\CPU_inst|rotate_source1~q  & (!\CPU_inst|rotate_mux1~q  & (\CPU_inst|reg_file0|a_reg [1])))

	.dataa(\CPU_inst|rotate_mux1~q ),
	.datab(\CPU_inst|reg_file0|a_reg [1]),
	.datac(\CPU_inst|rotate_source1~q ),
	.datad(\CPU_inst|IV_in [1]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~11 .lut_mask = 16'hF404;
defparam \CPU_inst|right_rotate0|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~12 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~12_combout  = (\CPU_inst|right_rotate0|selector[0]~1_combout  & ((\CPU_inst|right_rotate0|Mux6~11_combout ))) # (!\CPU_inst|right_rotate0|selector[0]~1_combout  & (\CPU_inst|right_rotate0|selected[0]~1_combout ))

	.dataa(\CPU_inst|right_rotate0|selector[0]~1_combout ),
	.datab(gnd),
	.datac(\CPU_inst|right_rotate0|selected[0]~1_combout ),
	.datad(\CPU_inst|right_rotate0|Mux6~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~12 .lut_mask = 16'hFA50;
defparam \CPU_inst|right_rotate0|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~2 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~2_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [3])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [3]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~2 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N3
dffeas \serial_inst|UART_inst|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[2] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~10feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~10feeder_combout  = \serial_inst|UART_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~10feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \serial_inst|rx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \serial_inst|rx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N23
dffeas \serial_inst|rx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \serial_inst|rx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~71 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~71_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~18_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~2_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~2_q ),
	.datad(\serial_inst|rx_queue|queue_mem~18_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~71 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~72 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~72_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~71_combout  & ((\serial_inst|rx_queue|queue_mem~26_q ))) # (!\serial_inst|rx_queue|queue_mem~71_combout  & 
// (\serial_inst|rx_queue|queue_mem~10_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~71_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~10_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~26_q ),
	.datad(\serial_inst|rx_queue|queue_mem~71_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~72 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N23
dffeas \serial_inst|rx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \serial_inst|rx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~69 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~69_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~42_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~34_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~34_q ),
	.datad(\serial_inst|rx_queue|queue_mem~42_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~69 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N19
dffeas \serial_inst|rx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \serial_inst|rx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~70 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~70_combout  = (\serial_inst|rx_queue|queue_mem~69_combout  & (((\serial_inst|rx_queue|queue_mem~58_q )) # (!\serial_inst|rx_queue|read_addr [1]))) # (!\serial_inst|rx_queue|queue_mem~69_combout  & 
// (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~50_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~69_combout ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~58_q ),
	.datad(\serial_inst|rx_queue|queue_mem~50_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~70 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~73 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~73_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~70_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~72_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~72_combout ),
	.datab(\serial_inst|rx_queue|queue_mem~70_combout ),
	.datac(\serial_inst|rx_queue|read_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~73 .lut_mask = 16'hCACA;
defparam \serial_inst|rx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N9
dffeas \serial_inst|rx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[2] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \serial_inst|to_CPU~1 (
// Equation(s):
// \serial_inst|to_CPU~1_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & (!\serial_inst|tx_queue|full~q )) # (!\CPU_inst|shift_merge0|RBA_reg [0] & ((\serial_inst|rx_queue|dout [2])))

	.dataa(\serial_inst|tx_queue|full~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\serial_inst|rx_queue|dout [2]),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~1 .lut_mask = 16'h5F50;
defparam \serial_inst|to_CPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \serial_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N10
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~2 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~2_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [4] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [4]),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~2 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N11
dffeas \keyboard_inst|ps2_host_inst|rx_data[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[2] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N21
dffeas \keyboard_inst|rx_queue|queue_mem~42 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~42 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N23
dffeas \keyboard_inst|rx_queue|queue_mem~34 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~34 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~69 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~69_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~42_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~34_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~42_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~34_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~69 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N7
dffeas \keyboard_inst|rx_queue|queue_mem~58 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~58 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N12
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~50feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~50feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~50feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N13
dffeas \keyboard_inst|rx_queue|queue_mem~50 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~50 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~70 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~70_combout  = (\keyboard_inst|rx_queue|queue_mem~69_combout  & (((\keyboard_inst|rx_queue|queue_mem~58_q )) # (!\keyboard_inst|rx_queue|read_addr [1]))) # (!\keyboard_inst|rx_queue|queue_mem~69_combout  & 
// (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~50_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~69_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~58_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~50_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~70 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N13
dffeas \keyboard_inst|rx_queue|queue_mem~10 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~10 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N15
dffeas \keyboard_inst|rx_queue|queue_mem~26 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~26 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N15
dffeas \keyboard_inst|rx_queue|queue_mem~2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~2 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N13
dffeas \keyboard_inst|rx_queue|queue_mem~18 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~18 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~71 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~71_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~18_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~2_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~2_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~18_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~71 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~72 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~72_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~71_combout  & ((\keyboard_inst|rx_queue|queue_mem~26_q ))) # (!\keyboard_inst|rx_queue|queue_mem~71_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~10_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & (((\keyboard_inst|rx_queue|queue_mem~71_combout ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~10_q ),
	.datab(\keyboard_inst|rx_queue|read_addr [0]),
	.datac(\keyboard_inst|rx_queue|queue_mem~26_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~71_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~72 .lut_mask = 16'hF388;
defparam \keyboard_inst|rx_queue|queue_mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N8
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~73 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~73_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~70_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~72_combout )))

	.dataa(\keyboard_inst|rx_queue|read_addr [2]),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|queue_mem~70_combout ),
	.datad(\keyboard_inst|rx_queue|queue_mem~72_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~73 .lut_mask = 16'hF5A0;
defparam \keyboard_inst|rx_queue|queue_mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N9
dffeas \keyboard_inst|rx_queue|dout[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[2] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
cycloneive_lcell_comb \keyboard_inst|to_CPU~1 (
// Equation(s):
// \keyboard_inst|to_CPU~1_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & ((!\keyboard_inst|tx_queue|full~q ))) # (!\CPU_inst|shift_merge0|RBA_reg [0] & (\keyboard_inst|rx_queue|dout [2]))

	.dataa(\keyboard_inst|rx_queue|dout [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\keyboard_inst|tx_queue|full~q ),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~1 .lut_mask = 16'h0AFA;
defparam \keyboard_inst|to_CPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \keyboard_inst|to_CPU[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[2] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\VGA_WrEn~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\CPU_inst|shift_merge0|LBD_reg [3],\CPU_inst|shift_merge0|LBD_reg [2]}),
	.portaaddr({\CPU_inst|shift_merge0|LBA_reg [3],\CPU_inst|shift_merge0|LBA_reg [2],\CPU_inst|shift_merge0|LBA_reg [1],\CPU_inst|shift_merge0|LBA_reg [0],\CPU_inst|shift_merge0|RBA_reg [7],\CPU_inst|shift_merge0|RBA_reg [6],\CPU_inst|shift_merge0|RBA_reg [5],\CPU_inst|shift_merge0|RBA_reg [4],
\CPU_inst|shift_merge0|RBA_reg [3],\CPU_inst|shift_merge0|RBA_reg [2],\CPU_inst|shift_merge0|RBA_reg [1],\CPU_inst|shift_merge0|RBA_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\VGA_inst|VDG|DA [11],\VGA_inst|VDG|DA [10],\VGA_inst|VDG|DA [9],\VGA_inst|VDG|DA [8],\VGA_inst|VDG|DA [7],\VGA_inst|VDG|DA [6],\VGA_inst|VDG|DA [5],\VGA_inst|VDG|DA [4],\VGA_inst|VDG|DA [3],\VGA_inst|VDG|DA [2],\VGA_inst|VDG|DA [1],\VGA_inst|VDG|DA [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \CPU_inst|IV_in~11 (
// Equation(s):
// \CPU_inst|IV_in~11_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10])))) # (!\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [1] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~11 .lut_mask = 16'hBA98;
defparam \CPU_inst|IV_in~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \CPU_inst|IV_in~12 (
// Equation(s):
// \CPU_inst|IV_in~12_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~11_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26])) # (!\CPU_inst|IV_in~11_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]))))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~11_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\CPU_inst|IV_in~11_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~12 .lut_mask = 16'hBBC0;
defparam \CPU_inst|IV_in~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \CPU_inst|IV_in~13 (
// Equation(s):
// \CPU_inst|IV_in~13_combout  = (\CPU_inst|IV_in[3]~5_combout  & (((\CPU_inst|IV_in[3]~4_combout )))) # (!\CPU_inst|IV_in[3]~5_combout  & ((\CPU_inst|IV_in[3]~4_combout  & ((\CPU_inst|IV_in~12_combout ))) # (!\CPU_inst|IV_in[3]~4_combout  & 
// (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [2]),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\CPU_inst|IV_in~12_combout ),
	.datad(\CPU_inst|IV_in[3]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~13 .lut_mask = 16'hFC22;
defparam \CPU_inst|IV_in~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \CPU_inst|IV_in~14 (
// Equation(s):
// \CPU_inst|IV_in~14_combout  = (\CPU_inst|IV_in[3]~5_combout  & ((\CPU_inst|IV_in~13_combout  & ((\keyboard_inst|to_CPU [2]))) # (!\CPU_inst|IV_in~13_combout  & (\serial_inst|to_CPU [2])))) # (!\CPU_inst|IV_in[3]~5_combout  & (((\CPU_inst|IV_in~13_combout 
// ))))

	.dataa(\serial_inst|to_CPU [2]),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\keyboard_inst|to_CPU [2]),
	.datad(\CPU_inst|IV_in~13_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~14 .lut_mask = 16'hF388;
defparam \CPU_inst|IV_in~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \CPU_inst|IV_in~9 (
// Equation(s):
// \CPU_inst|IV_in~9_combout  = (\d_cache_inst|byte_address [0] & (((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50])) # 
// (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34])))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~9 .lut_mask = 16'hEE50;
defparam \CPU_inst|IV_in~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \CPU_inst|IV_in~10 (
// Equation(s):
// \CPU_inst|IV_in~10_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~9_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58])) # (!\CPU_inst|IV_in~9_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]))))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~9_combout ))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.datac(\CPU_inst|IV_in~9_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~10 .lut_mask = 16'hDAD0;
defparam \CPU_inst|IV_in~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \CPU_inst|IV_in~15 (
// Equation(s):
// \CPU_inst|IV_in~15_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|decode_unit0|PC_I_field_reg [11] & ((\CPU_inst|IV_in~10_combout ))) # (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|IV_in~14_combout )))) # 
// (!\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~14_combout ))

	.dataa(\CPU_inst|IV_in~14_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datad(\CPU_inst|IV_in~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~15 .lut_mask = 16'hEA2A;
defparam \CPU_inst|IV_in~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \CPU_inst|IV_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[2] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~13 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~13_combout  = (\CPU_inst|rotate_source1~q  & ((\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [2]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [3]))))

	.dataa(\CPU_inst|IV_in [3]),
	.datab(\CPU_inst|IV_in [2]),
	.datac(\CPU_inst|rotate_source1~q ),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~13 .lut_mask = 16'hC0A0;
defparam \CPU_inst|right_rotate0|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \CPU_inst|reg_file0|rfile[4][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[4][3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \CPU_inst|reg_file0|rfile[6][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~0_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|decode_unit0|regf_a_reg [0]) # ((\CPU_inst|reg_file0|rfile[6][3]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [1] & (!\CPU_inst|decode_unit0|regf_a_reg [0] & 
// (\CPU_inst|reg_file0|rfile[4][3]~q )))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datac(\CPU_inst|reg_file0|rfile[4][3]~q ),
	.datad(\CPU_inst|reg_file0|rfile[6][3]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \CPU_inst|reg_file0|rfile[7][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[7][3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \CPU_inst|reg_file0|rfile[5][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~1_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|reg_file0|Mux4~0_combout  & (\CPU_inst|reg_file0|rfile[7][3]~q )) # (!\CPU_inst|reg_file0|Mux4~0_combout  & ((\CPU_inst|reg_file0|rfile[5][3]~q ))))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|reg_file0|Mux4~0_combout ))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|reg_file0|Mux4~0_combout ),
	.datac(\CPU_inst|reg_file0|rfile[7][3]~q ),
	.datad(\CPU_inst|reg_file0|rfile[5][3]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~1 .lut_mask = 16'hE6C4;
defparam \CPU_inst|reg_file0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \CPU_inst|reg_file0|rfile[1][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[1][3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~2_combout  = (\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|decode_unit0|regf_a_reg [1]) # ((\CPU_inst|reg_file0|rfile[1][3]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [0] & (!\CPU_inst|decode_unit0|regf_a_reg [1] & 
// ((\CPU_inst|reg_file0|rfile[0][3]~q ))))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[1][3]~q ),
	.datad(\CPU_inst|reg_file0|rfile[0][3]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~2 .lut_mask = 16'hB9A8;
defparam \CPU_inst|reg_file0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N31
dffeas \CPU_inst|reg_file0|rfile[3][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[3][3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \CPU_inst|reg_file0|rfile[2][3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[2][3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~3_combout  = (\CPU_inst|reg_file0|Mux4~2_combout  & (((\CPU_inst|reg_file0|rfile[3][3]~q )) # (!\CPU_inst|decode_unit0|regf_a_reg [1]))) # (!\CPU_inst|reg_file0|Mux4~2_combout  & (\CPU_inst|decode_unit0|regf_a_reg [1] & 
// ((\CPU_inst|reg_file0|rfile[2][3]~q ))))

	.dataa(\CPU_inst|reg_file0|Mux4~2_combout ),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[3][3]~q ),
	.datad(\CPU_inst|reg_file0|rfile[2][3]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~3 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux4~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux4~4_combout  = (\CPU_inst|decode_unit0|regf_a_reg [2] & (\CPU_inst|reg_file0|Mux4~1_combout )) # (!\CPU_inst|decode_unit0|regf_a_reg [2] & ((\CPU_inst|reg_file0|Mux4~3_combout )))

	.dataa(\CPU_inst|reg_file0|Mux4~1_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datad(\CPU_inst|reg_file0|Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux4~4 .lut_mask = 16'hAFA0;
defparam \CPU_inst|reg_file0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \CPU_inst|reg_file0|a_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~14 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~14_combout  = (\CPU_inst|rotate_R1 [0] & (\CPU_inst|reg_file0|a_reg [3])) # (!\CPU_inst|rotate_R1 [0] & ((\CPU_inst|reg_file0|a_reg [2])))

	.dataa(gnd),
	.datab(\CPU_inst|reg_file0|a_reg [3]),
	.datac(\CPU_inst|rotate_R1 [0]),
	.datad(\CPU_inst|reg_file0|a_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~14 .lut_mask = 16'hCFC0;
defparam \CPU_inst|right_rotate0|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~15 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~15_combout  = (\CPU_inst|right_rotate0|Mux6~13_combout ) # ((\CPU_inst|right_rotate0|Mux6~14_combout  & (!\CPU_inst|rotate_mux1~q  & !\CPU_inst|rotate_source1~q )))

	.dataa(\CPU_inst|right_rotate0|Mux6~13_combout ),
	.datab(\CPU_inst|right_rotate0|Mux6~14_combout ),
	.datac(\CPU_inst|rotate_mux1~q ),
	.datad(\CPU_inst|rotate_source1~q ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~15 .lut_mask = 16'hAAAE;
defparam \CPU_inst|right_rotate0|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[0]~1 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[0]~1_combout  = (\CPU_inst|right_rotate0|selector[1]~0_combout  & ((\CPU_inst|right_rotate0|Mux6~15_combout ))) # (!\CPU_inst|right_rotate0|selector[1]~0_combout  & (\CPU_inst|right_rotate0|Mux6~12_combout ))

	.dataa(\CPU_inst|right_rotate0|Mux6~12_combout ),
	.datab(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux6~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[0]~1 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate0|rotate_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \CPU_inst|right_rotate0|rotate_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[0]~1_combout ),
	.asdata(\CPU_inst|right_rotate0|rotate_reg[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \CPU_inst|mask0|mask_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|right_rotate0|rotate_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \CPU_inst|ALU0|Mux7~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux7~0_combout  = (\CPU_inst|alu_op3 [1] & (((\CPU_inst|mask0|mask_reg [0] & \CPU_inst|amux_out[0]~2_combout )))) # (!\CPU_inst|alu_op3 [1] & ((\CPU_inst|alu_op3 [2] & ((\CPU_inst|amux_out[0]~2_combout ))) # (!\CPU_inst|alu_op3 [2] & 
// (\CPU_inst|mask0|mask_reg [0]))))

	.dataa(\CPU_inst|alu_op3 [2]),
	.datab(\CPU_inst|mask0|mask_reg [0]),
	.datac(\CPU_inst|amux_out[0]~2_combout ),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux7~0 .lut_mask = 16'hC0E4;
defparam \CPU_inst|ALU0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \CPU_inst|ALU0|Mux7~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux7~1_combout  = (\CPU_inst|alu_op3 [0] & (\CPU_inst|ALU0|add_result[0]~0_combout )) # (!\CPU_inst|alu_op3 [0] & ((\CPU_inst|ALU0|Mux7~0_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(\CPU_inst|ALU0|add_result[0]~0_combout ),
	.datad(\CPU_inst|ALU0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux7~1 .lut_mask = 16'hF3C0;
defparam \CPU_inst|ALU0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \CPU_inst|ALU0|alu_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|shift_reg[0]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|shift_reg[0]~feeder_combout  = \CPU_inst|ALU0|alu_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|shift_merge0|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \CPU_inst|shift_merge0|shift_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|shift_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux12~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux12~0_combout  = (\CPU_inst|latch_address_r4 [0] & (((\CPU_inst|latch_address_r4 [1])))) # (!\CPU_inst|latch_address_r4 [0] & ((\CPU_inst|latch_address_r4 [1] & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\CPU_inst|latch_address_r4 
// [1] & ((\CPU_inst|shift_merge0|LBA_reg [3])))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(\CPU_inst|latch_address_r4 [0]),
	.datac(\CPU_inst|shift_merge0|LBA_reg [3]),
	.datad(\CPU_inst|latch_address_r4 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux12~0 .lut_mask = 16'hEE30;
defparam \CPU_inst|shift_merge0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux12~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux12~1_combout  = (\CPU_inst|latch_address_r4 [0] & ((\CPU_inst|shift_merge0|Mux12~0_combout  & (\CPU_inst|shift_merge0|RBD_reg [3])) # (!\CPU_inst|shift_merge0|Mux12~0_combout  & ((\CPU_inst|shift_merge0|RBA_reg [3]))))) # 
// (!\CPU_inst|latch_address_r4 [0] & (((\CPU_inst|shift_merge0|Mux12~0_combout ))))

	.dataa(\CPU_inst|shift_merge0|RBD_reg [3]),
	.datab(\CPU_inst|latch_address_r4 [0]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [3]),
	.datad(\CPU_inst|shift_merge0|Mux12~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux12~1 .lut_mask = 16'hBBC0;
defparam \CPU_inst|shift_merge0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \CPU_inst|shift_merge0|merge_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~5 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~5_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_mask [2] & \CPU_inst|shift_merge0|merge_in [3]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [2]),
	.datab(\CPU_inst|shift_merge0|shift_reg [2]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_in [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~5 .lut_mask = 16'hEECC;
defparam \CPU_inst|shift_merge0|merge_result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~0_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_result~5_combout ))) # (!\CPU_inst|merge_D05 [1] & 
// (\CPU_inst|shift_merge0|shift_reg [0]))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_result~5_combout ),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~0 .lut_mask = 16'hFC22;
defparam \CPU_inst|shift_merge0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~6 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~6_combout  = (\CPU_inst|shift_merge0|shift_reg [3]) # ((\CPU_inst|shift_merge0|merge_mask [3] & \CPU_inst|shift_merge0|merge_in [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [3]),
	.datac(\CPU_inst|shift_merge0|shift_reg [3]),
	.datad(\CPU_inst|shift_merge0|merge_in [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~6 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~4 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~4_combout  = (\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [3]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~4 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~1_combout  = (\CPU_inst|shift_merge0|Mux4~0_combout  & ((\CPU_inst|shift_merge0|merge_result~6_combout ) # ((!\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|shift_merge0|Mux4~0_combout  & (((\CPU_inst|merge_D05 [0] & 
// \CPU_inst|shift_merge0|merge_result~4_combout ))))

	.dataa(\CPU_inst|shift_merge0|Mux4~0_combout ),
	.datab(\CPU_inst|shift_merge0|merge_result~6_combout ),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_result~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~1 .lut_mask = 16'hDA8A;
defparam \CPU_inst|shift_merge0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~4_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [7]))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [6]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~4 .lut_mask = 16'hF0AA;
defparam \CPU_inst|shift_merge0|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~2_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [5])) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [4])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(gnd),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~2 .lut_mask = 16'hAACC;
defparam \CPU_inst|shift_merge0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~5_combout  = (\CPU_inst|shift_merge0|merge_in [3] & ((\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux4~4_combout )) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux4~2_combout )))))

	.dataa(\CPU_inst|shift_merge0|Mux4~4_combout ),
	.datab(\CPU_inst|shift_merge0|Mux4~2_combout ),
	.datac(\CPU_inst|shift_merge0|merge_in [3]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~5 .lut_mask = 16'hA0C0;
defparam \CPU_inst|shift_merge0|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux4~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux4~3_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux4~1_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux4~5_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux4~1_combout ),
	.datad(\CPU_inst|shift_merge0|Mux4~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux4~3 .lut_mask = 16'hF3C0;
defparam \CPU_inst|shift_merge0|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \CPU_inst|shift_merge0|RBA_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBA_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBA_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \d_cache_inst|CPU_address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[3]~23_combout ),
	.asdata(\CPU_inst|shift_merge0|RBA_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[3] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \d_cache_inst|CPU_address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|CPU_address_hold[4]~26_combout ),
	.asdata(\CPU_inst|shift_merge0|RBA_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d_cache_inst|CPU_address_hold[9]~51_combout ),
	.sload(\d_cache_inst|always0~0_combout ),
	.ena(\d_cache_inst|CPU_address_hold[9]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|CPU_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[4] .is_wysiwyg = "true";
defparam \d_cache_inst|CPU_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~20 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~20_combout  = (\d_cache_inst|CPU_address_hold [7] & (\d_cache_inst|CPU_address_hold [8] & (\d_cache_inst|CPU_address_hold [5] & \d_cache_inst|CPU_address_hold [6])))

	.dataa(\d_cache_inst|CPU_address_hold [7]),
	.datab(\d_cache_inst|CPU_address_hold [8]),
	.datac(\d_cache_inst|CPU_address_hold [5]),
	.datad(\d_cache_inst|CPU_address_hold [6]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~20 .lut_mask = 16'h8000;
defparam \d_cache_inst|CPU_address_hold[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~21 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~21_combout  = (\d_cache_inst|CPU_address_hold[9]~20_combout  & (\d_cache_inst|CPU_address_hold [10] & (\d_cache_inst|CPU_address_hold [9] & \d_cache_inst|CPU_address_hold [11])))

	.dataa(\d_cache_inst|CPU_address_hold[9]~20_combout ),
	.datab(\d_cache_inst|CPU_address_hold [10]),
	.datac(\d_cache_inst|CPU_address_hold [9]),
	.datad(\d_cache_inst|CPU_address_hold [11]),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~21 .lut_mask = 16'h8000;
defparam \d_cache_inst|CPU_address_hold[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~22 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~22_combout  = (\d_cache_inst|CPU_address_hold [4] & (!\d_cache_inst|always0~0_combout  & (\d_cache_inst|CPU_address_hold [3] & \d_cache_inst|CPU_address_hold[9]~21_combout )))

	.dataa(\d_cache_inst|CPU_address_hold [4]),
	.datab(\d_cache_inst|always0~0_combout ),
	.datac(\d_cache_inst|CPU_address_hold [3]),
	.datad(\d_cache_inst|CPU_address_hold[9]~21_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~22 .lut_mask = 16'h2000;
defparam \d_cache_inst|CPU_address_hold[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \d_cache_inst|reset_active~2 (
// Equation(s):
// \d_cache_inst|reset_active~2_combout  = (\comb~0_combout ) # ((\MSC_inst|p2_flush~combout ) # ((\d_cache_inst|CPU_address_hold[9]~22_combout  & \SDRAM_controller|ready2~q )))

	.dataa(\d_cache_inst|CPU_address_hold[9]~22_combout ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\comb~0_combout ),
	.datad(\MSC_inst|p2_flush~combout ),
	.cin(gnd),
	.combout(\d_cache_inst|reset_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|reset_active~2 .lut_mask = 16'hFFF8;
defparam \d_cache_inst|reset_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \d_cache_inst|flush_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_flush~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d_cache_inst|reset_active~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|flush_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|flush_active .is_wysiwyg = "true";
defparam \d_cache_inst|flush_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \d_cache_inst|CPU_data_hold[0]~3 (
// Equation(s):
// \d_cache_inst|CPU_data_hold[0]~3_combout  = (!\MSC_inst|p2_flush~combout  & (!\d_cache_inst|flush_active~q  & (!\comb~0_combout  & !\d_cache_inst|reset_active~q )))

	.dataa(\MSC_inst|p2_flush~combout ),
	.datab(\d_cache_inst|flush_active~q ),
	.datac(\comb~0_combout ),
	.datad(\d_cache_inst|reset_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_data_hold[0]~3 .lut_mask = 16'h0001;
defparam \d_cache_inst|CPU_data_hold[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \d_cache_inst|byte_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBA_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[0] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \CPU_inst|IV_in~0 (
// Equation(s):
// \CPU_inst|IV_in~0_combout  = (\d_cache_inst|byte_address [0] & (((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1] & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49])) # 
// (!\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33])))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~0 .lut_mask = 16'hEE50;
defparam \CPU_inst|IV_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \CPU_inst|IV_in~1 (
// Equation(s):
// \CPU_inst|IV_in~1_combout  = (\CPU_inst|IV_in~0_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]) # ((!\d_cache_inst|byte_address [0])))) # (!\CPU_inst|IV_in~0_combout  & (((\d_cache_inst|byte_address [0] & 
// \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]))))

	.dataa(\CPU_inst|IV_in~0_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~1 .lut_mask = 16'hDA8A;
defparam \CPU_inst|IV_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \keyboard_inst|rx_overwrite~0 (
// Equation(s):
// \keyboard_inst|rx_overwrite~0_combout  = (\keyboard_inst|ps2_host_inst|rx_ready~q  & ((\keyboard_inst|rx_queue|full~q ) # ((\keyboard_inst|rx_overwrite~q  & !\keyboard_inst|always0~1_combout )))) # (!\keyboard_inst|ps2_host_inst|rx_ready~q  & 
// (((\keyboard_inst|rx_overwrite~q  & !\keyboard_inst|always0~1_combout ))))

	.dataa(\keyboard_inst|ps2_host_inst|rx_ready~q ),
	.datab(\keyboard_inst|rx_queue|full~q ),
	.datac(\keyboard_inst|rx_overwrite~q ),
	.datad(\keyboard_inst|always0~1_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_overwrite~0 .lut_mask = 16'h88F8;
defparam \keyboard_inst|rx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \keyboard_inst|rx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_overwrite .is_wysiwyg = "true";
defparam \keyboard_inst|rx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~1 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~1_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & \keyboard_inst|ps2_host_inst|rx_shift_reg [3])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~1 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N1
dffeas \keyboard_inst|ps2_host_inst|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[1] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N17
dffeas \keyboard_inst|rx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N11
dffeas \keyboard_inst|rx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~64 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~64_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~41_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~33_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~41_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~33_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~64 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N16
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~49feeder (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~49feeder_combout  = \keyboard_inst|ps2_host_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~49feeder .lut_mask = 16'hFF00;
defparam \keyboard_inst|rx_queue|queue_mem~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N17
dffeas \keyboard_inst|rx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N11
dffeas \keyboard_inst|rx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~65 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~65_combout  = (\keyboard_inst|rx_queue|queue_mem~64_combout  & (((\keyboard_inst|rx_queue|queue_mem~57_q ) # (!\keyboard_inst|rx_queue|read_addr [1])))) # (!\keyboard_inst|rx_queue|queue_mem~64_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~49_q  & ((\keyboard_inst|rx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~64_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~49_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~57_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~65 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N27
dffeas \keyboard_inst|rx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N25
dffeas \keyboard_inst|rx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N26
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~66 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~66_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1]) # ((\keyboard_inst|rx_queue|queue_mem~9_q )))) # (!\keyboard_inst|rx_queue|read_addr [0] & 
// (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~1_q )))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~1_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~66 .lut_mask = 16'hBA98;
defparam \keyboard_inst|rx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N11
dffeas \keyboard_inst|rx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N9
dffeas \keyboard_inst|rx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N10
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~67 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~67_combout  = (\keyboard_inst|rx_queue|queue_mem~66_combout  & (((\keyboard_inst|rx_queue|queue_mem~25_q )) # (!\keyboard_inst|rx_queue|read_addr [1]))) # (!\keyboard_inst|rx_queue|queue_mem~66_combout  & 
// (\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|queue_mem~17_q ))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~66_combout ),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~25_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~17_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~67 .lut_mask = 16'hE6A2;
defparam \keyboard_inst|rx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~68 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~68_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~65_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~67_combout )))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|read_addr [2]),
	.datac(\keyboard_inst|rx_queue|queue_mem~65_combout ),
	.datad(\keyboard_inst|rx_queue|queue_mem~67_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~68 .lut_mask = 16'hF3C0;
defparam \keyboard_inst|rx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N25
dffeas \keyboard_inst|rx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[1] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \keyboard_inst|to_CPU~0 (
// Equation(s):
// \keyboard_inst|to_CPU~0_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & (\keyboard_inst|rx_overwrite~q )) # (!\CPU_inst|shift_merge0|RBA_reg [0] & ((\keyboard_inst|rx_queue|dout [1])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(\keyboard_inst|rx_overwrite~q ),
	.datad(\keyboard_inst|rx_queue|dout [1]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~0 .lut_mask = 16'hF3C0;
defparam \keyboard_inst|to_CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \keyboard_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \CPU_inst|IV_in~2 (
// Equation(s):
// \CPU_inst|IV_in~2_combout  = (\d_cache_inst|byte_address [0] & (((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]) # (\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1] & ((!\d_cache_inst|byte_address [1]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|byte_address [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~2 .lut_mask = 16'hF0CA;
defparam \CPU_inst|IV_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \CPU_inst|IV_in~3 (
// Equation(s):
// \CPU_inst|IV_in~3_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~2_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25])) # (!\CPU_inst|IV_in~2_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]))))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~2_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\CPU_inst|IV_in~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~3 .lut_mask = 16'hBBC0;
defparam \CPU_inst|IV_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~0 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~0_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [2])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [2]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~0 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N17
dffeas \serial_inst|UART_inst|rx_data[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[1] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N27
dffeas \serial_inst|rx_queue|queue_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~1 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~9feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~9feeder_combout  = \serial_inst|UART_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~9feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \serial_inst|rx_queue|queue_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~9 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~66 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~66_combout  = (\serial_inst|rx_queue|read_addr [1] & (\serial_inst|rx_queue|read_addr [0])) # (!\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~9_q ))) # 
// (!\serial_inst|rx_queue|read_addr [0] & (\serial_inst|rx_queue|queue_mem~1_q ))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~1_q ),
	.datad(\serial_inst|rx_queue|queue_mem~9_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~66 .lut_mask = 16'hDC98;
defparam \serial_inst|rx_queue|queue_mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \serial_inst|rx_queue|queue_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~25 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N9
dffeas \serial_inst|rx_queue|queue_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~17 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~67 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~67_combout  = (\serial_inst|rx_queue|queue_mem~66_combout  & (((\serial_inst|rx_queue|queue_mem~25_q )) # (!\serial_inst|rx_queue|read_addr [1]))) # (!\serial_inst|rx_queue|queue_mem~66_combout  & 
// (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~17_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~66_combout ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~25_q ),
	.datad(\serial_inst|rx_queue|queue_mem~17_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~67 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N9
dffeas \serial_inst|rx_queue|queue_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~41 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N19
dffeas \serial_inst|rx_queue|queue_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~33 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~64 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~64_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~41_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~33_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~41_q ),
	.datac(\serial_inst|rx_queue|queue_mem~33_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~64 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \serial_inst|rx_queue|queue_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~57 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~49feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~49feeder_combout  = \serial_inst|UART_inst|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~49feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \serial_inst|rx_queue|queue_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~49 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~65 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~65_combout  = (\serial_inst|rx_queue|queue_mem~64_combout  & (((\serial_inst|rx_queue|queue_mem~57_q )) # (!\serial_inst|rx_queue|read_addr [1]))) # (!\serial_inst|rx_queue|queue_mem~64_combout  & 
// (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~49_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~64_combout ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~57_q ),
	.datad(\serial_inst|rx_queue|queue_mem~49_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~65 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~68 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~68_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~65_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~67_combout ))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(\serial_inst|rx_queue|queue_mem~67_combout ),
	.datad(\serial_inst|rx_queue|queue_mem~65_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~68 .lut_mask = 16'hFC30;
defparam \serial_inst|rx_queue|queue_mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N5
dffeas \serial_inst|rx_queue|dout[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[1] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \serial_inst|rx_overwrite~0 (
// Equation(s):
// \serial_inst|rx_overwrite~0_combout  = (\serial_inst|always0~0_combout  & (\serial_inst|rx_queue|full~q  & ((\serial_inst|UART_inst|rx_ready~q )))) # (!\serial_inst|always0~0_combout  & ((\serial_inst|rx_overwrite~q ) # ((\serial_inst|rx_queue|full~q  & 
// \serial_inst|UART_inst|rx_ready~q ))))

	.dataa(\serial_inst|always0~0_combout ),
	.datab(\serial_inst|rx_queue|full~q ),
	.datac(\serial_inst|rx_overwrite~q ),
	.datad(\serial_inst|UART_inst|rx_ready~q ),
	.cin(gnd),
	.combout(\serial_inst|rx_overwrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_overwrite~0 .lut_mask = 16'hDC50;
defparam \serial_inst|rx_overwrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \serial_inst|rx_overwrite (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_overwrite~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_overwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_overwrite .is_wysiwyg = "true";
defparam \serial_inst|rx_overwrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \serial_inst|to_CPU~0 (
// Equation(s):
// \serial_inst|to_CPU~0_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & ((\serial_inst|rx_overwrite~q ))) # (!\CPU_inst|shift_merge0|RBA_reg [0] & (\serial_inst|rx_queue|dout [1]))

	.dataa(\serial_inst|rx_queue|dout [1]),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(\serial_inst|rx_overwrite~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~0 .lut_mask = 16'hE2E2;
defparam \serial_inst|to_CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \serial_inst|to_CPU[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[1] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \CPU_inst|IV_in~6 (
// Equation(s):
// \CPU_inst|IV_in~6_combout  = (\CPU_inst|IV_in[3]~5_combout  & ((\CPU_inst|IV_in[3]~4_combout ) # ((\serial_inst|to_CPU [1])))) # (!\CPU_inst|IV_in[3]~5_combout  & (!\CPU_inst|IV_in[3]~4_combout  & (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a 
// [1])))

	.dataa(\CPU_inst|IV_in[3]~5_combout ),
	.datab(\CPU_inst|IV_in[3]~4_combout ),
	.datac(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [1]),
	.datad(\serial_inst|to_CPU [1]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~6 .lut_mask = 16'hBA98;
defparam \CPU_inst|IV_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \CPU_inst|IV_in~7 (
// Equation(s):
// \CPU_inst|IV_in~7_combout  = (\CPU_inst|IV_in[3]~4_combout  & ((\CPU_inst|IV_in~6_combout  & (\keyboard_inst|to_CPU [1])) # (!\CPU_inst|IV_in~6_combout  & ((\CPU_inst|IV_in~3_combout ))))) # (!\CPU_inst|IV_in[3]~4_combout  & (((\CPU_inst|IV_in~6_combout 
// ))))

	.dataa(\keyboard_inst|to_CPU [1]),
	.datab(\CPU_inst|IV_in[3]~4_combout ),
	.datac(\CPU_inst|IV_in~3_combout ),
	.datad(\CPU_inst|IV_in~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~7 .lut_mask = 16'hBBC0;
defparam \CPU_inst|IV_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \CPU_inst|IV_in~8 (
// Equation(s):
// \CPU_inst|IV_in~8_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [11] & ((\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~1_combout )) # (!\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~7_combout ))))) # (!\CPU_inst|decode_unit0|PC_I_field_reg 
// [11] & (((\CPU_inst|IV_in~7_combout ))))

	.dataa(\CPU_inst|IV_in~1_combout ),
	.datab(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datac(\d_cache_inst|byte_address [2]),
	.datad(\CPU_inst|IV_in~7_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~8 .lut_mask = 16'hBF80;
defparam \CPU_inst|IV_in~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \CPU_inst|IV_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[1] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~0 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~0_combout  = (\CPU_inst|rotate_source1~q  & ((\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [1])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [2])))))

	.dataa(\CPU_inst|IV_in [1]),
	.datab(\CPU_inst|IV_in [2]),
	.datac(\CPU_inst|rotate_source1~q ),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~0 .lut_mask = 16'hA0C0;
defparam \CPU_inst|right_rotate0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~2 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~2_combout  = (\CPU_inst|right_rotate0|Mux6~0_combout ) # ((!\CPU_inst|rotate_mux1~q  & (\CPU_inst|right_rotate0|Mux6~1_combout  & !\CPU_inst|rotate_source1~q )))

	.dataa(\CPU_inst|rotate_mux1~q ),
	.datab(\CPU_inst|right_rotate0|Mux6~1_combout ),
	.datac(\CPU_inst|rotate_source1~q ),
	.datad(\CPU_inst|right_rotate0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~2 .lut_mask = 16'hFF04;
defparam \CPU_inst|right_rotate0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[1]~0 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[1]~0_combout  = (\CPU_inst|right_rotate0|selector[1]~0_combout  & ((\CPU_inst|right_rotate0|Mux6~5_combout ))) # (!\CPU_inst|right_rotate0|selector[1]~0_combout  & (\CPU_inst|right_rotate0|Mux6~2_combout ))

	.dataa(\CPU_inst|right_rotate0|Mux6~2_combout ),
	.datab(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux6~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[1]~0 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate0|rotate_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \CPU_inst|right_rotate0|rotate_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[1]~0_combout ),
	.asdata(\CPU_inst|right_rotate0|rotate_reg[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~0 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~0_combout  = (\CPU_inst|right_rotate0|rotate_reg [1] & (((\CPU_inst|mask_L2 [2]) # (\CPU_inst|mask_L2 [1])) # (!\CPU_inst|mask_L2 [0])))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [1]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~0 .lut_mask = 16'hAAA2;
defparam \CPU_inst|mask0|mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \CPU_inst|mask0|mask_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~0_combout  = (\CPU_inst|ALU0|alu_reg[1]~0_combout  & (((\CPU_inst|ALU0|alu_reg[1]~1_combout ) # (\CPU_inst|amux_out[1]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~0_combout  & (\CPU_inst|mask0|mask_reg [1] & 
// (!\CPU_inst|ALU0|alu_reg[1]~1_combout )))

	.dataa(\CPU_inst|mask0|mask_reg [1]),
	.datab(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datad(\CPU_inst|amux_out[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~0 .lut_mask = 16'hCEC2;
defparam \CPU_inst|ALU0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~5 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~5_combout  = (\CPU_inst|mask0|mask_reg [1] & ((\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [1])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][1]~q )))))

	.dataa(\CPU_inst|alu_mux3~q ),
	.datab(\CPU_inst|alu_I_field3 [1]),
	.datac(\CPU_inst|mask0|mask_reg [1]),
	.datad(\CPU_inst|reg_file0|rfile[0][1]~q ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~5 .lut_mask = 16'hD080;
defparam \CPU_inst|ALU0|alu_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~1_combout  = (\CPU_inst|ALU0|Mux6~0_combout  & (((\CPU_inst|ALU0|alu_reg~5_combout ) # (!\CPU_inst|ALU0|alu_reg[1]~1_combout )))) # (!\CPU_inst|ALU0|Mux6~0_combout  & (\CPU_inst|ALU0|add_result[1]~2_combout  & 
// (\CPU_inst|ALU0|alu_reg[1]~1_combout )))

	.dataa(\CPU_inst|ALU0|Mux6~0_combout ),
	.datab(\CPU_inst|ALU0|add_result[1]~2_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datad(\CPU_inst|ALU0|alu_reg~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~1 .lut_mask = 16'hEA4A;
defparam \CPU_inst|ALU0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \CPU_inst|ALU0|Mux6~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux6~2_combout  = (\CPU_inst|ALU0|alu_reg[1]~2_combout  & ((\CPU_inst|mask0|mask_reg [1] $ (\CPU_inst|amux_out[1]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~2_combout  & (\CPU_inst|ALU0|Mux6~1_combout ))

	.dataa(\CPU_inst|ALU0|Mux6~1_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.datac(\CPU_inst|mask0|mask_reg [1]),
	.datad(\CPU_inst|amux_out[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux6~2 .lut_mask = 16'h2EE2;
defparam \CPU_inst|ALU0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \CPU_inst|ALU0|alu_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~6 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~6_combout  = (\CPU_inst|PC0|PC_reg[1]~0_combout  & ((\CPU_inst|PC0|PC_reg[1]~1_combout  & (\CPU_inst|ALU0|alu_reg [0])) # (!\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC0|A_reg~49_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[1]~0_combout  & (((\CPU_inst|PC0|PC_reg[1]~1_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [0]),
	.datac(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datad(\CPU_inst|PC0|A_reg~49_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~6 .lut_mask = 16'hDAD0;
defparam \CPU_inst|PC0|PC_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[0]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[0]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a15 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N17
dffeas \CPU_inst|PC0|A_pipe4[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~7 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~7_combout  = (\CPU_inst|PC0|PC_reg~6_combout  & ((\CPU_inst|PC0|PC_reg[1]~0_combout ) # ((\CPU_inst|PC0|A_pipe4 [0])))) # (!\CPU_inst|PC0|PC_reg~6_combout  & (!\CPU_inst|PC0|PC_reg[1]~0_combout  & 
// (\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a8 )))

	.dataa(\CPU_inst|PC0|PC_reg~6_combout ),
	.datab(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datac(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.datad(\CPU_inst|PC0|A_pipe4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~7 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|PC_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \CPU_inst|PC0|PC_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \CPU_inst|PC0|Add0~0 (
// Equation(s):
// \CPU_inst|PC0|Add0~0_combout  = \CPU_inst|PC0|PC_reg [0] $ (VCC)
// \CPU_inst|PC0|Add0~1  = CARRY(\CPU_inst|PC0|PC_reg [0])

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_inst|PC0|Add0~0_combout ),
	.cout(\CPU_inst|PC0|Add0~1 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~0 .lut_mask = 16'h33CC;
defparam \CPU_inst|PC0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \CPU_inst|PC0|Add0~2 (
// Equation(s):
// \CPU_inst|PC0|Add0~2_combout  = (\CPU_inst|PC0|PC_reg [1] & (!\CPU_inst|PC0|Add0~1 )) # (!\CPU_inst|PC0|PC_reg [1] & ((\CPU_inst|PC0|Add0~1 ) # (GND)))
// \CPU_inst|PC0|Add0~3  = CARRY((!\CPU_inst|PC0|Add0~1 ) # (!\CPU_inst|PC0|PC_reg [1]))

	.dataa(\CPU_inst|PC0|PC_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~1 ),
	.combout(\CPU_inst|PC0|Add0~2_combout ),
	.cout(\CPU_inst|PC0|Add0~3 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~2 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \CPU_inst|PC0|A_miss[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~46 (
// Equation(s):
// \CPU_inst|PC0|A_reg~46_combout  = (\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|A_miss [1]))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|PC0|Add0~2_combout )))) # (!\CPU_inst|PC0|always2~2_combout  & 
// (((\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|Add0~2_combout ),
	.datac(\CPU_inst|PC0|A_miss [1]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~46 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|A_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \CPU_inst|PC0|cstack0|input_buf[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~33 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~33 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~1 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~200 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~200_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~33_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~1_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~33_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~1_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~200 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~49 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~49 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~17feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~17feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~17feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~17 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~17 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~201 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~201_combout  = (\CPU_inst|PC0|cstack0|stack_mem~200_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~49_q )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~200_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~17_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~200_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~49_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~17_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~201 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~65 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~65 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~81 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~81 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~198 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~198_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~81_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~65_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~65_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~81_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~198 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~113 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~113 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~97feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~97feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~97feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~97 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~97 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~199 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~199_combout  = (\CPU_inst|PC0|cstack0|stack_mem~198_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~113_q )) # (!\CPU_inst|PC0|cstack0|address [1]))) # (!\CPU_inst|PC0|cstack0|stack_mem~198_combout  & 
// (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~97_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~198_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~113_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~97_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~199 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~202 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~202_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~199_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~201_combout ))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~201_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~199_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~202 .lut_mask = 16'hEE22;
defparam \CPU_inst|PC0|cstack0|stack_mem~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \CPU_inst|PC0|cstack0|output_buf[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~47 (
// Equation(s):
// \CPU_inst|PC0|A_reg~47_combout  = (\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|A_reg~46_combout )) # (!\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|PC0|A_reg~46_combout  & ((\CPU_inst|PC0|cstack0|output_buf [1]))) # 
// (!\CPU_inst|PC0|A_reg~46_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [1]))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|A_reg~46_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [1]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~47 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|A_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~4 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~4_combout  = (\CPU_inst|PC0|PC_reg[1]~1_combout  & (!\CPU_inst|PC0|PC_reg[1]~0_combout )) # (!\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC0|PC_reg[1]~0_combout  & ((\CPU_inst|PC0|A_reg~47_combout ))) # 
// (!\CPU_inst|PC0|PC_reg[1]~0_combout  & (\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a7 ))))

	.dataa(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datac(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.datad(\CPU_inst|PC0|A_reg~47_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~4 .lut_mask = 16'h7632;
defparam \CPU_inst|PC0|PC_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~5 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~5_combout  = (\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC0|PC_reg~4_combout  & (\CPU_inst|PC0|A_pipe4 [1])) # (!\CPU_inst|PC0|PC_reg~4_combout  & ((\CPU_inst|ALU0|alu_reg [1]))))) # (!\CPU_inst|PC0|PC_reg[1]~1_combout  & 
// (((\CPU_inst|PC0|PC_reg~4_combout ))))

	.dataa(\CPU_inst|PC0|A_pipe4 [1]),
	.datab(\CPU_inst|ALU0|alu_reg [1]),
	.datac(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datad(\CPU_inst|PC0|PC_reg~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~5 .lut_mask = 16'hAFC0;
defparam \CPU_inst|PC0|PC_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \CPU_inst|PC0|PC_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \CPU_inst|PC0|Add0~4 (
// Equation(s):
// \CPU_inst|PC0|Add0~4_combout  = (\CPU_inst|PC0|PC_reg [2] & (\CPU_inst|PC0|Add0~3  $ (GND))) # (!\CPU_inst|PC0|PC_reg [2] & (!\CPU_inst|PC0|Add0~3  & VCC))
// \CPU_inst|PC0|Add0~5  = CARRY((\CPU_inst|PC0|PC_reg [2] & !\CPU_inst|PC0|Add0~3 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~3 ),
	.combout(\CPU_inst|PC0|Add0~4_combout ),
	.cout(\CPU_inst|PC0|Add0~5 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~4 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~1 (
// Equation(s):
// \CPU_inst|PC0|A_reg~1_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & (((!\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|Add0~4_combout )) # 
// (!\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [2])))))

	.dataa(\CPU_inst|PC0|Add0~4_combout ),
	.datab(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datac(\CPU_inst|PC0|always2~2_combout ),
	.datad(\CPU_inst|decode_unit0|PC_I_field_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~1 .lut_mask = 16'h2F2C;
defparam \CPU_inst|PC0|A_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \CPU_inst|PC0|A_miss[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [2]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~2 (
// Equation(s):
// \CPU_inst|PC0|A_reg~2_combout  = (\CPU_inst|PC0|A_reg~1_combout  & ((\CPU_inst|PC0|cstack0|output_buf [2]) # ((!\CPU_inst|PC0|A_reg[14]~0_combout )))) # (!\CPU_inst|PC0|A_reg~1_combout  & (((\CPU_inst|PC0|A_miss [2] & \CPU_inst|PC0|A_reg[14]~0_combout 
// ))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [2]),
	.datab(\CPU_inst|PC0|A_reg~1_combout ),
	.datac(\CPU_inst|PC0|A_miss [2]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~2 .lut_mask = 16'hB8CC;
defparam \CPU_inst|PC0|A_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~2 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~2_combout  = (\CPU_inst|PC0|PC_reg[1]~0_combout  & ((\CPU_inst|PC0|PC_reg[1]~1_combout  & (\CPU_inst|ALU0|alu_reg [2])) # (!\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC0|A_reg~2_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[1]~0_combout  & (((\CPU_inst|PC0|PC_reg[1]~1_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [2]),
	.datac(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datad(\CPU_inst|PC0|A_reg~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~2 .lut_mask = 16'hDAD0;
defparam \CPU_inst|PC0|PC_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~3 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~3_combout  = (\CPU_inst|PC0|PC_reg~2_combout  & ((\CPU_inst|PC0|A_pipe4 [2]) # ((\CPU_inst|PC0|PC_reg[1]~0_combout )))) # (!\CPU_inst|PC0|PC_reg~2_combout  & 
// (((\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout  & !\CPU_inst|PC0|PC_reg[1]~0_combout ))))

	.dataa(\CPU_inst|PC0|A_pipe4 [2]),
	.datab(\CPU_inst|PC0|PC_reg~2_combout ),
	.datac(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.datad(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~3 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|PC_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \CPU_inst|PC0|PC_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \CPU_inst|PC0|Add0~6 (
// Equation(s):
// \CPU_inst|PC0|Add0~6_combout  = (\CPU_inst|PC0|PC_reg [3] & (!\CPU_inst|PC0|Add0~5 )) # (!\CPU_inst|PC0|PC_reg [3] & ((\CPU_inst|PC0|Add0~5 ) # (GND)))
// \CPU_inst|PC0|Add0~7  = CARRY((!\CPU_inst|PC0|Add0~5 ) # (!\CPU_inst|PC0|PC_reg [3]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~5 ),
	.combout(\CPU_inst|PC0|Add0~6_combout ),
	.cout(\CPU_inst|PC0|Add0~7 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~6 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \CPU_inst|PC0|A_miss[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~4 (
// Equation(s):
// \CPU_inst|PC0|A_reg~4_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & (((\CPU_inst|PC0|A_miss [3]) # (!\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|PC0|Add0~6_combout  & ((\CPU_inst|PC0|always2~2_combout ))))

	.dataa(\CPU_inst|PC0|Add0~6_combout ),
	.datab(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datac(\CPU_inst|PC0|A_miss [3]),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~4 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|A_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~5 (
// Equation(s):
// \CPU_inst|PC0|A_reg~5_combout  = (\CPU_inst|PC0|A_reg~4_combout  & ((\CPU_inst|PC0|cstack0|output_buf [3]) # ((\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg~4_combout  & (((\CPU_inst|decode_unit0|PC_I_field_reg [3] & 
// !\CPU_inst|PC0|always2~2_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [3]),
	.datab(\CPU_inst|PC0|A_reg~4_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [3]),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~5 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|A_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~8 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~8_combout  = (\CPU_inst|PC0|PC_reg[1]~0_combout  & (\CPU_inst|PC0|A_reg~5_combout  & (!\CPU_inst|PC0|PC_reg[1]~1_combout ))) # (!\CPU_inst|PC0|PC_reg[1]~0_combout  & (((\CPU_inst|PC0|PC_reg[1]~1_combout ) # 
// (\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a1 ))))

	.dataa(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datab(\CPU_inst|PC0|A_reg~5_combout ),
	.datac(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datad(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~8 .lut_mask = 16'h5D58;
defparam \CPU_inst|PC0|PC_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[3]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[3]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a12 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a12 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \CPU_inst|PC0|A_pipe4[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~9 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~9_combout  = (\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC0|PC_reg~8_combout  & ((\CPU_inst|PC0|A_pipe4 [3]))) # (!\CPU_inst|PC0|PC_reg~8_combout  & (\CPU_inst|ALU0|alu_reg [3])))) # (!\CPU_inst|PC0|PC_reg[1]~1_combout  & 
// (\CPU_inst|PC0|PC_reg~8_combout ))

	.dataa(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg~8_combout ),
	.datac(\CPU_inst|ALU0|alu_reg [3]),
	.datad(\CPU_inst|PC0|A_pipe4 [3]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~9 .lut_mask = 16'hEC64;
defparam \CPU_inst|PC0|PC_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \CPU_inst|PC0|PC_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \CPU_inst|PC0|Add0~8 (
// Equation(s):
// \CPU_inst|PC0|Add0~8_combout  = (\CPU_inst|PC0|PC_reg [4] & (\CPU_inst|PC0|Add0~7  $ (GND))) # (!\CPU_inst|PC0|PC_reg [4] & (!\CPU_inst|PC0|Add0~7  & VCC))
// \CPU_inst|PC0|Add0~9  = CARRY((\CPU_inst|PC0|PC_reg [4] & !\CPU_inst|PC0|Add0~7 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~7 ),
	.combout(\CPU_inst|PC0|Add0~8_combout ),
	.cout(\CPU_inst|PC0|Add0~9 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~8 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \CPU_inst|PC0|Add0~10 (
// Equation(s):
// \CPU_inst|PC0|Add0~10_combout  = (\CPU_inst|PC0|PC_reg [5] & (!\CPU_inst|PC0|Add0~9 )) # (!\CPU_inst|PC0|PC_reg [5] & ((\CPU_inst|PC0|Add0~9 ) # (GND)))
// \CPU_inst|PC0|Add0~11  = CARRY((!\CPU_inst|PC0|Add0~9 ) # (!\CPU_inst|PC0|PC_reg [5]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|PC_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~9 ),
	.combout(\CPU_inst|PC0|Add0~10_combout ),
	.cout(\CPU_inst|PC0|Add0~11 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~10 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \CPU_inst|PC0|A_miss[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~10 (
// Equation(s):
// \CPU_inst|PC0|A_reg~10_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & (((\CPU_inst|PC0|A_miss [5]) # (!\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|PC0|Add0~10_combout  & ((\CPU_inst|PC0|always2~2_combout ))))

	.dataa(\CPU_inst|PC0|Add0~10_combout ),
	.datab(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datac(\CPU_inst|PC0|A_miss [5]),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~10 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|A_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \CPU_inst|PC0|cstack0|input_buf[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~5 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~37feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~37feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~37feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~37 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~37 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~145 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~145_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~37_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~5_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~5_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~37_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~145 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~53 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~53 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~21feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~21feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~21feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~21 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~21 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~146 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~146_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~145_combout  & (\CPU_inst|PC0|cstack0|stack_mem~53_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~145_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~21_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~145_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~145_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~53_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~21_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~146 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~85feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~85feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~85feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~85 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~85 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~69 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~69 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~143 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~143_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~85_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~69_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~85_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~69_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~143 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~117 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~117 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~101 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~101 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~144 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~144_combout  = (\CPU_inst|PC0|cstack0|stack_mem~143_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~117_q )) # (!\CPU_inst|PC0|cstack0|address [1]))) # (!\CPU_inst|PC0|cstack0|stack_mem~143_combout  & 
// (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~101_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~143_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~117_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~101_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~144 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~147 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~147_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~144_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~146_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~146_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~144_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~147 .lut_mask = 16'hFC0C;
defparam \CPU_inst|PC0|cstack0|stack_mem~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \CPU_inst|PC0|cstack0|output_buf[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~11 (
// Equation(s):
// \CPU_inst|PC0|A_reg~11_combout  = (\CPU_inst|PC0|A_reg~10_combout  & ((\CPU_inst|PC0|always2~2_combout ) # ((\CPU_inst|PC0|cstack0|output_buf [5])))) # (!\CPU_inst|PC0|A_reg~10_combout  & (!\CPU_inst|PC0|always2~2_combout  & 
// (\CPU_inst|decode_unit0|PC_I_field_reg [5])))

	.dataa(\CPU_inst|PC0|A_reg~10_combout ),
	.datab(\CPU_inst|PC0|always2~2_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [5]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [5]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~11 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|A_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~13 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~13_combout  = (\CPU_inst|PC0|PC_reg~12_combout  & (((\CPU_inst|PC0|A_reg~11_combout )) # (!\CPU_inst|PC0|PC_reg[1]~0_combout ))) # (!\CPU_inst|PC0|PC_reg~12_combout  & (\CPU_inst|PC0|PC_reg[1]~0_combout  & 
// ((\CPU_inst|PC0|A_reg~12_combout ))))

	.dataa(\CPU_inst|PC0|PC_reg~12_combout ),
	.datab(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datac(\CPU_inst|PC0|A_reg~11_combout ),
	.datad(\CPU_inst|PC0|A_reg~12_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~13 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|PC_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \CPU_inst|PC0|PC_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \CPU_inst|PC0|Add0~12 (
// Equation(s):
// \CPU_inst|PC0|Add0~12_combout  = (\CPU_inst|PC0|PC_reg [6] & (\CPU_inst|PC0|Add0~11  $ (GND))) # (!\CPU_inst|PC0|PC_reg [6] & (!\CPU_inst|PC0|Add0~11  & VCC))
// \CPU_inst|PC0|Add0~13  = CARRY((\CPU_inst|PC0|PC_reg [6] & !\CPU_inst|PC0|Add0~11 ))

	.dataa(\CPU_inst|PC0|PC_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~11 ),
	.combout(\CPU_inst|PC0|Add0~12_combout ),
	.cout(\CPU_inst|PC0|Add0~13 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~12 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \CPU_inst|PC0|Add0~14 (
// Equation(s):
// \CPU_inst|PC0|Add0~14_combout  = (\CPU_inst|PC0|PC_reg [7] & (!\CPU_inst|PC0|Add0~13 )) # (!\CPU_inst|PC0|PC_reg [7] & ((\CPU_inst|PC0|Add0~13 ) # (GND)))
// \CPU_inst|PC0|Add0~15  = CARRY((!\CPU_inst|PC0|Add0~13 ) # (!\CPU_inst|PC0|PC_reg [7]))

	.dataa(\CPU_inst|PC0|PC_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~13 ),
	.combout(\CPU_inst|PC0|Add0~14_combout ),
	.cout(\CPU_inst|PC0|Add0~15 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~14 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \CPU_inst|PC0|A_miss[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~18 (
// Equation(s):
// \CPU_inst|PC0|A_reg~18_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & (((\CPU_inst|PC0|A_miss [7]) # (!\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|PC0|Add0~14_combout  & ((\CPU_inst|PC0|always2~2_combout ))))

	.dataa(\CPU_inst|PC0|Add0~14_combout ),
	.datab(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datac(\CPU_inst|PC0|A_miss [7]),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~18 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|A_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~103feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~103feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~103feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~103 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~103 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~119 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~119 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~71 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~71 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~87feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~87feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~87feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~87 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~87 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~153 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~153_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~87_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~71_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~71_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~87_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~153 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~154 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~154_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~153_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~119_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~153_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~103_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~153_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~103_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~119_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~153_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~154 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~23 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~23 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~55 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~55 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~7 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~7 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~39feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~39feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~39feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~39 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~39 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~155 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~155_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~39_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~7_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~7_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~39_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~155 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~156 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~156_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~155_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~55_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~155_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~23_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~155_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~23_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~55_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~155_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~156 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~157 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~157_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~154_combout )) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~156_combout )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~154_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~156_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|address [2]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~157 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|cstack0|stack_mem~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \CPU_inst|PC0|cstack0|output_buf[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~19 (
// Equation(s):
// \CPU_inst|PC0|A_reg~19_combout  = (\CPU_inst|PC0|A_reg~18_combout  & ((\CPU_inst|PC0|always2~2_combout ) # ((\CPU_inst|PC0|cstack0|output_buf [7])))) # (!\CPU_inst|PC0|A_reg~18_combout  & (!\CPU_inst|PC0|always2~2_combout  & 
// (\CPU_inst|decode_unit0|PC_I_field_reg [7])))

	.dataa(\CPU_inst|PC0|A_reg~18_combout ),
	.datab(\CPU_inst|PC0|always2~2_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [7]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~19 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|A_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \CPU_inst|PC0|A_pipe4[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~16 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~16_combout  = (\CPU_inst|PC0|PC_reg[1]~0_combout  & (((\CPU_inst|PC0|A_reg~20_combout ) # (!\CPU_inst|PC0|PC_reg[1]~1_combout )))) # (!\CPU_inst|PC0|PC_reg[1]~0_combout  & (\CPU_inst|PC0|A_pipe4 [7] & 
// (\CPU_inst|PC0|PC_reg[1]~1_combout )))

	.dataa(\CPU_inst|PC0|A_pipe4 [7]),
	.datab(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datac(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datad(\CPU_inst|PC0|A_reg~20_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~16 .lut_mask = 16'hEC2C;
defparam \CPU_inst|PC0|PC_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~17 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~17_combout  = (\CPU_inst|PC0|PC_reg[1]~1_combout  & (((\CPU_inst|PC0|PC_reg~16_combout )))) # (!\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC0|PC_reg~16_combout  & (\CPU_inst|PC0|A_reg~19_combout )) # 
// (!\CPU_inst|PC0|PC_reg~16_combout  & ((\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a6 )))))

	.dataa(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datab(\CPU_inst|PC0|A_reg~19_combout ),
	.datac(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.datad(\CPU_inst|PC0|PC_reg~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~17 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|PC_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \CPU_inst|PC0|PC_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \CPU_inst|PC0|Add0~16 (
// Equation(s):
// \CPU_inst|PC0|Add0~16_combout  = (\CPU_inst|PC0|A_reg [8] & (\CPU_inst|PC0|Add0~15  $ (GND))) # (!\CPU_inst|PC0|A_reg [8] & (!\CPU_inst|PC0|Add0~15  & VCC))
// \CPU_inst|PC0|Add0~17  = CARRY((\CPU_inst|PC0|A_reg [8] & !\CPU_inst|PC0|Add0~15 ))

	.dataa(\CPU_inst|PC0|A_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~15 ),
	.combout(\CPU_inst|PC0|Add0~16_combout ),
	.cout(\CPU_inst|PC0|Add0~17 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~16 .lut_mask = 16'hA50A;
defparam \CPU_inst|PC0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \CPU_inst|PC0|A_miss[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [9]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|input_buf[9]~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|input_buf[9]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|input_buf[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|input_buf[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|input_buf[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~25 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~25 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~57 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~57 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~41feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~41feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~41feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~41 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~41 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~9 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~9 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~165 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~165_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~41_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~9_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~41_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~9_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~165 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~166 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~166_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~165_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~57_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~165_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~25_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~165_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~25_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~57_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~165_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~166 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~73 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~73 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~89feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~89feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~89feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~89 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~89 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~163 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~163_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~89_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~73_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~73_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~89_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~163 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~121 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~121 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~105 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~105 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~164 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~164_combout  = (\CPU_inst|PC0|cstack0|stack_mem~163_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~121_q )) # (!\CPU_inst|PC0|cstack0|address [1]))) # (!\CPU_inst|PC0|cstack0|stack_mem~163_combout  & 
// (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~105_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~163_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~121_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~105_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~164 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~167 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~167_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~164_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~166_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~166_combout ),
	.datac(\CPU_inst|PC0|cstack0|address [2]),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~164_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~167 .lut_mask = 16'hFC0C;
defparam \CPU_inst|PC0|cstack0|stack_mem~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \CPU_inst|PC0|cstack0|output_buf[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~25 (
// Equation(s):
// \CPU_inst|PC0|A_reg~25_combout  = (\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|A_reg[14]~0_combout )) # (!\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|cstack0|output_buf [9]))) # 
// (!\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [9]))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [9]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~25 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|A_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~26 (
// Equation(s):
// \CPU_inst|PC0|A_reg~26_combout  = (\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|PC0|A_reg~25_combout  & ((\CPU_inst|PC0|A_miss [9]))) # (!\CPU_inst|PC0|A_reg~25_combout  & (\CPU_inst|PC0|Add0~18_combout )))) # (!\CPU_inst|PC0|always2~2_combout  & 
// (((\CPU_inst|PC0|A_reg~25_combout ))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|Add0~18_combout ),
	.datac(\CPU_inst|PC0|A_miss [9]),
	.datad(\CPU_inst|PC0|A_reg~25_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~26 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|A_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[9]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[9]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a9 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[9]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_pipe4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \CPU_inst|PC0|A_pipe4[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~27 (
// Equation(s):
// \CPU_inst|PC0|A_reg~27_combout  = (\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_reg~26_combout )) # (!\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_pipe4 [9])))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|PC0|A_reg~26_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe4 [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~27 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \CPU_inst|PC0|A_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~27_combout ),
	.asdata(\CPU_inst|ALU0|alu_reg [1]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[9]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[9]~feeder_combout  = \CPU_inst|PC0|A_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \CPU_inst|PC0|A_next_I[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[9]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[9]~feeder_combout  = \CPU_inst|PC0|A_next_I [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \CPU_inst|PC0|A_current_I_alternate[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~7 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~7_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [9]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [9]))

	.dataa(\CPU_inst|PC0|A_next_I [9]),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I_alternate [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~7 .lut_mask = 16'hEE22;
defparam \CPU_inst|PC0|A_current_I~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \CPU_inst|PC0|A_current_I[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[9]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[9]~feeder_combout  = \CPU_inst|PC0|A_current_I [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [9]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[9]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \CPU_inst|PC0|A_pipe0[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[9] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[8]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[8]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a8 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe4[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \CPU_inst|PC0|A_pipe4[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|input_buf[8]~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|input_buf[8]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a8 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|input_buf[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|input_buf[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \CPU_inst|PC0|cstack0|input_buf[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|input_buf[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~104feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~104feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~104feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~104 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~104 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~120 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~120 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~72 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~72 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~88 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~88 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~158 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~158_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~88_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~72_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~72_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~88_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~158 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~159 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~159_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~158_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~120_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~158_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~104_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~158_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~104_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~120_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~158_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~159 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~24 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~24 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~56 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~56 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~8 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~8 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~40feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~40feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [8]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~40feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~40 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~40 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~160 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~160_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~40_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~8_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~8_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~40_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~160 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~161 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~161_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~160_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~56_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~160_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~24_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~160_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~24_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~56_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~160_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~161 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~162 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~162_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~159_combout )) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~161_combout )))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~159_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~161_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~162 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|cstack0|stack_mem~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \CPU_inst|PC0|cstack0|output_buf[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \CPU_inst|PC0|A_miss[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [8]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~22 (
// Equation(s):
// \CPU_inst|PC0|A_reg~22_combout  = (\CPU_inst|PC0|always2~2_combout  & (((\CPU_inst|PC0|A_miss [8]) # (!\CPU_inst|PC0|A_reg[14]~0_combout )))) # (!\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|cstack0|output_buf [8] & 
// ((\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [8]),
	.datac(\CPU_inst|PC0|A_miss [8]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~22 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|A_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~23 (
// Equation(s):
// \CPU_inst|PC0|A_reg~23_combout  = (\CPU_inst|PC0|A_reg~22_combout  & ((\CPU_inst|PC0|Add0~16_combout ) # ((\CPU_inst|PC0|A_reg[14]~0_combout )))) # (!\CPU_inst|PC0|A_reg~22_combout  & (((\CPU_inst|decode_unit0|PC_I_field_reg [8] & 
// !\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|A_reg~22_combout ),
	.datab(\CPU_inst|PC0|Add0~16_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [8]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~23 .lut_mask = 16'hAAD8;
defparam \CPU_inst|PC0|A_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~24 (
// Equation(s):
// \CPU_inst|PC0|A_reg~24_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~23_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_pipe4 [8]))

	.dataa(\CPU_inst|PC0|A_pipe4 [8]),
	.datab(\CPU_inst|PC0|A_reg~23_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~24 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \CPU_inst|PC0|A_reg[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~24_combout ),
	.asdata(\CPU_inst|ALU0|alu_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[8] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \p_cache_inst|CPU_address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[8]~28_combout ),
	.asdata(\CPU_inst|PC0|A_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[8] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \p_cache_inst|cache_address[6]~6 (
// Equation(s):
// \p_cache_inst|cache_address[6]~6_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [8])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A_reg [8]))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A_reg [8]))))

	.dataa(\p_cache_inst|CPU_address_hold [8]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\CPU_inst|PC0|A_reg [8]),
	.datad(\SDRAM_controller|ready1~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[6]~6 .lut_mask = 16'hB8F0;
defparam \p_cache_inst|cache_address[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneive_lcell_comb \p_cache_inst|Mux8~0 (
// Equation(s):
// \p_cache_inst|Mux8~0_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23]) # ((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & 
// (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7] & !\p_cache_inst|word_address [1]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux8~0 .lut_mask = 16'hF0AC;
defparam \p_cache_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \p_cache_inst|Mux8~1 (
// Equation(s):
// \p_cache_inst|Mux8~1_combout  = (\p_cache_inst|Mux8~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55])) # (!\p_cache_inst|word_address [1]))) # (!\p_cache_inst|Mux8~0_combout  & (\p_cache_inst|word_address [1] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39])))

	.dataa(\p_cache_inst|Mux8~0_combout ),
	.datab(\p_cache_inst|word_address [1]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux8~1 .lut_mask = 16'hEA62;
defparam \p_cache_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~16 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~16_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (\p_cache_inst|Mux8~1_combout  & (!\CPU_inst|RST~q  & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\p_cache_inst|Mux8~1_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~16 .lut_mask = 16'h0004;
defparam \CPU_inst|decode_unit0|I_alternate~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \CPU_inst|decode_unit0|I_alternate[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~16 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~16_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [7])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux8~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|decode_unit0|I_alternate [7]),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\p_cache_inst|Mux8~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~16 .lut_mask = 16'h0D08;
defparam \CPU_inst|decode_unit0|I_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \CPU_inst|decode_unit0|I_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [7])

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~2 .lut_mask = 16'h3030;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \CPU_inst|alu_I_field1~7 (
// Equation(s):
// \CPU_inst|alu_I_field1~7_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|alu_I_field_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|alu_I_field_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~7 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_I_field1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \CPU_inst|alu_I_field1[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \CPU_inst|alu_I_field2~7 (
// Equation(s):
// \CPU_inst|alu_I_field2~7_combout  = (\CPU_inst|alu_I_field1 [7] & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|alu_I_field1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~7 .lut_mask = 16'hAA00;
defparam \CPU_inst|alu_I_field2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \CPU_inst|alu_I_field2[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \CPU_inst|alu_I_field3~7 (
// Equation(s):
// \CPU_inst|alu_I_field3~7_combout  = (\CPU_inst|alu_I_field2 [7] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|alu_I_field2 [7]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field3~7 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_I_field3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \CPU_inst|alu_I_field3[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field3~7_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[7] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \CPU_inst|amux_out[7]~7 (
// Equation(s):
// \CPU_inst|amux_out[7]~7_combout  = (\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [7])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][7]~q )))

	.dataa(\CPU_inst|alu_mux3~q ),
	.datab(\CPU_inst|alu_I_field3 [7]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|rfile[0][7]~q ),
	.cin(gnd),
	.combout(\CPU_inst|amux_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|amux_out[7]~7 .lut_mask = 16'hDD88;
defparam \CPU_inst|amux_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~12 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~12_combout  = (\CPU_inst|alu_op3 [1]) # (!\CPU_inst|alu_op3 [0])

	.dataa(gnd),
	.datab(\CPU_inst|alu_op3 [0]),
	.datac(gnd),
	.datad(\CPU_inst|alu_op3 [1]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~12 .lut_mask = 16'hFF33;
defparam \CPU_inst|ALU0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~13 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~13_combout  = (\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [7])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][7]~q )))

	.dataa(\CPU_inst|alu_mux3~q ),
	.datab(\CPU_inst|alu_I_field3 [7]),
	.datac(gnd),
	.datad(\CPU_inst|reg_file0|rfile[0][7]~q ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~13 .lut_mask = 16'hDD88;
defparam \CPU_inst|ALU0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~14 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~14_combout  = (\CPU_inst|ALU0|alu_reg[1]~0_combout  & (\CPU_inst|ALU0|Mux0~13_combout  & ((\CPU_inst|mask0|mask_reg [7]) # (!\CPU_inst|ALU0|alu_reg[1]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~0_combout  & 
// (((\CPU_inst|ALU0|alu_reg[1]~1_combout ) # (\CPU_inst|mask0|mask_reg [7]))))

	.dataa(\CPU_inst|ALU0|Mux0~13_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datad(\CPU_inst|mask0|mask_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~14 .lut_mask = 16'hBB38;
defparam \CPU_inst|ALU0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~10 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~10_combout  = (\CPU_inst|ALU0|alu_reg[1]~2_combout  & (\CPU_inst|amux_out[7]~7_combout  $ ((\CPU_inst|mask0|mask_reg [7])))) # (!\CPU_inst|ALU0|alu_reg[1]~2_combout  & (((\CPU_inst|ALU0|Mux0~14_combout ))))

	.dataa(\CPU_inst|amux_out[7]~7_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.datac(\CPU_inst|mask0|mask_reg [7]),
	.datad(\CPU_inst|ALU0|Mux0~14_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~10 .lut_mask = 16'h7B48;
defparam \CPU_inst|ALU0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \CPU_inst|ALU0|Mux0~11 (
// Equation(s):
// \CPU_inst|ALU0|Mux0~11_combout  = (\CPU_inst|ALU0|Mux0~10_combout  & ((\CPU_inst|ALU0|add_result[7]~14_combout ) # ((\CPU_inst|ALU0|alu_reg[1]~2_combout ) # (\CPU_inst|ALU0|Mux0~12_combout ))))

	.dataa(\CPU_inst|ALU0|add_result[7]~14_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.datac(\CPU_inst|ALU0|Mux0~12_combout ),
	.datad(\CPU_inst|ALU0|Mux0~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux0~11 .lut_mask = 16'hFE00;
defparam \CPU_inst|ALU0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \CPU_inst|ALU0|alu_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~20 (
// Equation(s):
// \CPU_inst|PC0|A_reg~20_combout  = (\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3  & (\CPU_inst|ALU0|alu_reg [7])) # (!\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3  & ((\CPU_inst|PC0|A_pipe4 [7])))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|alu_reg [7]),
	.datac(\CPU_inst|PC0|A_pipe4 [7]),
	.datad(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~20 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~21 (
// Equation(s):
// \CPU_inst|PC0|A_reg~21_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~19_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_reg~20_combout ))

	.dataa(\CPU_inst|PC0|A_reg~20_combout ),
	.datab(\CPU_inst|PC0|A_reg~19_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~21 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \CPU_inst|PC0|A_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~21_combout ),
	.asdata(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a6 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[7]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[7]~feeder_combout  = \CPU_inst|PC0|A_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \CPU_inst|PC0|A_next_I[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[7]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[7]~feeder_combout  = \CPU_inst|PC0|A_next_I [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \CPU_inst|PC0|A_current_I_alternate[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~5 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~5_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [7])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [7])))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_current_I_alternate [7]),
	.datad(\CPU_inst|PC0|A_next_I [7]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~5 .lut_mask = 16'hF3C0;
defparam \CPU_inst|PC0|A_current_I~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \CPU_inst|PC0|A_current_I[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \CPU_inst|PC0|A_pipe0[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_current_I [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[7] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \CPU_inst|PC0|A_pipe4[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~14 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~14_combout  = (\CPU_inst|PC0|PC_reg[1]~0_combout  & (((!\CPU_inst|PC0|PC_reg[1]~1_combout )))) # (!\CPU_inst|PC0|PC_reg[1]~0_combout  & ((\CPU_inst|PC0|PC_reg[1]~1_combout  & (\CPU_inst|PC0|A_pipe4 [6])) # 
// (!\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a5 )))))

	.dataa(\CPU_inst|PC0|A_pipe4 [6]),
	.datab(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datac(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.datad(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~14 .lut_mask = 16'h22FC;
defparam \CPU_inst|PC0|PC_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~16 (
// Equation(s):
// \CPU_inst|PC0|A_reg~16_combout  = (\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3  & (\CPU_inst|ALU0|alu_reg [6])) # (!\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3  & ((\CPU_inst|PC0|A_pipe4 [6])))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|alu_reg [6]),
	.datac(\CPU_inst|PC0|A_pipe4 [6]),
	.datad(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~16 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~15 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~15_combout  = (\CPU_inst|PC0|PC_reg[1]~0_combout  & ((\CPU_inst|PC0|PC_reg~14_combout  & (\CPU_inst|PC0|A_reg~15_combout )) # (!\CPU_inst|PC0|PC_reg~14_combout  & ((\CPU_inst|PC0|A_reg~16_combout ))))) # 
// (!\CPU_inst|PC0|PC_reg[1]~0_combout  & (((\CPU_inst|PC0|PC_reg~14_combout ))))

	.dataa(\CPU_inst|PC0|A_reg~15_combout ),
	.datab(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datac(\CPU_inst|PC0|PC_reg~14_combout ),
	.datad(\CPU_inst|PC0|A_reg~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~15 .lut_mask = 16'hBCB0;
defparam \CPU_inst|PC0|PC_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \CPU_inst|PC0|PC_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~14 (
// Equation(s):
// \CPU_inst|PC0|A_reg~14_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & (((!\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|Add0~12_combout )) # 
// (!\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [6])))))

	.dataa(\CPU_inst|PC0|Add0~12_combout ),
	.datab(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [6]),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~14 .lut_mask = 16'h22FC;
defparam \CPU_inst|PC0|A_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|input_buf[6]~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|input_buf[6]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a6 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|input_buf[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|input_buf[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \CPU_inst|PC0|cstack0|input_buf[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|input_buf[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~22feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~22feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~22feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~22 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~22 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~54 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~54 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~6 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~38 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~38 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~150 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~150_combout  = (\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|address [1])) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~38_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~6_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~6_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~38_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~150 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~151 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~151_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~150_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~54_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~150_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~22_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~150_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~22_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~54_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~150_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~151 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~102feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~102feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [6]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~102feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~102 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~102 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~118 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~118 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~70 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~70 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~86 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~86 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~148 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~148_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~86_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~70_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~70_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~86_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~148 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~149 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~149_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~148_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~118_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~148_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~102_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~148_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~102_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~118_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~148_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~149 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~152 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~152_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~149_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~151_combout ))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~151_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~149_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~152 .lut_mask = 16'hEE22;
defparam \CPU_inst|PC0|cstack0|stack_mem~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \CPU_inst|PC0|cstack0|output_buf[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \CPU_inst|PC0|A_miss[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~15 (
// Equation(s):
// \CPU_inst|PC0|A_reg~15_combout  = (\CPU_inst|PC0|A_reg~14_combout  & ((\CPU_inst|PC0|cstack0|output_buf [6]) # ((!\CPU_inst|PC0|A_reg[14]~0_combout )))) # (!\CPU_inst|PC0|A_reg~14_combout  & (((\CPU_inst|PC0|A_miss [6] & \CPU_inst|PC0|A_reg[14]~0_combout 
// ))))

	.dataa(\CPU_inst|PC0|A_reg~14_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [6]),
	.datac(\CPU_inst|PC0|A_miss [6]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~15 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|A_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~17 (
// Equation(s):
// \CPU_inst|PC0|A_reg~17_combout  = (\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_reg~15_combout )) # (!\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~16_combout )))

	.dataa(\CPU_inst|PC0|A_reg~15_combout ),
	.datab(\CPU_inst|PC0|always2~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~17 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \CPU_inst|PC0|A_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~17_combout ),
	.asdata(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a5 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \p_cache_inst|CPU_address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[6]~24_combout ),
	.asdata(\CPU_inst|PC0|A_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[6] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \p_cache_inst|cache_address[4]~4 (
// Equation(s):
// \p_cache_inst|cache_address[4]~4_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [6])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A_reg [6]))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A_reg [6]))))

	.dataa(\p_cache_inst|CPU_address_hold [6]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\CPU_inst|PC0|A_reg [6]),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[4]~4 .lut_mask = 16'hBF80;
defparam \p_cache_inst|cache_address[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \p_cache_inst|Mux3~0 (
// Equation(s):
// \p_cache_inst|Mux3~0_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44])))) # (!\p_cache_inst|word_address [1] & (!\p_cache_inst|word_address [0] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux3~0 .lut_mask = 16'hBA98;
defparam \p_cache_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \p_cache_inst|Mux3~1 (
// Equation(s):
// \p_cache_inst|Mux3~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux3~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60])) # (!\p_cache_inst|Mux3~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28]))))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux3~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datad(\p_cache_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux3~1 .lut_mask = 16'hBBC0;
defparam \p_cache_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~2 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~2_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (\p_cache_inst|Mux3~1_combout  & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\p_cache_inst|Mux3~1_combout ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~2 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|I_alternate~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \CPU_inst|decode_unit0|I_alternate[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~2_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [12]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux3~1_combout ))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\p_cache_inst|Mux3~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_alternate [12]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~2 .lut_mask = 16'h0E04;
defparam \CPU_inst|decode_unit0|I_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \CPU_inst|decode_unit0|I_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \CPU_inst|decode_unit0|alu_I_field_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|alu_I_field_reg~0_combout  = (!\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|I_reg [12]),
	.datad(\CPU_inst|decode_unit0|I_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|alu_I_field_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg~0 .lut_mask = 16'h0F00;
defparam \CPU_inst|decode_unit0|alu_I_field_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \CPU_inst|decode_unit0|alu_I_field_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|alu_I_field_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|alu_I_field_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|alu_I_field_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|alu_I_field_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \CPU_inst|alu_I_field1~5 (
// Equation(s):
// \CPU_inst|alu_I_field1~5_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|alu_I_field_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|alu_I_field_reg [5]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field1~5 .lut_mask = 16'hF000;
defparam \CPU_inst|alu_I_field1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \CPU_inst|alu_I_field1[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field1~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field1[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \CPU_inst|alu_I_field2~5 (
// Equation(s):
// \CPU_inst|alu_I_field2~5_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|alu_I_field1 [5])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|alu_I_field1 [5]),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field2~5 .lut_mask = 16'hAA00;
defparam \CPU_inst|alu_I_field2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N3
dffeas \CPU_inst|alu_I_field2[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field2~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field2[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \CPU_inst|alu_I_field3~5 (
// Equation(s):
// \CPU_inst|alu_I_field3~5_combout  = (\CPU_inst|alu_I_field2 [5] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|alu_I_field2 [5]),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|alu_I_field3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|alu_I_field3~5 .lut_mask = 16'hC0C0;
defparam \CPU_inst|alu_I_field3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \CPU_inst|alu_I_field3[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|alu_I_field3~5_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|alu_I_field3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|alu_I_field3[5] .is_wysiwyg = "true";
defparam \CPU_inst|alu_I_field3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \CPU_inst|amux_out[5]~5 (
// Equation(s):
// \CPU_inst|amux_out[5]~5_combout  = (\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [5])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][5]~q )))

	.dataa(\CPU_inst|alu_I_field3 [5]),
	.datab(gnd),
	.datac(\CPU_inst|reg_file0|rfile[0][5]~q ),
	.datad(\CPU_inst|alu_mux3~q ),
	.cin(gnd),
	.combout(\CPU_inst|amux_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|amux_out[5]~5 .lut_mask = 16'hAAF0;
defparam \CPU_inst|amux_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~4 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~4_combout  = (\CPU_inst|mask0|mask_reg [5] & ((\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [5])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][5]~q )))))

	.dataa(\CPU_inst|alu_mux3~q ),
	.datab(\CPU_inst|mask0|mask_reg [5]),
	.datac(\CPU_inst|alu_I_field3 [5]),
	.datad(\CPU_inst|reg_file0|rfile[0][5]~q ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~4 .lut_mask = 16'hC480;
defparam \CPU_inst|ALU0|alu_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~0_combout  = (\CPU_inst|ALU0|alu_reg[1]~1_combout  & (((\CPU_inst|ALU0|alu_reg[1]~0_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~1_combout  & ((\CPU_inst|ALU0|alu_reg[1]~0_combout  & (\CPU_inst|amux_out[5]~5_combout )) # 
// (!\CPU_inst|ALU0|alu_reg[1]~0_combout  & ((\CPU_inst|mask0|mask_reg [5])))))

	.dataa(\CPU_inst|amux_out[5]~5_combout ),
	.datab(\CPU_inst|mask0|mask_reg [5]),
	.datac(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~0 .lut_mask = 16'hFA0C;
defparam \CPU_inst|ALU0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~1_combout  = (\CPU_inst|ALU0|alu_reg[1]~1_combout  & ((\CPU_inst|ALU0|Mux2~0_combout  & (\CPU_inst|ALU0|alu_reg~4_combout )) # (!\CPU_inst|ALU0|Mux2~0_combout  & ((\CPU_inst|ALU0|add_result[5]~10_combout ))))) # 
// (!\CPU_inst|ALU0|alu_reg[1]~1_combout  & (((\CPU_inst|ALU0|Mux2~0_combout ))))

	.dataa(\CPU_inst|ALU0|alu_reg~4_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datac(\CPU_inst|ALU0|Mux2~0_combout ),
	.datad(\CPU_inst|ALU0|add_result[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~1 .lut_mask = 16'hBCB0;
defparam \CPU_inst|ALU0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \CPU_inst|ALU0|Mux2~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux2~2_combout  = (\CPU_inst|ALU0|alu_reg[1]~2_combout  & (\CPU_inst|amux_out[5]~5_combout  $ ((\CPU_inst|mask0|mask_reg [5])))) # (!\CPU_inst|ALU0|alu_reg[1]~2_combout  & (((\CPU_inst|ALU0|Mux2~1_combout ))))

	.dataa(\CPU_inst|amux_out[5]~5_combout ),
	.datab(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.datac(\CPU_inst|mask0|mask_reg [5]),
	.datad(\CPU_inst|ALU0|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux2~2 .lut_mask = 16'h7B48;
defparam \CPU_inst|ALU0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \CPU_inst|ALU0|alu_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~12 (
// Equation(s):
// \CPU_inst|PC0|A_reg~12_combout  = (\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3  & (\CPU_inst|ALU0|alu_reg [5])) # (!\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3  & ((\CPU_inst|PC0|A_pipe4 [5])))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|alu_reg [5]),
	.datac(\CPU_inst|PC0|A_pipe4 [5]),
	.datad(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a3 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~12 .lut_mask = 16'hCCF0;
defparam \CPU_inst|PC0|A_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~13 (
// Equation(s):
// \CPU_inst|PC0|A_reg~13_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~11_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_reg~12_combout ))

	.dataa(\CPU_inst|PC0|A_reg~12_combout ),
	.datab(\CPU_inst|PC0|A_reg~11_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~13 .lut_mask = 16'hCCAA;
defparam \CPU_inst|PC0|A_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \CPU_inst|PC0|A_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~13_combout ),
	.asdata(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a4 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[5] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \p_cache_inst|CPU_address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[5]~22_combout ),
	.asdata(\CPU_inst|PC0|A_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[5] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \p_cache_inst|cache_address[3]~3 (
// Equation(s):
// \p_cache_inst|cache_address[3]~3_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [5])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A_reg [5]))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A_reg [5]))))

	.dataa(\p_cache_inst|CPU_address_hold [5]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\CPU_inst|PC0|A_reg [5]),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[3]~3 .lut_mask = 16'hBF80;
defparam \p_cache_inst|cache_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \p_cache_inst|Mux0~0 (
// Equation(s):
// \p_cache_inst|Mux0~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux0~0 .lut_mask = 16'hF2C2;
defparam \p_cache_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \p_cache_inst|Mux0~1 (
// Equation(s):
// \p_cache_inst|Mux0~1_combout  = (\p_cache_inst|Mux0~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63]) # ((!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux0~0_combout  & (((\p_cache_inst|word_address [0] & 
// \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datab(\p_cache_inst|Mux0~0_combout ),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux0~1 .lut_mask = 16'hBC8C;
defparam \p_cache_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~8 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~8_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (\p_cache_inst|Mux0~1_combout  & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\p_cache_inst|Mux0~1_combout ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~8 .lut_mask = 16'h0010;
defparam \CPU_inst|decode_unit0|I_alternate~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \CPU_inst|decode_unit0|I_alternate[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[15] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~8 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~8_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [15]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux0~1_combout ))))

	.dataa(\p_cache_inst|Mux0~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [15]),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~8 .lut_mask = 16'h0C0A;
defparam \CPU_inst|decode_unit0|I_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \CPU_inst|decode_unit0|I_reg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[15] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|NZT~0 (
// Equation(s):
// \CPU_inst|decode_unit0|NZT~0_combout  = (\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [15] & (!\CPU_inst|hazard_unit0|decoder_RST~combout  & !\CPU_inst|decode_unit0|I_reg [14])))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|NZT~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT~0 .lut_mask = 16'h0008;
defparam \CPU_inst|decode_unit0|NZT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~1 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~1_combout  = (!\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|CALL~0_combout  & \CPU_inst|decode_unit0|NZT~0_combout ))

	.dataa(\CPU_inst|decode_unit0|I_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datad(\CPU_inst|decode_unit0|NZT~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~1 .lut_mask = 16'h5000;
defparam \CPU_inst|decode_unit0|CALL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N17
dffeas \CPU_inst|decode_unit0|CALL (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|CALL~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|CALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|CALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \CPU_inst|CALL1~0 (
// Equation(s):
// \CPU_inst|CALL1~0_combout  = (\CPU_inst|decode_unit0|CALL~q  & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|CALL~q ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|CALL1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL1~0 .lut_mask = 16'hF000;
defparam \CPU_inst|CALL1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N15
dffeas \CPU_inst|CALL1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|CALL1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL1 .is_wysiwyg = "true";
defparam \CPU_inst|CALL1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \CPU_inst|CALL2~0 (
// Equation(s):
// \CPU_inst|CALL2~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|CALL1~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|CALL1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|CALL2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL2~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|CALL2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \CPU_inst|CALL2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|CALL2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL2 .is_wysiwyg = "true";
defparam \CPU_inst|CALL2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \CPU_inst|CALL3~0 (
// Equation(s):
// \CPU_inst|CALL3~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|CALL2~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|CALL2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|CALL3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL3~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|CALL3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \CPU_inst|CALL3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|CALL3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL3 .is_wysiwyg = "true";
defparam \CPU_inst|CALL3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \CPU_inst|CALL4~0 (
// Equation(s):
// \CPU_inst|CALL4~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|CALL3~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|CALL3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|CALL4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|CALL4~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|CALL4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \CPU_inst|CALL4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|CALL4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|CALL4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|CALL4 .is_wysiwyg = "true";
defparam \CPU_inst|CALL4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg[1]~1 (
// Equation(s):
// \CPU_inst|PC0|PC_reg[1]~1_combout  = (!\CPU_inst|CALL4~q  & ((\CPU_inst|XEC4~q ) # ((\CPU_inst|NZT4~q  & \CPU_inst|ALU0|NZ_reg~q ))))

	.dataa(\CPU_inst|NZT4~q ),
	.datab(\CPU_inst|ALU0|NZ_reg~q ),
	.datac(\CPU_inst|CALL4~q ),
	.datad(\CPU_inst|XEC4~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[1]~1 .lut_mask = 16'h0F08;
defparam \CPU_inst|PC0|PC_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \CPU_inst|PC0|A_pipe4[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~10 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~10_combout  = (\CPU_inst|PC0|PC_reg[1]~0_combout  & ((\CPU_inst|ALU0|alu_reg [4]) # ((!\CPU_inst|PC0|PC_reg[1]~1_combout )))) # (!\CPU_inst|PC0|PC_reg[1]~0_combout  & (((\CPU_inst|PC0|A_pipe4 [4] & \CPU_inst|PC0|PC_reg[1]~1_combout 
// ))))

	.dataa(\CPU_inst|PC0|PC_reg[1]~0_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [4]),
	.datac(\CPU_inst|PC0|A_pipe4 [4]),
	.datad(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~10 .lut_mask = 16'hD8AA;
defparam \CPU_inst|PC0|PC_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|PC_reg~11 (
// Equation(s):
// \CPU_inst|PC0|PC_reg~11_combout  = (\CPU_inst|PC0|PC_reg[1]~1_combout  & (\CPU_inst|PC0|PC_reg~10_combout )) # (!\CPU_inst|PC0|PC_reg[1]~1_combout  & ((\CPU_inst|PC0|PC_reg~10_combout  & ((\CPU_inst|PC0|A_reg~8_combout ))) # 
// (!\CPU_inst|PC0|PC_reg~10_combout  & (\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a2 ))))

	.dataa(\CPU_inst|PC0|PC_reg[1]~1_combout ),
	.datab(\CPU_inst|PC0|PC_reg~10_combout ),
	.datac(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.datad(\CPU_inst|PC0|A_reg~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|PC_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg~11 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|PC_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \CPU_inst|PC0|PC_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|PC_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|PC_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|PC_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|PC_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~7 (
// Equation(s):
// \CPU_inst|PC0|A_reg~7_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & (((!\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|Add0~8_combout )) # 
// (!\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|decode_unit0|PC_I_field_reg [4])))))

	.dataa(\CPU_inst|PC0|Add0~8_combout ),
	.datab(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [4]),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~7 .lut_mask = 16'h22FC;
defparam \CPU_inst|PC0|A_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \CPU_inst|PC0|A_miss[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \CPU_inst|PC0|cstack0|input_buf[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~36feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~36feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~36feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~36 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~4 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~140 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~140_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~36_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~4_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~36_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~4_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~140 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~52 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~20feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~20feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~20feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~20 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~141 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~141_combout  = (\CPU_inst|PC0|cstack0|stack_mem~140_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~52_q )) # (!\CPU_inst|PC0|cstack0|address [0]))) # (!\CPU_inst|PC0|cstack0|stack_mem~140_combout  & 
// (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~20_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~140_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~52_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~20_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~141 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~100feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~100feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~100feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~100 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~100 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~116 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~116 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~84 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~84 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~68 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~68 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~138 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~138_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~84_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~68_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~84_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~68_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~138 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~139 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~139_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~138_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~116_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~138_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~100_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~138_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~100_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~116_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~138_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~139 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~142 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~142_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~139_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~141_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~141_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~139_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~142 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|cstack0|stack_mem~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \CPU_inst|PC0|cstack0|output_buf[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~8 (
// Equation(s):
// \CPU_inst|PC0|A_reg~8_combout  = (\CPU_inst|PC0|A_reg~7_combout  & (((\CPU_inst|PC0|cstack0|output_buf [4])) # (!\CPU_inst|PC0|A_reg[14]~0_combout ))) # (!\CPU_inst|PC0|A_reg~7_combout  & (\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|PC0|A_miss [4])))

	.dataa(\CPU_inst|PC0|A_reg~7_combout ),
	.datab(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datac(\CPU_inst|PC0|A_miss [4]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~8 .lut_mask = 16'hEA62;
defparam \CPU_inst|PC0|A_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~9 (
// Equation(s):
// \CPU_inst|PC0|A_reg~9_combout  = (\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_reg~8_combout )) # (!\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|ALU0|alu_reg [4])))

	.dataa(\CPU_inst|PC0|A_reg~8_combout ),
	.datab(\CPU_inst|PC0|always2~3_combout ),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~9 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|A_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \CPU_inst|PC0|A_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~9_combout ),
	.asdata(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a2 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \p_cache_inst|cache_address[2]~2 (
// Equation(s):
// \p_cache_inst|cache_address[2]~2_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & ((\p_cache_inst|CPU_address_hold [4]))) # (!\SDRAM_controller|ready1~q  & (\CPU_inst|PC0|A_reg [4])))) # (!\p_cache_inst|fetch_active~q  & 
// (\CPU_inst|PC0|A_reg [4]))

	.dataa(\CPU_inst|PC0|A_reg [4]),
	.datab(\p_cache_inst|CPU_address_hold [4]),
	.datac(\p_cache_inst|fetch_active~q ),
	.datad(\SDRAM_controller|ready1~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[2]~2 .lut_mask = 16'hCAAA;
defparam \p_cache_inst|cache_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \p_cache_inst|Mux6~0 (
// Equation(s):
// \p_cache_inst|Mux6~0_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41])))) # (!\p_cache_inst|word_address [1] & (!\p_cache_inst|word_address [0] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux6~0 .lut_mask = 16'hBA98;
defparam \p_cache_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_lcell_comb \p_cache_inst|Mux6~1 (
// Equation(s):
// \p_cache_inst|Mux6~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux6~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57])) # (!\p_cache_inst|Mux6~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25]))))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux6~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datad(\p_cache_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux6~1 .lut_mask = 16'hBBC0;
defparam \p_cache_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~9 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~9_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|hazard_unit0|RST_hold~q  & \p_cache_inst|Mux6~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\p_cache_inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~9 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \CPU_inst|decode_unit0|I_alternate[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~9 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~9_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [9]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux6~1_combout ))))

	.dataa(\p_cache_inst|Mux6~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [9]),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~9 .lut_mask = 16'h0C0A;
defparam \CPU_inst|decode_unit0|I_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \CPU_inst|decode_unit0|I_reg[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[9] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|Mux9~0 (
// Equation(s):
// \CPU_inst|decode_unit0|Mux9~0_combout  = (\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & ((\CPU_inst|decode_unit0|I_reg [13] & ((\CPU_inst|decode_unit0|I_reg [1]))) # (!\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [9])))) # 
// (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & (((\CPU_inst|decode_unit0|I_reg [1]))))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [1]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|Mux9~0 .lut_mask = 16'hF0B8;
defparam \CPU_inst|decode_unit0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \CPU_inst|decode_unit0|merge_D0_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \CPU_inst|merge_D01~1 (
// Equation(s):
// \CPU_inst|merge_D01~1_combout  = (\CPU_inst|decode_unit0|merge_D0_reg [1] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|merge_D0_reg [1]),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~1 .lut_mask = 16'hCC00;
defparam \CPU_inst|merge_D01~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \CPU_inst|merge_D01[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \CPU_inst|merge_D02~1 (
// Equation(s):
// \CPU_inst|merge_D02~1_combout  = (\CPU_inst|merge_D01 [1] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|merge_D01 [1]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~1 .lut_mask = 16'hCC00;
defparam \CPU_inst|merge_D02~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \CPU_inst|merge_D02[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \CPU_inst|merge_D03~1 (
// Equation(s):
// \CPU_inst|merge_D03~1_combout  = (\CPU_inst|merge_D02 [1] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|merge_D02 [1]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D03~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D03~1 .lut_mask = 16'hF000;
defparam \CPU_inst|merge_D03~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \CPU_inst|merge_D03[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D03~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \CPU_inst|merge_D04~1 (
// Equation(s):
// \CPU_inst|merge_D04~1_combout  = (\CPU_inst|merge_D03 [1] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|merge_D03 [1]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D04~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D04~1 .lut_mask = 16'hF000;
defparam \CPU_inst|merge_D04~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \CPU_inst|merge_D04[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D04~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \CPU_inst|merge_D05[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|merge_D04 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[1] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~5_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [6]))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [5]))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~5 .lut_mask = 16'hCACA;
defparam \CPU_inst|shift_merge0|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~3_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [4])) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [3])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_mask [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~3 .lut_mask = 16'hCFC0;
defparam \CPU_inst|shift_merge0|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux13~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux13~0_combout  = (\CPU_inst|latch_address_r4 [1] & (((\CPU_inst|latch_address_r4 [0])))) # (!\CPU_inst|latch_address_r4 [1] & ((\CPU_inst|latch_address_r4 [0] & (\CPU_inst|shift_merge0|RBA_reg [2])) # (!\CPU_inst|latch_address_r4 
// [0] & ((\CPU_inst|shift_merge0|LBA_reg [2])))))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [2]),
	.datab(\CPU_inst|latch_address_r4 [1]),
	.datac(\CPU_inst|shift_merge0|LBA_reg [2]),
	.datad(\CPU_inst|latch_address_r4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux13~0 .lut_mask = 16'hEE30;
defparam \CPU_inst|shift_merge0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux13~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux13~1_combout  = (\CPU_inst|latch_address_r4 [1] & ((\CPU_inst|shift_merge0|Mux13~0_combout  & (\CPU_inst|shift_merge0|RBD_reg [2])) # (!\CPU_inst|shift_merge0|Mux13~0_combout  & ((\CPU_inst|shift_merge0|LBD_reg [2]))))) # 
// (!\CPU_inst|latch_address_r4 [1] & (((\CPU_inst|shift_merge0|Mux13~0_combout ))))

	.dataa(\CPU_inst|latch_address_r4 [1]),
	.datab(\CPU_inst|shift_merge0|RBD_reg [2]),
	.datac(\CPU_inst|shift_merge0|LBD_reg [2]),
	.datad(\CPU_inst|shift_merge0|Mux13~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux13~1 .lut_mask = 16'hDDA0;
defparam \CPU_inst|shift_merge0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \CPU_inst|shift_merge0|merge_in[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~6_combout  = (\CPU_inst|shift_merge0|merge_in [2] & ((\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux5~5_combout )) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux5~3_combout )))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|Mux5~5_combout ),
	.datac(\CPU_inst|shift_merge0|Mux5~3_combout ),
	.datad(\CPU_inst|shift_merge0|merge_in [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~6 .lut_mask = 16'hD800;
defparam \CPU_inst|shift_merge0|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|merge_result~7 (
// Equation(s):
// \CPU_inst|shift_merge0|merge_result~7_combout  = (\CPU_inst|shift_merge0|shift_reg [2]) # ((\CPU_inst|shift_merge0|merge_in [2] & \CPU_inst|shift_merge0|merge_mask [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_in [2]),
	.datac(\CPU_inst|shift_merge0|shift_reg [2]),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|merge_result~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_result~7 .lut_mask = 16'hFCF0;
defparam \CPU_inst|shift_merge0|merge_result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~0_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|merge_D05 [1])))) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|shift_reg [1])) # (!\CPU_inst|merge_D05 [1] & 
// ((\CPU_inst|shift_merge0|merge_mask [7])))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [1]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~0 .lut_mask = 16'hEE30;
defparam \CPU_inst|shift_merge0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~1_combout  = (\CPU_inst|shift_merge0|merge_in [2] & ((\CPU_inst|shift_merge0|Mux5~0_combout ) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|merge_D05 [1])))) # (!\CPU_inst|shift_merge0|merge_in [2] & 
// (((\CPU_inst|shift_merge0|Mux5~0_combout  & \CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [1]),
	.datab(\CPU_inst|shift_merge0|merge_in [2]),
	.datac(\CPU_inst|shift_merge0|Mux5~0_combout ),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~1 .lut_mask = 16'hF8C0;
defparam \CPU_inst|shift_merge0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~2_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|Mux5~1_combout  & (\CPU_inst|shift_merge0|merge_result~7_combout )) # (!\CPU_inst|shift_merge0|Mux5~1_combout  & ((\CPU_inst|shift_merge0|shift_reg [0]))))) # 
// (!\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|Mux5~1_combout ))))

	.dataa(\CPU_inst|shift_merge0|merge_result~7_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|shift_merge0|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~2 .lut_mask = 16'hBBC0;
defparam \CPU_inst|shift_merge0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux5~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux5~4_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux5~2_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux5~6_combout ))

	.dataa(\CPU_inst|shift_merge0|Mux5~6_combout ),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux5~4 .lut_mask = 16'hEE22;
defparam \CPU_inst|shift_merge0|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \CPU_inst|shift_merge0|RBA_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux5~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBA_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBA_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \d_cache_inst|byte_address[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|RBA_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d_cache_inst|CPU_data_hold[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|byte_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|byte_address[2] .is_wysiwyg = "true";
defparam \d_cache_inst|byte_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \CPU_inst|IV_in~16 (
// Equation(s):
// \CPU_inst|IV_in~16_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]) # ((\d_cache_inst|byte_address [0])))) # (!\d_cache_inst|byte_address [1] & (((!\d_cache_inst|byte_address [0] & 
// \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~16 .lut_mask = 16'hCBC8;
defparam \CPU_inst|IV_in~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \CPU_inst|IV_in~17 (
// Equation(s):
// \CPU_inst|IV_in~17_combout  = (\CPU_inst|IV_in~16_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]) # ((!\d_cache_inst|byte_address [0])))) # (!\CPU_inst|IV_in~16_combout  & (((\d_cache_inst|byte_address [0] & 
// \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]))))

	.dataa(\CPU_inst|IV_in~16_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datac(\d_cache_inst|byte_address [0]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~17 .lut_mask = 16'hDA8A;
defparam \CPU_inst|IV_in~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \CPU_inst|IV_in~18 (
// Equation(s):
// \CPU_inst|IV_in~18_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|byte_address [1]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11])))) # (!\d_cache_inst|byte_address [0] & (!\d_cache_inst|byte_address [1] & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|byte_address [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~18 .lut_mask = 16'hB9A8;
defparam \CPU_inst|IV_in~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \CPU_inst|IV_in~19 (
// Equation(s):
// \CPU_inst|IV_in~19_combout  = (\d_cache_inst|byte_address [1] & ((\CPU_inst|IV_in~18_combout  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27])) # (!\CPU_inst|IV_in~18_combout  & 
// ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]))))) # (!\d_cache_inst|byte_address [1] & (((\CPU_inst|IV_in~18_combout ))))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.datac(\CPU_inst|IV_in~18_combout ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~19 .lut_mask = 16'hDAD0;
defparam \CPU_inst|IV_in~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~3 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~3_combout  = (!\rst~q  & !\serial_inst|UART_inst|rx_frame [4])

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_frame [4]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~3 .lut_mask = 16'h0033;
defparam \serial_inst|UART_inst|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N21
dffeas \serial_inst|UART_inst|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[3] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N3
dffeas \serial_inst|rx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~19feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~19feeder_combout  = \serial_inst|UART_inst|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [3]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~19feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N25
dffeas \serial_inst|rx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~76 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~76_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|read_addr [0]) # ((\serial_inst|rx_queue|queue_mem~19_q )))) # (!\serial_inst|rx_queue|read_addr [1] & (!\serial_inst|rx_queue|read_addr [0] & 
// (\serial_inst|rx_queue|queue_mem~3_q )))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~3_q ),
	.datad(\serial_inst|rx_queue|queue_mem~19_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~76 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \serial_inst|rx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~11feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~11feeder_combout  = \serial_inst|UART_inst|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~11feeder .lut_mask = 16'hF0F0;
defparam \serial_inst|rx_queue|queue_mem~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \serial_inst|rx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~77 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~77_combout  = (\serial_inst|rx_queue|queue_mem~76_combout  & (((\serial_inst|rx_queue|queue_mem~27_q )) # (!\serial_inst|rx_queue|read_addr [0]))) # (!\serial_inst|rx_queue|queue_mem~76_combout  & 
// (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~11_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~76_combout ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~27_q ),
	.datad(\serial_inst|rx_queue|queue_mem~11_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~77 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N27
dffeas \serial_inst|rx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N25
dffeas \serial_inst|rx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~74 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~74_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|read_addr [1]) # ((\serial_inst|rx_queue|queue_mem~43_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (!\serial_inst|rx_queue|read_addr [1] & 
// (\serial_inst|rx_queue|queue_mem~35_q )))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~35_q ),
	.datad(\serial_inst|rx_queue|queue_mem~43_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~74 .lut_mask = 16'hBA98;
defparam \serial_inst|rx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \serial_inst|rx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~51feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~51feeder_combout  = \serial_inst|UART_inst|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [3]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~51feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \serial_inst|rx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~75 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~75_combout  = (\serial_inst|rx_queue|queue_mem~74_combout  & (((\serial_inst|rx_queue|queue_mem~59_q )) # (!\serial_inst|rx_queue|read_addr [1]))) # (!\serial_inst|rx_queue|queue_mem~74_combout  & 
// (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~51_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~74_combout ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~59_q ),
	.datad(\serial_inst|rx_queue|queue_mem~51_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~75 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~78 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~78_combout  = (\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~75_combout ))) # (!\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~77_combout ))

	.dataa(\serial_inst|rx_queue|queue_mem~77_combout ),
	.datab(\serial_inst|rx_queue|read_addr [2]),
	.datac(gnd),
	.datad(\serial_inst|rx_queue|queue_mem~75_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~78 .lut_mask = 16'hEE22;
defparam \serial_inst|rx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N15
dffeas \serial_inst|rx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[3] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
cycloneive_lcell_comb \serial_inst|rx_queue|empty~0 (
// Equation(s):
// \serial_inst|rx_queue|empty~0_combout  = ((\serial_inst|rx_queue|prev_pop~q  & !\serial_inst|rx_queue|prev_push~q )) # (!\serial_inst|rx_queue|empty~q )

	.dataa(\serial_inst|rx_queue|empty~q ),
	.datab(\serial_inst|rx_queue|prev_pop~q ),
	.datac(\serial_inst|rx_queue|prev_push~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~0 .lut_mask = 16'h5D5D;
defparam \serial_inst|rx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
cycloneive_lcell_comb \serial_inst|rx_queue|empty~3 (
// Equation(s):
// \serial_inst|rx_queue|empty~3_combout  = (!\rst~q  & ((!\serial_inst|rx_queue|empty~2_combout ) # (!\serial_inst|rx_queue|empty~0_combout )))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\serial_inst|rx_queue|empty~0_combout ),
	.datad(\serial_inst|rx_queue|empty~2_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|empty~3 .lut_mask = 16'h0333;
defparam \serial_inst|rx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N27
dffeas \serial_inst|rx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|empty .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneive_lcell_comb \serial_inst|to_CPU~2 (
// Equation(s):
// \serial_inst|to_CPU~2_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & ((\serial_inst|rx_queue|empty~q ))) # (!\CPU_inst|shift_merge0|RBA_reg [0] & (\serial_inst|rx_queue|dout [3]))

	.dataa(\serial_inst|rx_queue|dout [3]),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(\serial_inst|rx_queue|empty~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~2 .lut_mask = 16'hE2E2;
defparam \serial_inst|to_CPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \serial_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \CPU_inst|IV_in~20 (
// Equation(s):
// \CPU_inst|IV_in~20_combout  = (\CPU_inst|IV_in[3]~5_combout  & ((\serial_inst|to_CPU [3]) # ((\CPU_inst|IV_in[3]~4_combout )))) # (!\CPU_inst|IV_in[3]~5_combout  & (((\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3] & 
// !\CPU_inst|IV_in[3]~4_combout ))))

	.dataa(\serial_inst|to_CPU [3]),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [3]),
	.datad(\CPU_inst|IV_in[3]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~20 .lut_mask = 16'hCCB8;
defparam \CPU_inst|IV_in~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~0 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~0_combout  = ((!\keyboard_inst|rx_queue|prev_push~q  & \keyboard_inst|rx_queue|prev_pop~q )) # (!\keyboard_inst|rx_queue|empty~q )

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|empty~q ),
	.datac(\keyboard_inst|rx_queue|prev_push~q ),
	.datad(\keyboard_inst|rx_queue|prev_pop~q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~0 .lut_mask = 16'h3F33;
defparam \keyboard_inst|rx_queue|empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y19_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|empty~3 (
// Equation(s):
// \keyboard_inst|rx_queue|empty~3_combout  = (!\rst~q  & ((!\keyboard_inst|rx_queue|empty~2_combout ) # (!\keyboard_inst|rx_queue|empty~0_combout )))

	.dataa(gnd),
	.datab(\keyboard_inst|rx_queue|empty~0_combout ),
	.datac(\rst~q ),
	.datad(\keyboard_inst|rx_queue|empty~2_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|empty~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty~3 .lut_mask = 16'h030F;
defparam \keyboard_inst|rx_queue|empty~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y19_N19
dffeas \keyboard_inst|rx_queue|empty (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|empty~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|empty .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N20
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~3 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~3_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [5] & \keyboard_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(\keyboard_inst|ps2_host_inst|rx_shift_reg [5]),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~3 .lut_mask = 16'hA0A0;
defparam \keyboard_inst|ps2_host_inst|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N21
dffeas \keyboard_inst|ps2_host_inst|rx_data[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[3] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N25
dffeas \keyboard_inst|rx_queue|queue_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~43 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N19
dffeas \keyboard_inst|rx_queue|queue_mem~35 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~35 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~74 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~74_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~43_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~35_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~43_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~35_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~74 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N9
dffeas \keyboard_inst|rx_queue|queue_mem~51 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~51 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N3
dffeas \keyboard_inst|rx_queue|queue_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~59 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N2
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~75 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~75_combout  = (\keyboard_inst|rx_queue|queue_mem~74_combout  & (((\keyboard_inst|rx_queue|queue_mem~59_q ) # (!\keyboard_inst|rx_queue|read_addr [1])))) # (!\keyboard_inst|rx_queue|queue_mem~74_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~51_q  & ((\keyboard_inst|rx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~74_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~51_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~59_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~75 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N19
dffeas \keyboard_inst|rx_queue|queue_mem~3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~3 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N17
dffeas \keyboard_inst|rx_queue|queue_mem~19 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~19 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~76 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~76_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~19_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~3_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~3_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~19_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~76 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N9
dffeas \keyboard_inst|rx_queue|queue_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~11 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N19
dffeas \keyboard_inst|rx_queue|queue_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~27 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N18
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~77 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~77_combout  = (\keyboard_inst|rx_queue|queue_mem~76_combout  & (((\keyboard_inst|rx_queue|queue_mem~27_q ) # (!\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|queue_mem~76_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~11_q  & ((\keyboard_inst|rx_queue|read_addr [0]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~76_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~11_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~27_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~77 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N28
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~78 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~78_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~75_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~77_combout )))

	.dataa(\keyboard_inst|rx_queue|queue_mem~75_combout ),
	.datab(gnd),
	.datac(\keyboard_inst|rx_queue|read_addr [2]),
	.datad(\keyboard_inst|rx_queue|queue_mem~77_combout ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~78 .lut_mask = 16'hAFA0;
defparam \keyboard_inst|rx_queue|queue_mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N29
dffeas \keyboard_inst|rx_queue|dout[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[3] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \keyboard_inst|to_CPU~2 (
// Equation(s):
// \keyboard_inst|to_CPU~2_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & (\keyboard_inst|rx_queue|empty~q )) # (!\CPU_inst|shift_merge0|RBA_reg [0] & ((\keyboard_inst|rx_queue|dout [3])))

	.dataa(\keyboard_inst|rx_queue|empty~q ),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\keyboard_inst|rx_queue|dout [3]),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~2_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~2 .lut_mask = 16'hAFA0;
defparam \keyboard_inst|to_CPU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \keyboard_inst|to_CPU[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[3] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \CPU_inst|IV_in~21 (
// Equation(s):
// \CPU_inst|IV_in~21_combout  = (\CPU_inst|IV_in[3]~4_combout  & ((\CPU_inst|IV_in~20_combout  & ((\keyboard_inst|to_CPU [3]))) # (!\CPU_inst|IV_in~20_combout  & (\CPU_inst|IV_in~19_combout )))) # (!\CPU_inst|IV_in[3]~4_combout  & 
// (((\CPU_inst|IV_in~20_combout ))))

	.dataa(\CPU_inst|IV_in[3]~4_combout ),
	.datab(\CPU_inst|IV_in~19_combout ),
	.datac(\CPU_inst|IV_in~20_combout ),
	.datad(\keyboard_inst|to_CPU [3]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~21 .lut_mask = 16'hF858;
defparam \CPU_inst|IV_in~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \CPU_inst|IV_in~22 (
// Equation(s):
// \CPU_inst|IV_in~22_combout  = (\CPU_inst|decode_unit0|PC_I_field_reg [11] & ((\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~17_combout )) # (!\d_cache_inst|byte_address [2] & ((\CPU_inst|IV_in~21_combout ))))) # (!\CPU_inst|decode_unit0|PC_I_field_reg 
// [11] & (((\CPU_inst|IV_in~21_combout ))))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(\CPU_inst|IV_in~17_combout ),
	.datad(\CPU_inst|IV_in~21_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~22 .lut_mask = 16'hF780;
defparam \CPU_inst|IV_in~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \CPU_inst|IV_in[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[3] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cycloneive_lcell_comb \serial_inst|UART_inst|rx_data~4 (
// Equation(s):
// \serial_inst|UART_inst|rx_data~4_combout  = (!\serial_inst|UART_inst|rx_frame [5] & !\rst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serial_inst|UART_inst|rx_frame [5]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data~4 .lut_mask = 16'h000F;
defparam \serial_inst|UART_inst|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y17_N31
dffeas \serial_inst|UART_inst|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|UART_inst|rx_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|rx_data[4] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~44feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~44feeder_combout  = \serial_inst|UART_inst|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [4]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~44feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N5
dffeas \serial_inst|rx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N15
dffeas \serial_inst|rx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N14
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~79 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~79_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~44_q ) # ((\serial_inst|rx_queue|read_addr [1])))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~36_q  & 
// !\serial_inst|rx_queue|read_addr [1]))))

	.dataa(\serial_inst|rx_queue|read_addr [0]),
	.datab(\serial_inst|rx_queue|queue_mem~44_q ),
	.datac(\serial_inst|rx_queue|queue_mem~36_q ),
	.datad(\serial_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~79 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N23
dffeas \serial_inst|rx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~52feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~52feeder_combout  = \serial_inst|UART_inst|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [4]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~52feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \serial_inst|rx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~80 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~80_combout  = (\serial_inst|rx_queue|queue_mem~79_combout  & (((\serial_inst|rx_queue|queue_mem~60_q )) # (!\serial_inst|rx_queue|read_addr [1]))) # (!\serial_inst|rx_queue|queue_mem~79_combout  & 
// (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~52_q ))))

	.dataa(\serial_inst|rx_queue|queue_mem~79_combout ),
	.datab(\serial_inst|rx_queue|read_addr [1]),
	.datac(\serial_inst|rx_queue|queue_mem~60_q ),
	.datad(\serial_inst|rx_queue|queue_mem~52_q ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~80 .lut_mask = 16'hE6A2;
defparam \serial_inst|rx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~12feeder (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~12feeder_combout  = \serial_inst|UART_inst|rx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|rx_data [4]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~12feeder .lut_mask = 16'hFF00;
defparam \serial_inst|rx_queue|queue_mem~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \serial_inst|rx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serial_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \serial_inst|rx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \serial_inst|rx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N31
dffeas \serial_inst|rx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serial_inst|UART_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serial_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~81 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~81_combout  = (\serial_inst|rx_queue|read_addr [1] & ((\serial_inst|rx_queue|queue_mem~20_q ) # ((\serial_inst|rx_queue|read_addr [0])))) # (!\serial_inst|rx_queue|read_addr [1] & (((\serial_inst|rx_queue|queue_mem~4_q  & 
// !\serial_inst|rx_queue|read_addr [0]))))

	.dataa(\serial_inst|rx_queue|read_addr [1]),
	.datab(\serial_inst|rx_queue|queue_mem~20_q ),
	.datac(\serial_inst|rx_queue|queue_mem~4_q ),
	.datad(\serial_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~81 .lut_mask = 16'hAAD8;
defparam \serial_inst|rx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~82 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~82_combout  = (\serial_inst|rx_queue|read_addr [0] & ((\serial_inst|rx_queue|queue_mem~81_combout  & ((\serial_inst|rx_queue|queue_mem~28_q ))) # (!\serial_inst|rx_queue|queue_mem~81_combout  & 
// (\serial_inst|rx_queue|queue_mem~12_q )))) # (!\serial_inst|rx_queue|read_addr [0] & (((\serial_inst|rx_queue|queue_mem~81_combout ))))

	.dataa(\serial_inst|rx_queue|queue_mem~12_q ),
	.datab(\serial_inst|rx_queue|read_addr [0]),
	.datac(\serial_inst|rx_queue|queue_mem~28_q ),
	.datad(\serial_inst|rx_queue|queue_mem~81_combout ),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~82 .lut_mask = 16'hF388;
defparam \serial_inst|rx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \serial_inst|rx_queue|queue_mem~83 (
// Equation(s):
// \serial_inst|rx_queue|queue_mem~83_combout  = (\serial_inst|rx_queue|read_addr [2] & (\serial_inst|rx_queue|queue_mem~80_combout )) # (!\serial_inst|rx_queue|read_addr [2] & ((\serial_inst|rx_queue|queue_mem~82_combout )))

	.dataa(gnd),
	.datab(\serial_inst|rx_queue|queue_mem~80_combout ),
	.datac(\serial_inst|rx_queue|queue_mem~82_combout ),
	.datad(\serial_inst|rx_queue|read_addr [2]),
	.cin(gnd),
	.combout(\serial_inst|rx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|rx_queue|queue_mem~83 .lut_mask = 16'hCCF0;
defparam \serial_inst|rx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \serial_inst|rx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|rx_queue|queue_mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|rx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|rx_queue|dout[4] .is_wysiwyg = "true";
defparam \serial_inst|rx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \serial_inst|to_CPU~3 (
// Equation(s):
// \serial_inst|to_CPU~3_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & (!\serial_inst|tx_queue|empty~q )) # (!\CPU_inst|shift_merge0|RBA_reg [0] & ((\serial_inst|rx_queue|dout [4])))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datab(\serial_inst|tx_queue|empty~q ),
	.datac(\serial_inst|rx_queue|dout [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serial_inst|to_CPU~3_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|to_CPU~3 .lut_mask = 16'h7272;
defparam \serial_inst|to_CPU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N7
dffeas \serial_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|to_CPU~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \serial_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y18_N22
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|rx_data~4 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|rx_data~4_combout  = (\keyboard_inst|ps2_host_inst|rx_shift_reg [0] & \keyboard_inst|ps2_host_inst|rx_shift_reg [6])

	.dataa(gnd),
	.datab(\keyboard_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\keyboard_inst|ps2_host_inst|rx_shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data~4 .lut_mask = 16'hC0C0;
defparam \keyboard_inst|ps2_host_inst|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y18_N23
dffeas \keyboard_inst|ps2_host_inst|rx_data[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keyboard_inst|ps2_host_inst|rx_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|rx_data[4] .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N29
dffeas \keyboard_inst|rx_queue|queue_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~44 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y18_N7
dffeas \keyboard_inst|rx_queue|queue_mem~36 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~36 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y18_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~79 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~79_combout  = (\keyboard_inst|rx_queue|read_addr [1] & (((\keyboard_inst|rx_queue|read_addr [0])))) # (!\keyboard_inst|rx_queue|read_addr [1] & ((\keyboard_inst|rx_queue|read_addr [0] & 
// (\keyboard_inst|rx_queue|queue_mem~44_q )) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~36_q )))))

	.dataa(\keyboard_inst|rx_queue|read_addr [1]),
	.datab(\keyboard_inst|rx_queue|queue_mem~44_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~36_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [0]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~79 .lut_mask = 16'hEE50;
defparam \keyboard_inst|rx_queue|queue_mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y17_N21
dffeas \keyboard_inst|rx_queue|queue_mem~52 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~52 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y17_N31
dffeas \keyboard_inst|rx_queue|queue_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~60 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y17_N30
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~80 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~80_combout  = (\keyboard_inst|rx_queue|queue_mem~79_combout  & (((\keyboard_inst|rx_queue|queue_mem~60_q ) # (!\keyboard_inst|rx_queue|read_addr [1])))) # (!\keyboard_inst|rx_queue|queue_mem~79_combout  & 
// (\keyboard_inst|rx_queue|queue_mem~52_q  & ((\keyboard_inst|rx_queue|read_addr [1]))))

	.dataa(\keyboard_inst|rx_queue|queue_mem~79_combout ),
	.datab(\keyboard_inst|rx_queue|queue_mem~52_q ),
	.datac(\keyboard_inst|rx_queue|queue_mem~60_q ),
	.datad(\keyboard_inst|rx_queue|read_addr [1]),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~80 .lut_mask = 16'hE4AA;
defparam \keyboard_inst|rx_queue|queue_mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N23
dffeas \keyboard_inst|rx_queue|queue_mem~4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~112_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~4 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y20_N29
dffeas \keyboard_inst|rx_queue|queue_mem~20 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~110_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~20 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N22
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~81 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~81_combout  = (\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|read_addr [1])) # (!\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|read_addr [1] & 
// ((\keyboard_inst|rx_queue|queue_mem~20_q ))) # (!\keyboard_inst|rx_queue|read_addr [1] & (\keyboard_inst|rx_queue|queue_mem~4_q ))))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|read_addr [1]),
	.datac(\keyboard_inst|rx_queue|queue_mem~4_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~20_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~81 .lut_mask = 16'hDC98;
defparam \keyboard_inst|rx_queue|queue_mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N7
dffeas \keyboard_inst|rx_queue|queue_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~113_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~28 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N21
dffeas \keyboard_inst|rx_queue|queue_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\keyboard_inst|ps2_host_inst|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\keyboard_inst|rx_queue|queue_mem~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|queue_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~12 .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|queue_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N6
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~82 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~82_combout  = (\keyboard_inst|rx_queue|read_addr [0] & ((\keyboard_inst|rx_queue|queue_mem~81_combout  & (\keyboard_inst|rx_queue|queue_mem~28_q )) # (!\keyboard_inst|rx_queue|queue_mem~81_combout  & 
// ((\keyboard_inst|rx_queue|queue_mem~12_q ))))) # (!\keyboard_inst|rx_queue|read_addr [0] & (\keyboard_inst|rx_queue|queue_mem~81_combout ))

	.dataa(\keyboard_inst|rx_queue|read_addr [0]),
	.datab(\keyboard_inst|rx_queue|queue_mem~81_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~28_q ),
	.datad(\keyboard_inst|rx_queue|queue_mem~12_q ),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~82 .lut_mask = 16'hE6C4;
defparam \keyboard_inst|rx_queue|queue_mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \keyboard_inst|rx_queue|queue_mem~83 (
// Equation(s):
// \keyboard_inst|rx_queue|queue_mem~83_combout  = (\keyboard_inst|rx_queue|read_addr [2] & (\keyboard_inst|rx_queue|queue_mem~80_combout )) # (!\keyboard_inst|rx_queue|read_addr [2] & ((\keyboard_inst|rx_queue|queue_mem~82_combout )))

	.dataa(\keyboard_inst|rx_queue|read_addr [2]),
	.datab(\keyboard_inst|rx_queue|queue_mem~80_combout ),
	.datac(\keyboard_inst|rx_queue|queue_mem~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|rx_queue|queue_mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|rx_queue|queue_mem~83 .lut_mask = 16'hD8D8;
defparam \keyboard_inst|rx_queue|queue_mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \keyboard_inst|rx_queue|dout[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|rx_queue|queue_mem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|rx_queue|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|rx_queue|dout[4] .is_wysiwyg = "true";
defparam \keyboard_inst|rx_queue|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
cycloneive_lcell_comb \keyboard_inst|to_CPU~3 (
// Equation(s):
// \keyboard_inst|to_CPU~3_combout  = (\CPU_inst|shift_merge0|RBA_reg [0] & (!\keyboard_inst|tx_queue|empty~q )) # (!\CPU_inst|shift_merge0|RBA_reg [0] & ((\keyboard_inst|rx_queue|dout [4])))

	.dataa(\keyboard_inst|tx_queue|empty~q ),
	.datab(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datac(\keyboard_inst|rx_queue|dout [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\keyboard_inst|to_CPU~3_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|to_CPU~3 .lut_mask = 16'h7474;
defparam \keyboard_inst|to_CPU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \keyboard_inst|to_CPU[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|to_CPU~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|to_CPU [4]),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|to_CPU[4] .is_wysiwyg = "true";
defparam \keyboard_inst|to_CPU[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \CPU_inst|IV_in~25 (
// Equation(s):
// \CPU_inst|IV_in~25_combout  = (\d_cache_inst|byte_address [0] & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]) # ((\d_cache_inst|byte_address [1])))) # (!\d_cache_inst|byte_address [0] & (((!\d_cache_inst|byte_address [1] & 
// \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~25 .lut_mask = 16'hCBC8;
defparam \CPU_inst|IV_in~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \CPU_inst|IV_in~26 (
// Equation(s):
// \CPU_inst|IV_in~26_combout  = (\CPU_inst|IV_in~25_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]) # ((!\d_cache_inst|byte_address [1])))) # (!\CPU_inst|IV_in~25_combout  & (((\d_cache_inst|byte_address [1] & 
// \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datab(\CPU_inst|IV_in~25_combout ),
	.datac(\d_cache_inst|byte_address [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~26 .lut_mask = 16'hBC8C;
defparam \CPU_inst|IV_in~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \CPU_inst|IV_in~27 (
// Equation(s):
// \CPU_inst|IV_in~27_combout  = (\CPU_inst|IV_in[3]~5_combout  & (((\CPU_inst|IV_in[3]~4_combout )))) # (!\CPU_inst|IV_in[3]~5_combout  & ((\CPU_inst|IV_in[3]~4_combout  & ((\CPU_inst|IV_in~26_combout ))) # (!\CPU_inst|IV_in[3]~4_combout  & 
// (\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_a [4]),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\CPU_inst|IV_in~26_combout ),
	.datad(\CPU_inst|IV_in[3]~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~27 .lut_mask = 16'hFC22;
defparam \CPU_inst|IV_in~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \CPU_inst|IV_in~28 (
// Equation(s):
// \CPU_inst|IV_in~28_combout  = (\CPU_inst|IV_in[3]~5_combout  & ((\CPU_inst|IV_in~27_combout  & ((\keyboard_inst|to_CPU [4]))) # (!\CPU_inst|IV_in~27_combout  & (\serial_inst|to_CPU [4])))) # (!\CPU_inst|IV_in[3]~5_combout  & (((\CPU_inst|IV_in~27_combout 
// ))))

	.dataa(\serial_inst|to_CPU [4]),
	.datab(\CPU_inst|IV_in[3]~5_combout ),
	.datac(\keyboard_inst|to_CPU [4]),
	.datad(\CPU_inst|IV_in~27_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~28 .lut_mask = 16'hF388;
defparam \CPU_inst|IV_in~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \CPU_inst|IV_in~23 (
// Equation(s):
// \CPU_inst|IV_in~23_combout  = (\d_cache_inst|byte_address [1] & ((\d_cache_inst|byte_address [0]) # ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52])))) # (!\d_cache_inst|byte_address [1] & (!\d_cache_inst|byte_address [0] & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36])))

	.dataa(\d_cache_inst|byte_address [1]),
	.datab(\d_cache_inst|byte_address [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~23 .lut_mask = 16'hBA98;
defparam \CPU_inst|IV_in~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \CPU_inst|IV_in~24 (
// Equation(s):
// \CPU_inst|IV_in~24_combout  = (\d_cache_inst|byte_address [0] & ((\CPU_inst|IV_in~23_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]))) # (!\CPU_inst|IV_in~23_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44])))) # (!\d_cache_inst|byte_address [0] & (((\CPU_inst|IV_in~23_combout ))))

	.dataa(\d_cache_inst|byte_address [0]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datad(\CPU_inst|IV_in~23_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~24 .lut_mask = 16'hF588;
defparam \CPU_inst|IV_in~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \CPU_inst|IV_in~29 (
// Equation(s):
// \CPU_inst|IV_in~29_combout  = (\d_cache_inst|byte_address [2] & ((\CPU_inst|decode_unit0|PC_I_field_reg [11] & ((\CPU_inst|IV_in~24_combout ))) # (!\CPU_inst|decode_unit0|PC_I_field_reg [11] & (\CPU_inst|IV_in~28_combout )))) # 
// (!\d_cache_inst|byte_address [2] & (\CPU_inst|IV_in~28_combout ))

	.dataa(\CPU_inst|IV_in~28_combout ),
	.datab(\d_cache_inst|byte_address [2]),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datad(\CPU_inst|IV_in~24_combout ),
	.cin(gnd),
	.combout(\CPU_inst|IV_in~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|IV_in~29 .lut_mask = 16'hEA2A;
defparam \CPU_inst|IV_in~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \CPU_inst|IV_in[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|IV_in~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|IV_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|IV_in[4] .is_wysiwyg = "true";
defparam \CPU_inst|IV_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~3 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~3_combout  = (\CPU_inst|rotate_source1~q  & ((\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [3])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [4])))))

	.dataa(\CPU_inst|IV_in [3]),
	.datab(\CPU_inst|IV_in [4]),
	.datac(\CPU_inst|rotate_source1~q ),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~3 .lut_mask = 16'hA0C0;
defparam \CPU_inst|right_rotate0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \CPU_inst|reg_file0|rfile[1][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[1][4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~2 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~2_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & (((\CPU_inst|decode_unit0|regf_a_reg [0])))) # (!\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|decode_unit0|regf_a_reg [0] & ((\CPU_inst|reg_file0|rfile[1][4]~q ))) # 
// (!\CPU_inst|decode_unit0|regf_a_reg [0] & (\CPU_inst|reg_file0|rfile[0][4]~q ))))

	.dataa(\CPU_inst|reg_file0|rfile[0][4]~q ),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datac(\CPU_inst|reg_file0|rfile[1][4]~q ),
	.datad(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~2 .lut_mask = 16'hFC22;
defparam \CPU_inst|reg_file0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \CPU_inst|reg_file0|rfile[2][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[2][4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \CPU_inst|reg_file0|rfile[3][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[3][4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~3 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~3_combout  = (\CPU_inst|reg_file0|Mux3~2_combout  & (((\CPU_inst|reg_file0|rfile[3][4]~q ) # (!\CPU_inst|decode_unit0|regf_a_reg [1])))) # (!\CPU_inst|reg_file0|Mux3~2_combout  & (\CPU_inst|reg_file0|rfile[2][4]~q  & 
// ((\CPU_inst|decode_unit0|regf_a_reg [1]))))

	.dataa(\CPU_inst|reg_file0|Mux3~2_combout ),
	.datab(\CPU_inst|reg_file0|rfile[2][4]~q ),
	.datac(\CPU_inst|reg_file0|rfile[3][4]~q ),
	.datad(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~3 .lut_mask = 16'hE4AA;
defparam \CPU_inst|reg_file0|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \CPU_inst|reg_file0|rfile[4][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[4][4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \CPU_inst|reg_file0|rfile[6][4]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|rfile[6][4]~feeder_combout  = \CPU_inst|ALU0|alu_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|rfile[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|rfile[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \CPU_inst|reg_file0|rfile[6][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|rfile[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[6][4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~0 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~0_combout  = (\CPU_inst|decode_unit0|regf_a_reg [1] & ((\CPU_inst|decode_unit0|regf_a_reg [0]) # ((\CPU_inst|reg_file0|rfile[6][4]~q )))) # (!\CPU_inst|decode_unit0|regf_a_reg [1] & (!\CPU_inst|decode_unit0|regf_a_reg [0] & 
// (\CPU_inst|reg_file0|rfile[4][4]~q )))

	.dataa(\CPU_inst|decode_unit0|regf_a_reg [1]),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datac(\CPU_inst|reg_file0|rfile[4][4]~q ),
	.datad(\CPU_inst|reg_file0|rfile[6][4]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~0 .lut_mask = 16'hBA98;
defparam \CPU_inst|reg_file0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \CPU_inst|reg_file0|rfile[7][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|reg_file0|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[7][4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \CPU_inst|reg_file0|rfile[5][4]~feeder (
// Equation(s):
// \CPU_inst|reg_file0|rfile[5][4]~feeder_combout  = \CPU_inst|ALU0|alu_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|ALU0|alu_reg [4]),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|rfile[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][4]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|reg_file0|rfile[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \CPU_inst|reg_file0|rfile[5][4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|rfile[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|reg_file0|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|rfile[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|rfile[5][4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|rfile[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~1 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~1_combout  = (\CPU_inst|reg_file0|Mux3~0_combout  & (((\CPU_inst|reg_file0|rfile[7][4]~q )) # (!\CPU_inst|decode_unit0|regf_a_reg [0]))) # (!\CPU_inst|reg_file0|Mux3~0_combout  & (\CPU_inst|decode_unit0|regf_a_reg [0] & 
// ((\CPU_inst|reg_file0|rfile[5][4]~q ))))

	.dataa(\CPU_inst|reg_file0|Mux3~0_combout ),
	.datab(\CPU_inst|decode_unit0|regf_a_reg [0]),
	.datac(\CPU_inst|reg_file0|rfile[7][4]~q ),
	.datad(\CPU_inst|reg_file0|rfile[5][4]~q ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~1 .lut_mask = 16'hE6A2;
defparam \CPU_inst|reg_file0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \CPU_inst|reg_file0|Mux3~4 (
// Equation(s):
// \CPU_inst|reg_file0|Mux3~4_combout  = (\CPU_inst|decode_unit0|regf_a_reg [2] & ((\CPU_inst|reg_file0|Mux3~1_combout ))) # (!\CPU_inst|decode_unit0|regf_a_reg [2] & (\CPU_inst|reg_file0|Mux3~3_combout ))

	.dataa(\CPU_inst|reg_file0|Mux3~3_combout ),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|regf_a_reg [2]),
	.datad(\CPU_inst|reg_file0|Mux3~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|reg_file0|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|reg_file0|Mux3~4 .lut_mask = 16'hFA0A;
defparam \CPU_inst|reg_file0|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \CPU_inst|reg_file0|a_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|reg_file0|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|reg_file0|a_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|reg_file0|a_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|reg_file0|a_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~4 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~4_combout  = (\CPU_inst|rotate_R1 [0] & (\CPU_inst|reg_file0|a_reg [4])) # (!\CPU_inst|rotate_R1 [0] & ((\CPU_inst|reg_file0|a_reg [3])))

	.dataa(\CPU_inst|reg_file0|a_reg [4]),
	.datab(\CPU_inst|reg_file0|a_reg [3]),
	.datac(\CPU_inst|rotate_R1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~4 .lut_mask = 16'hACAC;
defparam \CPU_inst|right_rotate0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~5 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~5_combout  = (\CPU_inst|right_rotate0|Mux6~3_combout ) # ((!\CPU_inst|rotate_mux1~q  & (!\CPU_inst|rotate_source1~q  & \CPU_inst|right_rotate0|Mux6~4_combout )))

	.dataa(\CPU_inst|rotate_mux1~q ),
	.datab(\CPU_inst|rotate_source1~q ),
	.datac(\CPU_inst|right_rotate0|Mux6~3_combout ),
	.datad(\CPU_inst|right_rotate0|Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~5 .lut_mask = 16'hF1F0;
defparam \CPU_inst|right_rotate0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[3]~3 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[3]~3_combout  = (\CPU_inst|right_rotate0|selector[1]~0_combout  & ((\CPU_inst|right_rotate0|Mux6~8_combout ))) # (!\CPU_inst|right_rotate0|selector[1]~0_combout  & (\CPU_inst|right_rotate0|Mux6~5_combout ))

	.dataa(\CPU_inst|right_rotate0|Mux6~5_combout ),
	.datab(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux6~8_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[3]~3 .lut_mask = 16'hEE22;
defparam \CPU_inst|right_rotate0|rotate_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \CPU_inst|right_rotate0|rotate_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[3]~3_combout ),
	.asdata(\CPU_inst|right_rotate0|rotate_reg[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~2 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~2_combout  = (\CPU_inst|right_rotate0|rotate_reg [3] & ((\CPU_inst|mask_L2 [2]) # ((!\CPU_inst|mask_L2 [0] & !\CPU_inst|mask_L2 [1]))))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [3]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~2 .lut_mask = 16'hA0A2;
defparam \CPU_inst|mask0|mask_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \CPU_inst|mask0|mask_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \CPU_inst|ALU0|alu_reg~3 (
// Equation(s):
// \CPU_inst|ALU0|alu_reg~3_combout  = (\CPU_inst|mask0|mask_reg [3] & ((\CPU_inst|alu_mux3~q  & (\CPU_inst|alu_I_field3 [3])) # (!\CPU_inst|alu_mux3~q  & ((\CPU_inst|reg_file0|rfile[0][3]~q )))))

	.dataa(\CPU_inst|alu_mux3~q ),
	.datab(\CPU_inst|alu_I_field3 [3]),
	.datac(\CPU_inst|mask0|mask_reg [3]),
	.datad(\CPU_inst|reg_file0|rfile[0][3]~q ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|alu_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg~3 .lut_mask = 16'hD080;
defparam \CPU_inst|ALU0|alu_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~0_combout  = (\CPU_inst|ALU0|alu_reg[1]~0_combout  & (((\CPU_inst|ALU0|alu_reg[1]~1_combout ) # (\CPU_inst|amux_out[3]~3_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~0_combout  & (\CPU_inst|mask0|mask_reg [3] & 
// (!\CPU_inst|ALU0|alu_reg[1]~1_combout )))

	.dataa(\CPU_inst|mask0|mask_reg [3]),
	.datab(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datad(\CPU_inst|amux_out[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~0 .lut_mask = 16'hCEC2;
defparam \CPU_inst|ALU0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~1_combout  = (\CPU_inst|ALU0|alu_reg[1]~1_combout  & ((\CPU_inst|ALU0|Mux4~0_combout  & ((\CPU_inst|ALU0|alu_reg~3_combout ))) # (!\CPU_inst|ALU0|Mux4~0_combout  & (\CPU_inst|ALU0|add_result[3]~6_combout )))) # 
// (!\CPU_inst|ALU0|alu_reg[1]~1_combout  & (((\CPU_inst|ALU0|Mux4~0_combout ))))

	.dataa(\CPU_inst|ALU0|add_result[3]~6_combout ),
	.datab(\CPU_inst|ALU0|alu_reg~3_combout ),
	.datac(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.datad(\CPU_inst|ALU0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~1 .lut_mask = 16'hCFA0;
defparam \CPU_inst|ALU0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \CPU_inst|ALU0|Mux4~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux4~2_combout  = (\CPU_inst|ALU0|alu_reg[1]~2_combout  & (\CPU_inst|mask0|mask_reg [3] $ (((\CPU_inst|amux_out[3]~3_combout ))))) # (!\CPU_inst|ALU0|alu_reg[1]~2_combout  & (((\CPU_inst|ALU0|Mux4~1_combout ))))

	.dataa(\CPU_inst|mask0|mask_reg [3]),
	.datab(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.datac(\CPU_inst|ALU0|Mux4~1_combout ),
	.datad(\CPU_inst|amux_out[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux4~2 .lut_mask = 16'h74B8;
defparam \CPU_inst|ALU0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \CPU_inst|ALU0|alu_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~6 (
// Equation(s):
// \CPU_inst|PC0|A_reg~6_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~5_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|ALU0|alu_reg [3]))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [3]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~6 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \CPU_inst|PC0|A_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~6_combout ),
	.asdata(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a1 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \p_cache_inst|CPU_address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[3]~18_combout ),
	.asdata(\CPU_inst|PC0|A_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[3] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneive_lcell_comb \p_cache_inst|cache_address[1]~1 (
// Equation(s):
// \p_cache_inst|cache_address[1]~1_combout  = (\SDRAM_controller|ready1~q  & ((\p_cache_inst|fetch_active~q  & (\p_cache_inst|CPU_address_hold [3])) # (!\p_cache_inst|fetch_active~q  & ((\CPU_inst|PC0|A_reg [3]))))) # (!\SDRAM_controller|ready1~q  & 
// (((\CPU_inst|PC0|A_reg [3]))))

	.dataa(\SDRAM_controller|ready1~q ),
	.datab(\p_cache_inst|CPU_address_hold [3]),
	.datac(\CPU_inst|PC0|A_reg [3]),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[1]~1 .lut_mask = 16'hD8F0;
defparam \p_cache_inst|cache_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \p_cache_inst|Mux14~0 (
// Equation(s):
// \p_cache_inst|Mux14~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33])) # 
// (!\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux14~0 .lut_mask = 16'hEE30;
defparam \p_cache_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \p_cache_inst|Mux14~1 (
// Equation(s):
// \p_cache_inst|Mux14~1_combout  = (\p_cache_inst|Mux14~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49]) # (!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux14~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17] & ((\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.datac(\p_cache_inst|Mux14~0_combout ),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux14~1 .lut_mask = 16'hCAF0;
defparam \p_cache_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~4 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~4_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|hazard_unit0|RST_hold~q  & \p_cache_inst|Mux14~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\p_cache_inst|Mux14~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~4 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \CPU_inst|decode_unit0|I_alternate[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~4_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [1]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux14~1_combout ))))

	.dataa(\p_cache_inst|Mux14~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [1]),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~4 .lut_mask = 16'h0C0A;
defparam \CPU_inst|decode_unit0|I_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \CPU_inst|decode_unit0|I_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|always0~0 (
// Equation(s):
// \CPU_inst|decode_unit0|always0~0_combout  = (\CPU_inst|decode_unit0|I_reg [1] & (!\CPU_inst|decode_unit0|I_reg [3] & ((!\CPU_inst|decode_unit0|I_reg [0]) # (!\CPU_inst|decode_unit0|I_reg [2])))) # (!\CPU_inst|decode_unit0|I_reg [1] & 
// (((!\CPU_inst|decode_unit0|I_reg [2] & \CPU_inst|decode_unit0|I_reg [0])) # (!\CPU_inst|decode_unit0|I_reg [3])))

	.dataa(\CPU_inst|decode_unit0|I_reg [1]),
	.datab(\CPU_inst|decode_unit0|I_reg [2]),
	.datac(\CPU_inst|decode_unit0|I_reg [3]),
	.datad(\CPU_inst|decode_unit0|I_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|always0~0 .lut_mask = 16'h170F;
defparam \CPU_inst|decode_unit0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~5 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~5_combout  = (\CPU_inst|decode_unit0|I_reg [12]) # ((\CPU_inst|decode_unit0|always0~0_combout  & (\CPU_inst|decode_unit0|rotate_source_reg~4_combout  & \CPU_inst|decode_unit0|Mux3~0_combout )))

	.dataa(\CPU_inst|decode_unit0|always0~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~4_combout ),
	.datad(\CPU_inst|decode_unit0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~5 .lut_mask = 16'hECCC;
defparam \CPU_inst|decode_unit0|rotate_source_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \CPU_inst|decode_unit0|rotate_source_reg~6 (
// Equation(s):
// \CPU_inst|decode_unit0|rotate_source_reg~6_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & ((\CPU_inst|decode_unit0|rotate_source_reg~5_combout ))) # 
// (!\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & (\CPU_inst|decode_unit0|rotate_source_reg~q ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.datad(\CPU_inst|decode_unit0|rotate_source_reg~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|rotate_source_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg~6 .lut_mask = 16'h5410;
defparam \CPU_inst|decode_unit0|rotate_source_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \CPU_inst|decode_unit0|rotate_source_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|rotate_source_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|rotate_source_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|rotate_source_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \CPU_inst|rotate_source1~0 (
// Equation(s):
// \CPU_inst|rotate_source1~0_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|rotate_source_reg~q )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(\CPU_inst|decode_unit0|rotate_source_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|rotate_source1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_source1~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|rotate_source1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \CPU_inst|rotate_source1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_source1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_source1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_source1 .is_wysiwyg = "true";
defparam \CPU_inst|rotate_source1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~16 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~16_combout  = (\CPU_inst|rotate_source1~q  & ((\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [4])) # (!\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [5])))))

	.dataa(\CPU_inst|rotate_source1~q ),
	.datab(\CPU_inst|IV_in [4]),
	.datac(\CPU_inst|IV_in [5]),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~16 .lut_mask = 16'h88A0;
defparam \CPU_inst|right_rotate0|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~17 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~17_combout  = (\CPU_inst|rotate_R1 [0] & ((\CPU_inst|reg_file0|a_reg [5]))) # (!\CPU_inst|rotate_R1 [0] & (\CPU_inst|reg_file0|a_reg [4]))

	.dataa(\CPU_inst|reg_file0|a_reg [4]),
	.datab(\CPU_inst|reg_file0|a_reg [5]),
	.datac(\CPU_inst|rotate_R1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~17 .lut_mask = 16'hCACA;
defparam \CPU_inst|right_rotate0|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~18 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~18_combout  = (\CPU_inst|right_rotate0|Mux6~16_combout ) # ((!\CPU_inst|rotate_source1~q  & (!\CPU_inst|rotate_mux1~q  & \CPU_inst|right_rotate0|Mux6~17_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux6~16_combout ),
	.datab(\CPU_inst|rotate_source1~q ),
	.datac(\CPU_inst|rotate_mux1~q ),
	.datad(\CPU_inst|right_rotate0|Mux6~17_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~18 .lut_mask = 16'hABAA;
defparam \CPU_inst|right_rotate0|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[2]~2 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[2]~2_combout  = (\CPU_inst|right_rotate0|selector[1]~0_combout  & (\CPU_inst|right_rotate0|Mux6~18_combout )) # (!\CPU_inst|right_rotate0|selector[1]~0_combout  & ((\CPU_inst|right_rotate0|Mux6~15_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux6~18_combout ),
	.datab(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux6~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[2]~2 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate0|rotate_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \CPU_inst|right_rotate0|rotate_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[2]~2_combout ),
	.asdata(\CPU_inst|right_rotate0|rotate_reg[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~1 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~1_combout  = (\CPU_inst|right_rotate0|rotate_reg [2] & ((\CPU_inst|mask_L2 [2]) # (\CPU_inst|mask_L2 [0] $ (!\CPU_inst|mask_L2 [1]))))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [2]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~1 .lut_mask = 16'hA8A2;
defparam \CPU_inst|mask0|mask_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \CPU_inst|mask0|mask_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~0 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~0_combout  = (\CPU_inst|ALU0|alu_reg[1]~0_combout  & (((\CPU_inst|ALU0|alu_reg[1]~1_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~0_combout  & ((\CPU_inst|ALU0|alu_reg[1]~1_combout  & ((\CPU_inst|ALU0|add_result[2]~4_combout ))) # 
// (!\CPU_inst|ALU0|alu_reg[1]~1_combout  & (\CPU_inst|mask0|mask_reg [2]))))

	.dataa(\CPU_inst|mask0|mask_reg [2]),
	.datab(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.datac(\CPU_inst|ALU0|add_result[2]~4_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~0 .lut_mask = 16'hFC22;
defparam \CPU_inst|ALU0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~1 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~1_combout  = (\CPU_inst|ALU0|alu_reg[1]~0_combout  & (\CPU_inst|amux_out[2]~0_combout  & ((\CPU_inst|mask0|mask_reg [2]) # (!\CPU_inst|ALU0|Mux5~0_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~0_combout  & (((\CPU_inst|ALU0|Mux5~0_combout 
// ))))

	.dataa(\CPU_inst|mask0|mask_reg [2]),
	.datab(\CPU_inst|ALU0|Mux5~0_combout ),
	.datac(\CPU_inst|amux_out[2]~0_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~1 .lut_mask = 16'hB0CC;
defparam \CPU_inst|ALU0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \CPU_inst|ALU0|Mux5~2 (
// Equation(s):
// \CPU_inst|ALU0|Mux5~2_combout  = (\CPU_inst|ALU0|alu_reg[1]~2_combout  & (\CPU_inst|mask0|mask_reg [2] $ ((\CPU_inst|amux_out[2]~0_combout )))) # (!\CPU_inst|ALU0|alu_reg[1]~2_combout  & (((\CPU_inst|ALU0|Mux5~1_combout ))))

	.dataa(\CPU_inst|mask0|mask_reg [2]),
	.datab(\CPU_inst|amux_out[2]~0_combout ),
	.datac(\CPU_inst|ALU0|Mux5~1_combout ),
	.datad(\CPU_inst|ALU0|alu_reg[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Mux5~2 .lut_mask = 16'h66F0;
defparam \CPU_inst|ALU0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \CPU_inst|ALU0|alu_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|alu_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|alu_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|alu_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~3 (
// Equation(s):
// \CPU_inst|PC0|A_reg~3_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~2_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|ALU0|alu_reg [2]))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [2]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~3 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \CPU_inst|PC0|A_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~3_combout ),
	.asdata(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a0~portbdataout ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \p_cache_inst|CPU_address_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|CPU_address_hold[2]~14_combout ),
	.asdata(\CPU_inst|PC0|A_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~1_combout ),
	.sload(!\p_cache_inst|reset_active~q ),
	.ena(\p_cache_inst|CPU_address_hold[11]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|CPU_address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|CPU_address_hold[2] .is_wysiwyg = "true";
defparam \p_cache_inst|CPU_address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \p_cache_inst|cache_address[0]~0 (
// Equation(s):
// \p_cache_inst|cache_address[0]~0_combout  = (\p_cache_inst|fetch_active~q  & ((\SDRAM_controller|ready1~q  & (\p_cache_inst|CPU_address_hold [2])) # (!\SDRAM_controller|ready1~q  & ((\CPU_inst|PC0|A_reg [2]))))) # (!\p_cache_inst|fetch_active~q  & 
// (((\CPU_inst|PC0|A_reg [2]))))

	.dataa(\p_cache_inst|CPU_address_hold [2]),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\CPU_inst|PC0|A_reg [2]),
	.cin(gnd),
	.combout(\p_cache_inst|cache_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|cache_address[0]~0 .lut_mask = 16'hBF80;
defparam \p_cache_inst|cache_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \p_cache_inst|Mux2~0 (
// Equation(s):
// \p_cache_inst|Mux2~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1])))) # (!\p_cache_inst|word_address [0] & ((\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45]))) # 
// (!\p_cache_inst|word_address [1] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.datad(\p_cache_inst|word_address [1]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux2~0 .lut_mask = 16'hFC22;
defparam \p_cache_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \p_cache_inst|Mux2~1 (
// Equation(s):
// \p_cache_inst|Mux2~1_combout  = (\p_cache_inst|Mux2~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61])) # (!\p_cache_inst|word_address [0]))) # (!\p_cache_inst|Mux2~0_combout  & (\p_cache_inst|word_address [0] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\p_cache_inst|Mux2~0_combout ),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux2~1 .lut_mask = 16'hEA62;
defparam \p_cache_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~12 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~12_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|hazard_unit0|RST_hold~q  & \p_cache_inst|Mux2~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\p_cache_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~12 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \CPU_inst|decode_unit0|I_alternate[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[13] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~12 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~12_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [13])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux2~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [13]),
	.datab(\p_cache_inst|Mux2~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~12 .lut_mask = 16'h0A0C;
defparam \CPU_inst|decode_unit0|I_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \CPU_inst|decode_unit0|I_reg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[13] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|latch_wren_reg~2 (
// Equation(s):
// \CPU_inst|decode_unit0|latch_wren_reg~2_combout  = (\CPU_inst|decode_unit0|I_reg [12]) # ((\CPU_inst|decode_unit0|I_reg [9] & (\CPU_inst|decode_unit0|I_reg [8] & \CPU_inst|decode_unit0|I_reg [10])))

	.dataa(\CPU_inst|decode_unit0|I_reg [9]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [8]),
	.datad(\CPU_inst|decode_unit0|I_reg [10]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|latch_wren_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg~2 .lut_mask = 16'hECCC;
defparam \CPU_inst|decode_unit0|latch_wren_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|latch_wren_reg~5 (
// Equation(s):
// \CPU_inst|decode_unit0|latch_wren_reg~5_combout  = (!\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [15] & (\CPU_inst|decode_unit0|latch_wren_reg~2_combout  & \CPU_inst|decode_unit0|I_reg [14])))

	.dataa(\CPU_inst|decode_unit0|I_reg [13]),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|decode_unit0|latch_wren_reg~2_combout ),
	.datad(\CPU_inst|decode_unit0|I_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|latch_wren_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg~5 .lut_mask = 16'h4000;
defparam \CPU_inst|decode_unit0|latch_wren_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|latch_wren_reg~3 (
// Equation(s):
// \CPU_inst|decode_unit0|latch_wren_reg~3_combout  = (\CPU_inst|decode_unit0|I_reg [4]) # ((\CPU_inst|decode_unit0|I_reg [2] & (\CPU_inst|decode_unit0|I_reg [1] & \CPU_inst|decode_unit0|I_reg [0])))

	.dataa(\CPU_inst|decode_unit0|I_reg [4]),
	.datab(\CPU_inst|decode_unit0|I_reg [2]),
	.datac(\CPU_inst|decode_unit0|I_reg [1]),
	.datad(\CPU_inst|decode_unit0|I_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|latch_wren_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg~3 .lut_mask = 16'hEAAA;
defparam \CPU_inst|decode_unit0|latch_wren_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneive_lcell_comb \CPU_inst|decode_unit0|latch_wren_reg~4 (
// Equation(s):
// \CPU_inst|decode_unit0|latch_wren_reg~4_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\CPU_inst|decode_unit0|latch_wren_reg~5_combout ) # ((!\CPU_inst|decode_unit0|I_reg [15] & \CPU_inst|decode_unit0|latch_wren_reg~3_combout ))))

	.dataa(\CPU_inst|decode_unit0|latch_wren_reg~5_combout ),
	.datab(\CPU_inst|decode_unit0|I_reg [15]),
	.datac(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datad(\CPU_inst|decode_unit0|latch_wren_reg~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|latch_wren_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg~4 .lut_mask = 16'h0B0A;
defparam \CPU_inst|decode_unit0|latch_wren_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N15
dffeas \CPU_inst|decode_unit0|latch_wren_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|latch_wren_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_wren_reg .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_wren_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \CPU_inst|latch_wren1~0 (
// Equation(s):
// \CPU_inst|latch_wren1~0_combout  = (\CPU_inst|decode_unit0|latch_wren_reg~q  & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|latch_wren_reg~q ),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|latch_wren1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_wren1~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|latch_wren1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \CPU_inst|latch_wren1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|latch_wren1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_wren1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_wren1 .is_wysiwyg = "true";
defparam \CPU_inst|latch_wren1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \CPU_inst|latch_wren2~0 (
// Equation(s):
// \CPU_inst|latch_wren2~0_combout  = (\CPU_inst|latch_wren1~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|latch_wren1~q ),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|latch_wren2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_wren2~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|latch_wren2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \CPU_inst|latch_wren2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|latch_wren2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_wren2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_wren2 .is_wysiwyg = "true";
defparam \CPU_inst|latch_wren2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \CPU_inst|latch_wren3~0 (
// Equation(s):
// \CPU_inst|latch_wren3~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|latch_wren2~q )

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|latch_wren2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|latch_wren3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_wren3~0 .lut_mask = 16'hA0A0;
defparam \CPU_inst|latch_wren3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \CPU_inst|latch_wren3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|latch_wren3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_wren3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_wren3 .is_wysiwyg = "true";
defparam \CPU_inst|latch_wren3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \CPU_inst|latch_wren4~0 (
// Equation(s):
// \CPU_inst|latch_wren4~0_combout  = (\CPU_inst|latch_wren3~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|latch_wren3~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|latch_wren4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|latch_wren4~0 .lut_mask = 16'hA0A0;
defparam \CPU_inst|latch_wren4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \CPU_inst|latch_wren4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|latch_wren4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_wren4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_wren4 .is_wysiwyg = "true";
defparam \CPU_inst|latch_wren4 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \CPU_inst|latch_wren5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|latch_wren4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|latch_wren5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|latch_wren5 .is_wysiwyg = "true";
defparam \CPU_inst|latch_wren5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder1~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder1~1_combout  = (\CPU_inst|latch_wren5~q  & (\CPU_inst|hazard_unit0|data_hazard~combout  & (!\CPU_inst|latch_address_w5 [1] & \CPU_inst|latch_address_w5 [0])))

	.dataa(\CPU_inst|latch_wren5~q ),
	.datab(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datac(\CPU_inst|latch_address_w5 [1]),
	.datad(\CPU_inst|latch_address_w5 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder1~1 .lut_mask = 16'h0800;
defparam \CPU_inst|shift_merge0|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \CPU_inst|shift_merge0|RBA_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|shift_merge0|Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|RBA_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|RBA_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|RBA_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \MSC_en~0 (
// Equation(s):
// \MSC_en~0_combout  = (!\CPU_inst|shift_merge0|RBA_reg [2] & (!\CPU_inst|n_LB_w6~q  & (\CPU_inst|shift_merge0|RBA_reg [3] & \CPU_inst|WC6~q )))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [2]),
	.datab(\CPU_inst|n_LB_w6~q ),
	.datac(\CPU_inst|shift_merge0|RBA_reg [3]),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\MSC_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_en~0 .lut_mask = 16'h1000;
defparam \MSC_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \MSC_en~1 (
// Equation(s):
// \MSC_en~1_combout  = (\WideAnd1~0_combout  & (\WideAnd1~2_combout  & (\WideAnd1~1_combout  & \MSC_en~0_combout )))

	.dataa(\WideAnd1~0_combout ),
	.datab(\WideAnd1~2_combout ),
	.datac(\WideAnd1~1_combout ),
	.datad(\MSC_en~0_combout ),
	.cin(gnd),
	.combout(\MSC_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_en~1 .lut_mask = 16'h8000;
defparam \MSC_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \MSC_inst|p2_control_enable~0 (
// Equation(s):
// \MSC_inst|p2_control_enable~0_combout  = (!\CPU_inst|shift_merge0|RBA_reg [0] & \MSC_en~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\MSC_en~1_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_control_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_control_enable~0 .lut_mask = 16'h0F00;
defparam \MSC_inst|p2_control_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \MSC_inst|p1_control_enable~0 (
// Equation(s):
// \MSC_inst|p1_control_enable~0_combout  = (\CPU_inst|shift_merge0|RBA_reg [1] & (((\MSC_inst|p1_control_enable~q )))) # (!\CPU_inst|shift_merge0|RBA_reg [1] & ((\MSC_inst|p2_control_enable~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # 
// (!\MSC_inst|p2_control_enable~0_combout  & ((\MSC_inst|p1_control_enable~q )))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datac(\MSC_inst|p1_control_enable~q ),
	.datad(\MSC_inst|p2_control_enable~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p1_control_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_control_enable~0 .lut_mask = 16'hE2F0;
defparam \MSC_inst|p1_control_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \MSC_inst|p1_control_enable (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_control_enable~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_control_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_control_enable .is_wysiwyg = "true";
defparam \MSC_inst|p1_control_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \MSC_inst|p1_reset_reg~0 (
// Equation(s):
// \MSC_inst|p1_reset_reg~0_combout  = (!\CPU_inst|shift_merge0|RBA_reg [1] & (!\CPU_inst|shift_merge0|RBA_reg [0] & \MSC_inst|p1_control_enable~q ))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\MSC_inst|p1_control_enable~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg~0 .lut_mask = 16'h0300;
defparam \MSC_inst|p1_reset_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \MSC_inst|p1_reset_reg~1 (
// Equation(s):
// \MSC_inst|p1_reset_reg~1_combout  = (\MSC_en~1_combout  & ((\MSC_inst|p1_reset_reg~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [0])) # (!\MSC_inst|p1_reset_reg~0_combout  & ((\MSC_inst|p1_reset_reg~q )))))

	.dataa(\MSC_inst|p1_reset_reg~0_combout ),
	.datab(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datac(\MSC_inst|p1_reset_reg~q ),
	.datad(\MSC_en~1_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg~1 .lut_mask = 16'hD800;
defparam \MSC_inst|p1_reset_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \MSC_inst|p1_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_reset_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|p1_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \MSC_inst|prev_p1_reset_reg~feeder (
// Equation(s):
// \MSC_inst|prev_p1_reset_reg~feeder_combout  = \MSC_inst|p1_reset_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MSC_inst|p1_reset_reg~q ),
	.cin(gnd),
	.combout(\MSC_inst|prev_p1_reset_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|prev_p1_reset_reg~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|prev_p1_reset_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \MSC_inst|prev_p1_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|prev_p1_reset_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p1_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p1_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p1_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \MSC_inst|p1_reset_req~0 (
// Equation(s):
// \MSC_inst|p1_reset_req~0_combout  = (\MSC_inst|p1_reset_req~q  & (((\MSC_inst|prev_p1_reset_reg~q ) # (!\MSC_inst|p1_reset_reg~q )))) # (!\MSC_inst|p1_reset_req~q  & (!\MSC_inst|p1_idle~0_combout ))

	.dataa(\MSC_inst|p1_idle~0_combout ),
	.datab(\MSC_inst|prev_p1_reset_reg~q ),
	.datac(\MSC_inst|p1_reset_req~q ),
	.datad(\MSC_inst|p1_reset_reg~q ),
	.cin(gnd),
	.combout(\MSC_inst|p1_reset_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p1_reset_req~0 .lut_mask = 16'hC5F5;
defparam \MSC_inst|p1_reset_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \MSC_inst|p1_reset_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p1_reset_req~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p1_reset_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p1_reset_req .is_wysiwyg = "true";
defparam \MSC_inst|p1_reset_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\rst~q ) # ((button_s[2]) # ((!\MSC_inst|p1_idle~0_combout  & !\MSC_inst|p1_reset_req~q )))

	.dataa(\rst~q ),
	.datab(button_s[2]),
	.datac(\MSC_inst|p1_idle~0_combout ),
	.datad(\MSC_inst|p1_reset_req~q ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hEEEF;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \p_cache_inst|reset_active~1 (
// Equation(s):
// \p_cache_inst|reset_active~1_combout  = (\p_cache_inst|CPU_address_hold [8] & (\p_cache_inst|CPU_address_hold [7] & (\p_cache_inst|CPU_address_hold [5] & \p_cache_inst|CPU_address_hold [6])))

	.dataa(\p_cache_inst|CPU_address_hold [8]),
	.datab(\p_cache_inst|CPU_address_hold [7]),
	.datac(\p_cache_inst|CPU_address_hold [5]),
	.datad(\p_cache_inst|CPU_address_hold [6]),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~1 .lut_mask = 16'h8000;
defparam \p_cache_inst|reset_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \p_cache_inst|reset_active~0 (
// Equation(s):
// \p_cache_inst|reset_active~0_combout  = (\p_cache_inst|CPU_address_hold [2] & (\p_cache_inst|CPU_address_hold [4] & (\SDRAM_controller|ready1~q  & \p_cache_inst|CPU_address_hold [3])))

	.dataa(\p_cache_inst|CPU_address_hold [2]),
	.datab(\p_cache_inst|CPU_address_hold [4]),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|CPU_address_hold [3]),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~0 .lut_mask = 16'h8000;
defparam \p_cache_inst|reset_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \p_cache_inst|reset_active~2 (
// Equation(s):
// \p_cache_inst|reset_active~2_combout  = (\p_cache_inst|CPU_address_hold [9] & (\p_cache_inst|CPU_address_hold [10] & (\p_cache_inst|reset_active~1_combout  & \p_cache_inst|reset_active~0_combout )))

	.dataa(\p_cache_inst|CPU_address_hold [9]),
	.datab(\p_cache_inst|CPU_address_hold [10]),
	.datac(\p_cache_inst|reset_active~1_combout ),
	.datad(\p_cache_inst|reset_active~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~2 .lut_mask = 16'h8000;
defparam \p_cache_inst|reset_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \p_cache_inst|reset_active~3 (
// Equation(s):
// \p_cache_inst|reset_active~3_combout  = (\comb~1_combout ) # ((\p_cache_inst|reset_active~q  & !\p_cache_inst|reset_active~2_combout ))

	.dataa(gnd),
	.datab(\comb~1_combout ),
	.datac(\p_cache_inst|reset_active~q ),
	.datad(\p_cache_inst|reset_active~2_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|reset_active~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|reset_active~3 .lut_mask = 16'hCCFC;
defparam \p_cache_inst|reset_active~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \p_cache_inst|reset_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|reset_active~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|reset_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|reset_active .is_wysiwyg = "true";
defparam \p_cache_inst|reset_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \p_cache_inst|fetch_active~0 (
// Equation(s):
// \p_cache_inst|fetch_active~0_combout  = (\p_cache_inst|reset_active~q ) # ((\p_cache_inst|fetch_active~q ) # (!\p_cache_inst|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\p_cache_inst|reset_active~q ),
	.datac(\p_cache_inst|Equal0~2_combout ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|fetch_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|fetch_active~0 .lut_mask = 16'hFFCF;
defparam \p_cache_inst|fetch_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \p_cache_inst|fetch_active~1 (
// Equation(s):
// \p_cache_inst|fetch_active~1_combout  = (\p_cache_inst|fetch_active~0_combout  & (!\comb~1_combout  & !\SDRAM_controller|ready1~q ))

	.dataa(\p_cache_inst|fetch_active~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_cache_inst|fetch_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|fetch_active~1 .lut_mask = 16'h0202;
defparam \p_cache_inst|fetch_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \p_cache_inst|fetch_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|fetch_active~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|fetch_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|fetch_active .is_wysiwyg = "true";
defparam \p_cache_inst|fetch_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \p_cache_inst|mem_req (
// Equation(s):
// \p_cache_inst|mem_req~combout  = (!\SDRAM_controller|ready1~q  & \p_cache_inst|fetch_active~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\p_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\p_cache_inst|mem_req~combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|mem_req .lut_mask = 16'h0F00;
defparam \p_cache_inst|mem_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \SDRAM_controller|state~137 (
// Equation(s):
// \SDRAM_controller|state~137_combout  = (!\comb~2_combout  & (\SDRAM_controller|p1_req_flag~0_combout  & ((\p_cache_inst|mem_req~combout ) # (\SDRAM_controller|p1_req_flag~q ))))

	.dataa(\p_cache_inst|mem_req~combout ),
	.datab(\SDRAM_controller|p1_req_flag~q ),
	.datac(\comb~2_combout ),
	.datad(\SDRAM_controller|p1_req_flag~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~137_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~137 .lut_mask = 16'h0E00;
defparam \SDRAM_controller|state~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \SDRAM_controller|state.S_ACTIVATE_P1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_P1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_P1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|state~128 (
// Equation(s):
// \SDRAM_controller|state~128_combout  = (\SDRAM_controller|state.S_ACTIVATE_P1~q  & (!button_s[3] & !\rst~q ))

	.dataa(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.datab(gnd),
	.datac(button_s[3]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~128_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~128 .lut_mask = 16'h000A;
defparam \SDRAM_controller|state~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \SDRAM_controller|state.S_ACTIVATE_P1_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_P1_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_P1_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|state~104 (
// Equation(s):
// \SDRAM_controller|state~104_combout  = (!\rst~q  & (!button_s[3] & \SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~104_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~104 .lut_mask = 16'h0300;
defparam \SDRAM_controller|state~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N15
dffeas \SDRAM_controller|state.S_READ_P1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|state~133 (
// Equation(s):
// \SDRAM_controller|state~133_combout  = (\SDRAM_controller|state.S_READ_P1~q  & (!button_s[3] & !\rst~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P1~q ),
	.datac(button_s[3]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~133_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~133 .lut_mask = 16'h000C;
defparam \SDRAM_controller|state~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \SDRAM_controller|state.S_READ_P1_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \SDRAM_controller|state~106 (
// Equation(s):
// \SDRAM_controller|state~106_combout  = (!\rst~q  & (\SDRAM_controller|state.S_READ_P1_NOP1~q  & !button_s[3]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_READ_P1_NOP1~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\SDRAM_controller|state~106_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~106 .lut_mask = 16'h0030;
defparam \SDRAM_controller|state~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \SDRAM_controller|state.S_READ_P1_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \SDRAM_controller|state~107 (
// Equation(s):
// \SDRAM_controller|state~107_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_READ_P1_NOP2~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~107_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~107 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \SDRAM_controller|state.S_READ_P1_DATA0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ_P1_DATA0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ_P1_DATA0 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ_P1_DATA0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneive_lcell_comb \SDRAM_controller|state~108 (
// Equation(s):
// \SDRAM_controller|state~108_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_READ_P1_DATA0~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_DATA0~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~108_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~108 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \SDRAM_controller|p1_data0[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p1_data0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|state~108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p1_data0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p1_data0[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|p1_data0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \p_cache_inst|Mux5~0 (
// Equation(s):
// \p_cache_inst|Mux5~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1]) # (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26])))) # (!\p_cache_inst|word_address [0] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10] & (!\p_cache_inst|word_address [1])))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux5~0 .lut_mask = 16'hCEC2;
defparam \p_cache_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \p_cache_inst|Mux5~1 (
// Equation(s):
// \p_cache_inst|Mux5~1_combout  = (\p_cache_inst|Mux5~0_combout  & (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58]) # (!\p_cache_inst|word_address [1])))) # (!\p_cache_inst|Mux5~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42] & (\p_cache_inst|word_address [1])))

	.dataa(\p_cache_inst|Mux5~0_combout ),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux5~1 .lut_mask = 16'hEA4A;
defparam \p_cache_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~11 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~11_combout  = (!\CPU_inst|hazard_unit0|RST_hold~q  & (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & \p_cache_inst|Mux5~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datab(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\p_cache_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~11 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \CPU_inst|decode_unit0|I_alternate[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~11 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~11_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [10])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux5~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [10]),
	.datab(\p_cache_inst|Mux5~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~11 .lut_mask = 16'h0A0C;
defparam \CPU_inst|decode_unit0|I_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \CPU_inst|decode_unit0|I_reg[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[10] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|CALL~0 (
// Equation(s):
// \CPU_inst|decode_unit0|CALL~0_combout  = (\CPU_inst|decode_unit0|I_reg [10] & (\CPU_inst|decode_unit0|I_reg [9] & (!\CPU_inst|decode_unit0|I_reg [12] & \CPU_inst|decode_unit0|I_reg [8])))

	.dataa(\CPU_inst|decode_unit0|I_reg [10]),
	.datab(\CPU_inst|decode_unit0|I_reg [9]),
	.datac(\CPU_inst|decode_unit0|I_reg [12]),
	.datad(\CPU_inst|decode_unit0|I_reg [8]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|CALL~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|CALL~0 .lut_mask = 16'h0800;
defparam \CPU_inst|decode_unit0|CALL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|RET~0 (
// Equation(s):
// \CPU_inst|decode_unit0|RET~0_combout  = (\CPU_inst|decode_unit0|I_reg [11] & (\CPU_inst|decode_unit0|CALL~0_combout  & \CPU_inst|decode_unit0|NZT~0_combout ))

	.dataa(\CPU_inst|decode_unit0|I_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datad(\CPU_inst|decode_unit0|NZT~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|RET~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET~0 .lut_mask = 16'hA000;
defparam \CPU_inst|decode_unit0|RET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N25
dffeas \CPU_inst|decode_unit0|RET (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|RET~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|RET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|RET .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|RET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneive_lcell_comb \CPU_inst|PC0|always2~2 (
// Equation(s):
// \CPU_inst|PC0|always2~2_combout  = (!\CPU_inst|decode_unit0|JMP~q  & ((\CPU_inst|hazard_unit0|branch_hazard~1_combout ) # (!\CPU_inst|decode_unit0|RET~q )))

	.dataa(\CPU_inst|hazard_unit0|branch_hazard~1_combout ),
	.datab(\CPU_inst|decode_unit0|RET~q ),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~2 .lut_mask = 16'h0B0B;
defparam \CPU_inst|PC0|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \CPU_inst|PC0|Add0~22 (
// Equation(s):
// \CPU_inst|PC0|Add0~22_combout  = (\CPU_inst|PC0|A_reg [11] & (!\CPU_inst|PC0|Add0~21 )) # (!\CPU_inst|PC0|A_reg [11] & ((\CPU_inst|PC0|Add0~21 ) # (GND)))
// \CPU_inst|PC0|Add0~23  = CARRY((!\CPU_inst|PC0|Add0~21 ) # (!\CPU_inst|PC0|A_reg [11]))

	.dataa(\CPU_inst|PC0|A_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~21 ),
	.combout(\CPU_inst|PC0|Add0~22_combout ),
	.cout(\CPU_inst|PC0|Add0~23 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~22 .lut_mask = 16'h5A5F;
defparam \CPU_inst|PC0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \CPU_inst|PC0|A_miss[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [11]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~34 (
// Equation(s):
// \CPU_inst|PC0|A_reg~34_combout  = (\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|A_miss [11]))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|PC0|Add0~22_combout )))) # (!\CPU_inst|PC0|always2~2_combout  & 
// (((\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|Add0~22_combout ),
	.datac(\CPU_inst|PC0|A_miss [11]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~34 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|A_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \CPU_inst|PC0|cstack0|input_buf[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~107feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~107feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~107feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~107 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~107 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~123 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~123 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~75 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~75 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~91 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~91 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~178 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~178_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~91_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~75_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~75_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~91_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~178 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~179 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~179_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~178_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~123_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~178_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~107_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~178_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~107_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~123_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~178_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~179 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~27 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~27 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~59 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~59 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~43 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~43 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~11 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~11 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~180 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~180_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~43_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~11_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~43_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~11_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~180 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~181 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~181_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~180_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~59_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~180_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~27_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~180_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~27_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~59_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~180_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~181 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~182 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~182_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~179_combout )) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~181_combout )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~179_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~181_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~182 .lut_mask = 16'hB8B8;
defparam \CPU_inst|PC0|cstack0|stack_mem~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \CPU_inst|PC0|cstack0|output_buf[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~35 (
// Equation(s):
// \CPU_inst|PC0|A_reg~35_combout  = (\CPU_inst|PC0|A_reg~34_combout  & (((\CPU_inst|PC0|always2~2_combout ) # (\CPU_inst|PC0|cstack0|output_buf [11])))) # (!\CPU_inst|PC0|A_reg~34_combout  & (\CPU_inst|decode_unit0|PC_I_field_reg [11] & 
// (!\CPU_inst|PC0|always2~2_combout )))

	.dataa(\CPU_inst|decode_unit0|PC_I_field_reg [11]),
	.datab(\CPU_inst|PC0|A_reg~34_combout ),
	.datac(\CPU_inst|PC0|always2~2_combout ),
	.datad(\CPU_inst|PC0|cstack0|output_buf [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~35 .lut_mask = 16'hCEC2;
defparam \CPU_inst|PC0|A_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \CPU_inst|PC0|A_pipe4[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~36 (
// Equation(s):
// \CPU_inst|PC0|A_reg~36_combout  = (\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_reg~35_combout )) # (!\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_pipe4 [11])))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|PC0|A_reg~35_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe4 [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~36 .lut_mask = 16'hDD88;
defparam \CPU_inst|PC0|A_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \CPU_inst|PC0|A_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~36_combout ),
	.asdata(\CPU_inst|ALU0|alu_reg [3]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \CPU_inst|PC0|A_next_I[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[11]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[11]~feeder_combout  = \CPU_inst|PC0|A_next_I [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~10 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~10_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [11])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [11])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_current_I_alternate [11]),
	.datad(\CPU_inst|PC0|A_next_I [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~10 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \CPU_inst|PC0|A_current_I[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~10_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[11]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[11]~feeder_combout  = \CPU_inst|PC0|A_current_I [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [11]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[11]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \CPU_inst|PC0|A_pipe0[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[11] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[12]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[12]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \CPU_inst|PC0|A_pipe4[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|input_buf[12]~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|input_buf[12]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|input_buf[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|input_buf[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \CPU_inst|PC0|cstack0|input_buf[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|input_buf[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~28 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~28 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~60 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~60 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~44 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~44 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~12 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~12 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~175 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~175_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~44_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~12_q )))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~44_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~12_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~175 .lut_mask = 16'hEE30;
defparam \CPU_inst|PC0|cstack0|stack_mem~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~176 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~176_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~175_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~60_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~175_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~28_q )))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~175_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~28_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~60_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~175_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~176 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|cstack0|stack_mem~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~108feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~108feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~108feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~108 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~108 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~124 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~124 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~92 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~92 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~76 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~76 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~173 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~173_combout  = (\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~92_q )) # 
// (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~76_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~92_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~76_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~173 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~174 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~174_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~173_combout  & ((\CPU_inst|PC0|cstack0|stack_mem~124_q ))) # (!\CPU_inst|PC0|cstack0|stack_mem~173_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~108_q )))) # (!\CPU_inst|PC0|cstack0|address [1] & (((\CPU_inst|PC0|cstack0|stack_mem~173_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~108_q ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~124_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~173_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~174 .lut_mask = 16'hF388;
defparam \CPU_inst|PC0|cstack0|stack_mem~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~177 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~177_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~174_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~176_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~176_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~174_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~177 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|cstack0|stack_mem~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \CPU_inst|PC0|cstack0|output_buf[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \CPU_inst|PC0|A_miss[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [12]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \CPU_inst|PC0|Add0~24 (
// Equation(s):
// \CPU_inst|PC0|Add0~24_combout  = (\CPU_inst|PC0|A_reg [12] & (\CPU_inst|PC0|Add0~23  $ (GND))) # (!\CPU_inst|PC0|A_reg [12] & (!\CPU_inst|PC0|Add0~23  & VCC))
// \CPU_inst|PC0|Add0~25  = CARRY((\CPU_inst|PC0|A_reg [12] & !\CPU_inst|PC0|Add0~23 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_reg [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~23 ),
	.combout(\CPU_inst|PC0|Add0~24_combout ),
	.cout(\CPU_inst|PC0|Add0~25 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~24 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~31 (
// Equation(s):
// \CPU_inst|PC0|A_reg~31_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & (((\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|always2~2_combout  & (!\CPU_inst|PC0|Add0~24_combout )) # 
// (!\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|decode_unit0|long_I_reg~q )))))

	.dataa(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datab(\CPU_inst|PC0|Add0~24_combout ),
	.datac(\CPU_inst|PC0|always2~2_combout ),
	.datad(\CPU_inst|decode_unit0|long_I_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~31 .lut_mask = 16'hB5B0;
defparam \CPU_inst|PC0|A_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~32 (
// Equation(s):
// \CPU_inst|PC0|A_reg~32_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|A_reg~31_combout  & ((!\CPU_inst|PC0|A_miss [12]))) # (!\CPU_inst|PC0|A_reg~31_combout  & (!\CPU_inst|PC0|cstack0|output_buf [12])))) # 
// (!\CPU_inst|PC0|A_reg[14]~0_combout  & (((\CPU_inst|PC0|A_reg~31_combout ))))

	.dataa(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [12]),
	.datac(\CPU_inst|PC0|A_miss [12]),
	.datad(\CPU_inst|PC0|A_reg~31_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~32 .lut_mask = 16'h5F22;
defparam \CPU_inst|PC0|A_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~33 (
// Equation(s):
// \CPU_inst|PC0|A_reg~33_combout  = (\CPU_inst|PC0|always2~3_combout  & ((!\CPU_inst|PC0|A_reg~32_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_pipe4 [12]))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|PC0|A_pipe4 [12]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg~32_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~33 .lut_mask = 16'h44EE;
defparam \CPU_inst|PC0|A_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \CPU_inst|PC0|A_reg[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~33_combout ),
	.asdata(\CPU_inst|ALU0|alu_reg [4]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \CPU_inst|PC0|A_next_I[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[12]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[12]~feeder_combout  = \CPU_inst|PC0|A_next_I [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \CPU_inst|PC0|A_current_I_alternate[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~9 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~9_combout  = (\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_current_I_alternate [12])) # (!\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_next_I [12])))

	.dataa(\CPU_inst|PC0|prev_hazard~q ),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_current_I_alternate [12]),
	.datad(\CPU_inst|PC0|A_next_I [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~9 .lut_mask = 16'hF5A0;
defparam \CPU_inst|PC0|A_current_I~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \CPU_inst|PC0|A_current_I[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~9_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe0[12]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe0[12]~feeder_combout  = \CPU_inst|PC0|A_current_I [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_current_I [12]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \CPU_inst|PC0|A_pipe0[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[12] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[13]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[13]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[13]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_pipe4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \CPU_inst|PC0|A_pipe4[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \CPU_inst|PC0|Add0~26 (
// Equation(s):
// \CPU_inst|PC0|Add0~26_combout  = (\CPU_inst|PC0|A_reg [13] & (!\CPU_inst|PC0|Add0~25 )) # (!\CPU_inst|PC0|A_reg [13] & ((\CPU_inst|PC0|Add0~25 ) # (GND)))
// \CPU_inst|PC0|Add0~27  = CARRY((!\CPU_inst|PC0|Add0~25 ) # (!\CPU_inst|PC0|A_reg [13]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_reg [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~25 ),
	.combout(\CPU_inst|PC0|Add0~26_combout ),
	.cout(\CPU_inst|PC0|Add0~27 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~26 .lut_mask = 16'h3C3F;
defparam \CPU_inst|PC0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \CPU_inst|PC0|A_miss[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~40 (
// Equation(s):
// \CPU_inst|PC0|A_reg~40_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & (((\CPU_inst|PC0|A_miss [13]) # (!\CPU_inst|PC0|always2~2_combout )))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|PC0|Add0~26_combout  & ((\CPU_inst|PC0|always2~2_combout 
// ))))

	.dataa(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datab(\CPU_inst|PC0|Add0~26_combout ),
	.datac(\CPU_inst|PC0|A_miss [13]),
	.datad(\CPU_inst|PC0|always2~2_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~40 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|A_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|input_buf[13]~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|input_buf[13]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a2 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|input_buf[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[13]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|input_buf[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \CPU_inst|PC0|cstack0|input_buf[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|input_buf[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~45 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~45 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~13 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~13 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~190 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~190_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~45_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~13_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~45_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~13_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~190 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~29 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~29 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~61 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~61 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~191 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~191_combout  = (\CPU_inst|PC0|cstack0|stack_mem~190_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~61_q ) # (!\CPU_inst|PC0|cstack0|address [0])))) # (!\CPU_inst|PC0|cstack0|stack_mem~190_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~29_q  & ((\CPU_inst|PC0|cstack0|address [0]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~190_combout ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~29_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~61_q ),
	.datad(\CPU_inst|PC0|cstack0|address [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~191 .lut_mask = 16'hE4AA;
defparam \CPU_inst|PC0|cstack0|stack_mem~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~77 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~77 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \CPU_inst|PC0|cstack0|stack_mem~93 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~93 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~188 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~188_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~93_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~77_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~77_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~93_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~188 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N19
dffeas \CPU_inst|PC0|cstack0|stack_mem~125 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~125 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~109 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~109 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~189 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~189_combout  = (\CPU_inst|PC0|cstack0|stack_mem~188_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~125_q )) # (!\CPU_inst|PC0|cstack0|address [1]))) # (!\CPU_inst|PC0|cstack0|stack_mem~188_combout  & 
// (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~109_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~188_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~125_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~109_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~189 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~192 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~192_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~189_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~191_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~191_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~189_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~192 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|cstack0|stack_mem~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \CPU_inst|PC0|cstack0|output_buf[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~41 (
// Equation(s):
// \CPU_inst|PC0|A_reg~41_combout  = (\CPU_inst|PC0|A_reg~40_combout  & ((\CPU_inst|PC0|always2~2_combout ) # ((\CPU_inst|PC0|cstack0|output_buf [13])))) # (!\CPU_inst|PC0|A_reg~40_combout  & (!\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|A_pipe0 
// [13])))

	.dataa(\CPU_inst|PC0|A_reg~40_combout ),
	.datab(\CPU_inst|PC0|always2~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [13]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~41 .lut_mask = 16'hBA98;
defparam \CPU_inst|PC0|A_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~42 (
// Equation(s):
// \CPU_inst|PC0|A_reg~42_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~41_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_pipe4 [13]))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|PC0|A_pipe4 [13]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg~41_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~42 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \CPU_inst|PC0|A_reg[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~42_combout ),
	.asdata(\CPU_inst|ALU0|alu_reg [5]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \CPU_inst|PC0|A_next_I[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I_alternate[13]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_current_I_alternate[13]~feeder_combout  = \CPU_inst|PC0|A_next_I [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_next_I [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I_alternate[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[13]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_current_I_alternate[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \CPU_inst|PC0|A_current_I_alternate[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I_alternate[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~1 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~1_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [13]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [13]))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|prev_hazard~q ),
	.datac(\CPU_inst|PC0|A_next_I [13]),
	.datad(\CPU_inst|PC0|A_current_I_alternate [13]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~1 .lut_mask = 16'hFC30;
defparam \CPU_inst|PC0|A_current_I~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \CPU_inst|PC0|A_current_I[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas \CPU_inst|PC0|A_pipe0[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_current_I [13]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[13] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[14]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[14]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a1 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[14]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|A_pipe4[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \CPU_inst|PC0|A_pipe4[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|input_buf[14]~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|input_buf[14]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a1 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|input_buf[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[14]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|PC0|cstack0|input_buf[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \CPU_inst|PC0|cstack0|input_buf[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|input_buf[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \CPU_inst|PC0|cstack0|stack_mem~46 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~46 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~14 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~14 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~185 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~185_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~46_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~14_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~46_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~14_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~185 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~62 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~62 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~30 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~30 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~186 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~186_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~185_combout  & (\CPU_inst|PC0|cstack0|stack_mem~62_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~185_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~30_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~185_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~185_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~62_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~30_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~186 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~78 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~78 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~94feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~94feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~94feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~94 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~94 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~183 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~183_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~94_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~78_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~78_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~94_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~183 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \CPU_inst|PC0|cstack0|stack_mem~126 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~126 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~110 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~110 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~184 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~184_combout  = (\CPU_inst|PC0|cstack0|stack_mem~183_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~126_q )) # (!\CPU_inst|PC0|cstack0|address [1]))) # (!\CPU_inst|PC0|cstack0|stack_mem~183_combout  & 
// (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~110_q ))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~183_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [1]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~126_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~110_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~184 .lut_mask = 16'hE6A2;
defparam \CPU_inst|PC0|cstack0|stack_mem~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~187 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~187_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~184_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~186_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~186_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~184_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~187 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|cstack0|stack_mem~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \CPU_inst|PC0|cstack0|output_buf[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \CPU_inst|PC0|Add0~28 (
// Equation(s):
// \CPU_inst|PC0|Add0~28_combout  = (\CPU_inst|PC0|A_reg [14] & (\CPU_inst|PC0|Add0~27  $ (GND))) # (!\CPU_inst|PC0|A_reg [14] & (!\CPU_inst|PC0|Add0~27  & VCC))
// \CPU_inst|PC0|Add0~29  = CARRY((\CPU_inst|PC0|A_reg [14] & !\CPU_inst|PC0|Add0~27 ))

	.dataa(gnd),
	.datab(\CPU_inst|PC0|A_reg [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_inst|PC0|Add0~27 ),
	.combout(\CPU_inst|PC0|Add0~28_combout ),
	.cout(\CPU_inst|PC0|Add0~29 ));
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~28 .lut_mask = 16'hC30C;
defparam \CPU_inst|PC0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~37 (
// Equation(s):
// \CPU_inst|PC0|A_reg~37_combout  = (\CPU_inst|PC0|always2~2_combout  & (((\CPU_inst|PC0|A_reg[14]~0_combout )) # (!\CPU_inst|PC0|Add0~28_combout ))) # (!\CPU_inst|PC0|always2~2_combout  & (((!\CPU_inst|PC0|A_pipe0 [14] & !\CPU_inst|PC0|A_reg[14]~0_combout 
// ))))

	.dataa(\CPU_inst|PC0|Add0~28_combout ),
	.datab(\CPU_inst|PC0|always2~2_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [14]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~37 .lut_mask = 16'hCC47;
defparam \CPU_inst|PC0|A_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \CPU_inst|PC0|A_miss[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~38 (
// Equation(s):
// \CPU_inst|PC0|A_reg~38_combout  = (\CPU_inst|PC0|A_reg~37_combout  & (((!\CPU_inst|PC0|A_reg[14]~0_combout ) # (!\CPU_inst|PC0|A_miss [14])))) # (!\CPU_inst|PC0|A_reg~37_combout  & (!\CPU_inst|PC0|cstack0|output_buf [14] & 
// ((\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|cstack0|output_buf [14]),
	.datab(\CPU_inst|PC0|A_reg~37_combout ),
	.datac(\CPU_inst|PC0|A_miss [14]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~38 .lut_mask = 16'h1DCC;
defparam \CPU_inst|PC0|A_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~39 (
// Equation(s):
// \CPU_inst|PC0|A_reg~39_combout  = (\CPU_inst|PC0|always2~3_combout  & ((!\CPU_inst|PC0|A_reg~38_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_pipe4 [14]))

	.dataa(\CPU_inst|PC0|A_pipe4 [14]),
	.datab(\CPU_inst|PC0|A_reg~38_combout ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~39 .lut_mask = 16'h33AA;
defparam \CPU_inst|PC0|A_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \CPU_inst|PC0|A_reg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~39_combout ),
	.asdata(\CPU_inst|ALU0|alu_reg [6]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[14]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[14]~feeder_combout  = \CPU_inst|PC0|A_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[14]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \CPU_inst|PC0|A_next_I[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \CPU_inst|PC0|A_current_I_alternate[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_next_I [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I_alternate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I_alternate[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I_alternate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_current_I~0 (
// Equation(s):
// \CPU_inst|PC0|A_current_I~0_combout  = (\CPU_inst|PC0|prev_hazard~q  & ((\CPU_inst|PC0|A_current_I_alternate [14]))) # (!\CPU_inst|PC0|prev_hazard~q  & (\CPU_inst|PC0|A_next_I [14]))

	.dataa(\CPU_inst|PC0|A_next_I [14]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|prev_hazard~q ),
	.datad(\CPU_inst|PC0|A_current_I_alternate [14]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_current_I~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I~0 .lut_mask = 16'hFA0A;
defparam \CPU_inst|PC0|A_current_I~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \CPU_inst|PC0|A_current_I[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_current_I~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_current_I [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_current_I[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_current_I[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \CPU_inst|PC0|A_pipe0[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_current_I [14]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe0[14] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|A_pipe4[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_pipe4[15]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_pipe4[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[15]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_pipe4[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \CPU_inst|PC0|A_pipe4[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_pipe4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_pipe4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_pipe4[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_pipe4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \CPU_inst|PC0|Add0~30 (
// Equation(s):
// \CPU_inst|PC0|Add0~30_combout  = \CPU_inst|PC0|A_reg [15] $ (\CPU_inst|PC0|Add0~29 )

	.dataa(\CPU_inst|PC0|A_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU_inst|PC0|Add0~29 ),
	.combout(\CPU_inst|PC0|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|Add0~30 .lut_mask = 16'h5A5A;
defparam \CPU_inst|PC0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \CPU_inst|PC0|A_miss[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [15]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~43 (
// Equation(s):
// \CPU_inst|PC0|A_reg~43_combout  = (\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|A_miss [15]))) # (!\CPU_inst|PC0|A_reg[14]~0_combout  & (\CPU_inst|PC0|Add0~30_combout )))) # (!\CPU_inst|PC0|always2~2_combout  & 
// (((\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|Add0~30_combout ),
	.datac(\CPU_inst|PC0|A_miss [15]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~43 .lut_mask = 16'hF588;
defparam \CPU_inst|PC0|A_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|input_buf[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|input_buf[15]~feeder_combout  = \CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|input_buf[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[15]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|input_buf[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \CPU_inst|PC0|cstack0|input_buf[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|input_buf[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~79 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~79 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \CPU_inst|PC0|cstack0|stack_mem~95 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~95 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~193 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~193_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~95_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~79_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~79_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~95_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~193 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \CPU_inst|PC0|cstack0|stack_mem~127 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~127 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~111feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~111feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~111feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \CPU_inst|PC0|cstack0|stack_mem~111 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~111 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~194 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~194_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~193_combout  & (\CPU_inst|PC0|cstack0|stack_mem~127_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~193_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~111_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~193_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~193_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~127_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~111_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~194 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~47feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~47feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~47feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~47 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~47 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \CPU_inst|PC0|cstack0|stack_mem~31 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~31 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \CPU_inst|PC0|cstack0|stack_mem~15 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~15 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~195 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~195_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~31_q ) # ((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|stack_mem~15_q  & 
// !\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~31_q ),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~15_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~195 .lut_mask = 16'hCCB8;
defparam \CPU_inst|PC0|cstack0|stack_mem~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \CPU_inst|PC0|cstack0|stack_mem~63 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~63 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~196 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~196_combout  = (\CPU_inst|PC0|cstack0|stack_mem~195_combout  & (((\CPU_inst|PC0|cstack0|stack_mem~63_q ) # (!\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|stack_mem~195_combout  & 
// (\CPU_inst|PC0|cstack0|stack_mem~47_q  & ((\CPU_inst|PC0|cstack0|address [1]))))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~47_q ),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~195_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~63_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~196 .lut_mask = 16'hE2CC;
defparam \CPU_inst|PC0|cstack0|stack_mem~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~197 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~197_combout  = (\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~194_combout )) # (!\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~196_combout )))

	.dataa(\CPU_inst|PC0|cstack0|stack_mem~194_combout ),
	.datab(\CPU_inst|PC0|cstack0|address [2]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~196_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~197 .lut_mask = 16'hBB88;
defparam \CPU_inst|PC0|cstack0|stack_mem~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \CPU_inst|PC0|cstack0|output_buf[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~44 (
// Equation(s):
// \CPU_inst|PC0|A_reg~44_combout  = (\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|A_reg~43_combout )) # (!\CPU_inst|PC0|always2~2_combout  & ((\CPU_inst|PC0|A_reg~43_combout  & ((\CPU_inst|PC0|cstack0|output_buf [15]))) # 
// (!\CPU_inst|PC0|A_reg~43_combout  & (\CPU_inst|PC0|A_pipe0 [15]))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|A_reg~43_combout ),
	.datac(\CPU_inst|PC0|A_pipe0 [15]),
	.datad(\CPU_inst|PC0|cstack0|output_buf [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~44 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|A_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~45 (
// Equation(s):
// \CPU_inst|PC0|A_reg~45_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~44_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_pipe4 [15]))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|PC0|A_pipe4 [15]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg~44_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~45 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \CPU_inst|PC0|A_reg[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~45_combout ),
	.asdata(\CPU_inst|ALU0|alu_reg [7]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \CPU_inst|PC0|A_next_I[15]~feeder (
// Equation(s):
// \CPU_inst|PC0|A_next_I[15]~feeder_combout  = \CPU_inst|PC0|A_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg [15]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_next_I[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[15]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|A_next_I[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \CPU_inst|PC0|A_next_I[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_next_I[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_next_I [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_next_I[15] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_next_I[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \p_cache_inst|Equal0~1 (
// Equation(s):
// \p_cache_inst|Equal0~1_combout  = (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] & (\CPU_inst|PC0|A_next_I [13] & (\CPU_inst|PC0|A_next_I [14] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67])))) # 
// (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66] & (!\CPU_inst|PC0|A_next_I [13] & (\CPU_inst|PC0|A_next_I [14] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.datab(\CPU_inst|PC0|A_next_I [13]),
	.datac(\CPU_inst|PC0|A_next_I [14]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~1 .lut_mask = 16'h9009;
defparam \p_cache_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \p_cache_inst|Equal0~0 (
// Equation(s):
// \p_cache_inst|Equal0~0_combout  = (\CPU_inst|PC0|A_next_I [11] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] & (\CPU_inst|PC0|A_next_I [12] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65])))) # 
// (!\CPU_inst|PC0|A_next_I [11] & (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64] & (\CPU_inst|PC0|A_next_I [12] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65]))))

	.dataa(\CPU_inst|PC0|A_next_I [11]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.datac(\CPU_inst|PC0|A_next_I [12]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~0 .lut_mask = 16'h9009;
defparam \p_cache_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \p_cache_inst|Equal0~2 (
// Equation(s):
// \p_cache_inst|Equal0~2_combout  = (\p_cache_inst|Equal0~1_combout  & (\p_cache_inst|Equal0~0_combout  & (\CPU_inst|PC0|A_next_I [15] $ (!\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68]))))

	.dataa(\CPU_inst|PC0|A_next_I [15]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68]),
	.datac(\p_cache_inst|Equal0~1_combout ),
	.datad(\p_cache_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~2 .lut_mask = 16'h9000;
defparam \p_cache_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \p_cache_inst|p_miss_hold~0 (
// Equation(s):
// \p_cache_inst|p_miss_hold~0_combout  = (\comb~1_combout ) # ((\p_cache_inst|reset_active~q  & ((\p_cache_inst|p_miss_hold~q ))) # (!\p_cache_inst|reset_active~q  & (!\p_cache_inst|Equal0~2_combout )))

	.dataa(\p_cache_inst|Equal0~2_combout ),
	.datab(\p_cache_inst|reset_active~q ),
	.datac(\p_cache_inst|p_miss_hold~q ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|p_miss_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|p_miss_hold~0 .lut_mask = 16'hFFD1;
defparam \p_cache_inst|p_miss_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \p_cache_inst|p_miss_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\p_cache_inst|p_miss_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|p_miss_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|p_miss_hold .is_wysiwyg = "true";
defparam \p_cache_inst|p_miss_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \p_cache_inst|Equal0~3 (
// Equation(s):
// \p_cache_inst|Equal0~3_combout  = \CPU_inst|PC0|A_next_I [15] $ (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68])

	.dataa(\CPU_inst|PC0|A_next_I [15]),
	.datab(gnd),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [68]),
	.datad(gnd),
	.cin(gnd),
	.combout(\p_cache_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Equal0~3 .lut_mask = 16'h5A5A;
defparam \p_cache_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \p_cache_inst|p_cache_miss (
// Equation(s):
// \p_cache_inst|p_cache_miss~combout  = (\p_cache_inst|p_miss_hold~q ) # (((\p_cache_inst|Equal0~3_combout ) # (!\p_cache_inst|Equal0~1_combout )) # (!\p_cache_inst|Equal0~0_combout ))

	.dataa(\p_cache_inst|p_miss_hold~q ),
	.datab(\p_cache_inst|Equal0~0_combout ),
	.datac(\p_cache_inst|Equal0~1_combout ),
	.datad(\p_cache_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\p_cache_inst|p_cache_miss~combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|p_cache_miss .lut_mask = 16'hFFBF;
defparam \p_cache_inst|p_cache_miss .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \CPU_inst|PC0|prev_p_cache_miss~feeder (
// Equation(s):
// \CPU_inst|PC0|prev_p_cache_miss~feeder_combout  = \p_cache_inst|p_cache_miss~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\p_cache_inst|p_cache_miss~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|prev_p_cache_miss~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|prev_p_cache_miss~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|prev_p_cache_miss~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \CPU_inst|PC0|prev_p_cache_miss (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|prev_p_cache_miss~feeder_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|prev_p_cache_miss~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|prev_p_cache_miss .is_wysiwyg = "true";
defparam \CPU_inst|PC0|prev_p_cache_miss .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneive_lcell_comb \CPU_inst|PC0|always2~1 (
// Equation(s):
// \CPU_inst|PC0|always2~1_combout  = (!\CPU_inst|XEC3~q  & (!\CPU_inst|hazard_unit0|branch_hazard~0_combout  & (!\CPU_inst|XEC2~q  & \CPU_inst|decode_unit0|RET~q )))

	.dataa(\CPU_inst|XEC3~q ),
	.datab(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.datac(\CPU_inst|XEC2~q ),
	.datad(\CPU_inst|decode_unit0|RET~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~1 .lut_mask = 16'h0100;
defparam \CPU_inst|PC0|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \CPU_inst|PC0|A_reg[14]~0 (
// Equation(s):
// \CPU_inst|PC0|A_reg[14]~0_combout  = (\CPU_inst|PC0|always2~1_combout ) # ((!\CPU_inst|PC0|prev_p_cache_miss~q  & (!\CPU_inst|decode_unit0|JMP~q  & \p_cache_inst|p_cache_miss~combout )))

	.dataa(\CPU_inst|PC0|prev_p_cache_miss~q ),
	.datab(\CPU_inst|PC0|always2~1_combout ),
	.datac(\CPU_inst|decode_unit0|JMP~q ),
	.datad(\p_cache_inst|p_cache_miss~combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[14]~0 .lut_mask = 16'hCDCC;
defparam \CPU_inst|PC0|A_reg[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \CPU_inst|PC0|cstack0|input_buf[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_pipe1_rtl_0|auto_generated|altsyncram4|ram_block7a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|input_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|input_buf[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|input_buf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~32 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~32 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~0 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~0 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~205 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~205_combout  = (\CPU_inst|PC0|cstack0|address [0] & (((\CPU_inst|PC0|cstack0|address [1])))) # (!\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~32_q )) # 
// (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~0_q )))))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~32_q ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~0_q ),
	.datad(\CPU_inst|PC0|cstack0|address [1]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~205 .lut_mask = 16'hEE50;
defparam \CPU_inst|PC0|cstack0|stack_mem~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \CPU_inst|PC0|cstack0|stack_mem~48 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~48 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \CPU_inst|PC0|cstack0|stack_mem~16 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~16 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~206 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~206_combout  = (\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~205_combout  & (\CPU_inst|PC0|cstack0|stack_mem~48_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~205_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~16_q ))))) # (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~205_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [0]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~205_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~48_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~16_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~206 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N15
dffeas \CPU_inst|PC0|cstack0|stack_mem~64 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~64 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~80feeder (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~80feeder_combout  = \CPU_inst|PC0|cstack0|input_buf [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|PC0|cstack0|input_buf [0]),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~80feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|PC0|cstack0|stack_mem~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \CPU_inst|PC0|cstack0|stack_mem~80 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~80 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~203 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~203_combout  = (\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|address [0])) # (!\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|address [0] & ((\CPU_inst|PC0|cstack0|stack_mem~80_q ))) # 
// (!\CPU_inst|PC0|cstack0|address [0] & (\CPU_inst|PC0|cstack0|stack_mem~64_q ))))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|address [0]),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~64_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~80_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~203 .lut_mask = 16'hDC98;
defparam \CPU_inst|PC0|cstack0|stack_mem~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \CPU_inst|PC0|cstack0|stack_mem~112 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~112 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \CPU_inst|PC0|cstack0|stack_mem~96 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|cstack0|input_buf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|PC0|cstack0|stack_mem~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|stack_mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~96 .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|stack_mem~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~204 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~204_combout  = (\CPU_inst|PC0|cstack0|address [1] & ((\CPU_inst|PC0|cstack0|stack_mem~203_combout  & (\CPU_inst|PC0|cstack0|stack_mem~112_q )) # (!\CPU_inst|PC0|cstack0|stack_mem~203_combout  & 
// ((\CPU_inst|PC0|cstack0|stack_mem~96_q ))))) # (!\CPU_inst|PC0|cstack0|address [1] & (\CPU_inst|PC0|cstack0|stack_mem~203_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [1]),
	.datab(\CPU_inst|PC0|cstack0|stack_mem~203_combout ),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~112_q ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~96_q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~204 .lut_mask = 16'hE6C4;
defparam \CPU_inst|PC0|cstack0|stack_mem~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \CPU_inst|PC0|cstack0|stack_mem~207 (
// Equation(s):
// \CPU_inst|PC0|cstack0|stack_mem~207_combout  = (\CPU_inst|PC0|cstack0|address [2] & ((\CPU_inst|PC0|cstack0|stack_mem~204_combout ))) # (!\CPU_inst|PC0|cstack0|address [2] & (\CPU_inst|PC0|cstack0|stack_mem~206_combout ))

	.dataa(\CPU_inst|PC0|cstack0|address [2]),
	.datab(gnd),
	.datac(\CPU_inst|PC0|cstack0|stack_mem~206_combout ),
	.datad(\CPU_inst|PC0|cstack0|stack_mem~204_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|cstack0|stack_mem~207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|stack_mem~207 .lut_mask = 16'hFA50;
defparam \CPU_inst|PC0|cstack0|stack_mem~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \CPU_inst|PC0|cstack0|output_buf[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|cstack0|stack_mem~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|cstack0|output_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|cstack0|output_buf[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|cstack0|output_buf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \CPU_inst|PC0|A_miss[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [0]),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\p_cache_inst|p_cache_miss~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_miss [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_miss[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_miss[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~48 (
// Equation(s):
// \CPU_inst|PC0|A_reg~48_combout  = (\CPU_inst|PC0|always2~2_combout  & (\CPU_inst|PC0|Add0~0_combout  & ((!\CPU_inst|PC0|A_reg[14]~0_combout )))) # (!\CPU_inst|PC0|always2~2_combout  & (((\CPU_inst|decode_unit0|PC_I_field_reg [0]) # 
// (\CPU_inst|PC0|A_reg[14]~0_combout ))))

	.dataa(\CPU_inst|PC0|always2~2_combout ),
	.datab(\CPU_inst|PC0|Add0~0_combout ),
	.datac(\CPU_inst|decode_unit0|PC_I_field_reg [0]),
	.datad(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~48 .lut_mask = 16'h55D8;
defparam \CPU_inst|PC0|A_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~49 (
// Equation(s):
// \CPU_inst|PC0|A_reg~49_combout  = (\CPU_inst|PC0|A_reg[14]~0_combout  & ((\CPU_inst|PC0|A_reg~48_combout  & (\CPU_inst|PC0|cstack0|output_buf [0])) # (!\CPU_inst|PC0|A_reg~48_combout  & ((\CPU_inst|PC0|A_miss [0]))))) # (!\CPU_inst|PC0|A_reg[14]~0_combout 
//  & (((\CPU_inst|PC0|A_reg~48_combout ))))

	.dataa(\CPU_inst|PC0|A_reg[14]~0_combout ),
	.datab(\CPU_inst|PC0|cstack0|output_buf [0]),
	.datac(\CPU_inst|PC0|A_miss [0]),
	.datad(\CPU_inst|PC0|A_reg~48_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~49 .lut_mask = 16'hDDA0;
defparam \CPU_inst|PC0|A_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~50 (
// Equation(s):
// \CPU_inst|PC0|A_reg~50_combout  = (\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|PC0|A_reg~49_combout )) # (!\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|ALU0|alu_reg [0])))

	.dataa(\CPU_inst|PC0|A_reg~49_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [0]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~50 .lut_mask = 16'hAACC;
defparam \CPU_inst|PC0|A_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \CPU_inst|PC0|A_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~50_combout ),
	.asdata(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a8 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N1
dffeas \p_cache_inst|word_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_cache_inst|CPU_address_hold[11]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|word_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|word_address[0] .is_wysiwyg = "true";
defparam \p_cache_inst|word_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \p_cache_inst|Mux12~0 (
// Equation(s):
// \p_cache_inst|Mux12~0_combout  = (\p_cache_inst|word_address [1] & (\p_cache_inst|word_address [0])) # (!\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0] & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19])) # 
// (!\p_cache_inst|word_address [0] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux12~0 .lut_mask = 16'hD9C8;
defparam \p_cache_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \p_cache_inst|Mux12~1 (
// Equation(s):
// \p_cache_inst|Mux12~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux12~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51]))) # (!\p_cache_inst|Mux12~0_combout  & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35])))) # (!\p_cache_inst|word_address [1] & (\p_cache_inst|Mux12~0_combout ))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|Mux12~0_combout ),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux12~1 .lut_mask = 16'hEC64;
defparam \p_cache_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~6 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~6_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|hazard_unit0|RST_hold~q  & \p_cache_inst|Mux12~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\p_cache_inst|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~6 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \CPU_inst|decode_unit0|I_alternate[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~6 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~6_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [3])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux12~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_alternate [3]),
	.datab(\p_cache_inst|Mux12~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~6 .lut_mask = 16'h0A0C;
defparam \CPU_inst|decode_unit0|I_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \CPU_inst|decode_unit0|I_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[3] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|n_LB_w_reg~0 (
// Equation(s):
// \CPU_inst|decode_unit0|n_LB_w_reg~0_combout  = (\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & ((\CPU_inst|decode_unit0|I_reg [13] & (\CPU_inst|decode_unit0|I_reg [3])) # (!\CPU_inst|decode_unit0|I_reg [13] & ((\CPU_inst|decode_unit0|I_reg [11]))))) # 
// (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout  & (\CPU_inst|decode_unit0|I_reg [3]))

	.dataa(\CPU_inst|decode_unit0|I_reg [3]),
	.datab(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg [11]),
	.datad(\CPU_inst|decode_unit0|I_reg [13]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|n_LB_w_reg~0 .lut_mask = 16'hAAE2;
defparam \CPU_inst|decode_unit0|n_LB_w_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \CPU_inst|decode_unit0|latch_address_r_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|n_LB_w_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|latch_address_r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|latch_address_r_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|latch_address_r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \CPU_inst|n_LB_w1~0 (
// Equation(s):
// \CPU_inst|n_LB_w1~0_combout  = (\CPU_inst|decode_unit0|latch_address_r_reg [0] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|latch_address_r_reg [0]),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w1~0 .lut_mask = 16'hF000;
defparam \CPU_inst|n_LB_w1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N31
dffeas \CPU_inst|n_LB_w1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w1 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N4
cycloneive_lcell_comb \CPU_inst|n_LB_w2~0 (
// Equation(s):
// \CPU_inst|n_LB_w2~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|n_LB_w1~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|n_LB_w1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w2~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|n_LB_w2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N5
dffeas \CPU_inst|n_LB_w2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w2 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N10
cycloneive_lcell_comb \CPU_inst|n_LB_w3~0 (
// Equation(s):
// \CPU_inst|n_LB_w3~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|n_LB_w2~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|n_LB_w2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w3~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|n_LB_w3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N11
dffeas \CPU_inst|n_LB_w3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w3 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \CPU_inst|n_LB_w4~0 (
// Equation(s):
// \CPU_inst|n_LB_w4~0_combout  = (\CPU_inst|n_LB_w3~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|n_LB_w3~q ),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|n_LB_w4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|n_LB_w4~0 .lut_mask = 16'h8888;
defparam \CPU_inst|n_LB_w4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \CPU_inst|n_LB_w4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|n_LB_w4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w4 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w4 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \CPU_inst|n_LB_w5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w5 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w5 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \CPU_inst|n_LB_w6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|n_LB_w5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|n_LB_w6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|n_LB_w6 .is_wysiwyg = "true";
defparam \CPU_inst|n_LB_w6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \d_cache_inst|d_miss_hold~0 (
// Equation(s):
// \d_cache_inst|d_miss_hold~0_combout  = ((\d_cache_inst|always0~0_combout  & ((\d_cache_inst|d_miss~0_combout ))) # (!\d_cache_inst|always0~0_combout  & (\d_cache_inst|d_miss_hold~q ))) # (!\d_cache_inst|CPU_address_hold[9]~19_combout )

	.dataa(\d_cache_inst|always0~0_combout ),
	.datab(\d_cache_inst|CPU_address_hold[9]~19_combout ),
	.datac(\d_cache_inst|d_miss_hold~q ),
	.datad(\d_cache_inst|d_miss~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_miss_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_miss_hold~0 .lut_mask = 16'hFB73;
defparam \d_cache_inst|d_miss_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \d_cache_inst|d_miss_hold (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|d_miss_hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|d_miss_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|d_miss_hold .is_wysiwyg = "true";
defparam \d_cache_inst|d_miss_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~2 (
// Equation(s):
// \d_cache_inst|d_cache_miss~2_combout  = (\d_cache_inst|d_miss_hold~q ) # ((\CPU_inst|WC6~q  & (\d_cache_inst|fetch_active~q  & \CPU_inst|n_LB_w6~q )))

	.dataa(\CPU_inst|WC6~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\CPU_inst|n_LB_w6~q ),
	.datad(\d_cache_inst|d_miss_hold~q ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~2 .lut_mask = 16'hFF80;
defparam \d_cache_inst|d_cache_miss~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \d_cache_inst|prev_cache_wren (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\d_cache_inst|cache_wren~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|prev_cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|prev_cache_wren .is_wysiwyg = "true";
defparam \d_cache_inst|prev_cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~3 (
// Equation(s):
// \d_cache_inst|d_cache_miss~3_combout  = (\d_cache_inst|d_cache_miss~1_combout  & (\d_cache_inst|Equal0~1_combout  & ((\d_cache_inst|Equal0~0_combout )))) # (!\d_cache_inst|d_cache_miss~1_combout  & (\d_cache_inst|d_cache_miss~0_combout  & 
// ((!\d_cache_inst|Equal0~0_combout ) # (!\d_cache_inst|Equal0~1_combout ))))

	.dataa(\d_cache_inst|Equal0~1_combout ),
	.datab(\d_cache_inst|d_cache_miss~0_combout ),
	.datac(\d_cache_inst|Equal0~0_combout ),
	.datad(\d_cache_inst|d_cache_miss~1_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~3 .lut_mask = 16'hA04C;
defparam \d_cache_inst|d_cache_miss~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \d_cache_inst|d_cache_miss~4 (
// Equation(s):
// \d_cache_inst|d_cache_miss~4_combout  = (\d_cache_inst|d_cache_miss~2_combout ) # ((\d_cache_inst|d_cache_miss~1_combout  & ((\d_cache_inst|prev_cache_wren~q ) # (!\d_cache_inst|d_cache_miss~3_combout ))) # (!\d_cache_inst|d_cache_miss~1_combout  & 
// ((\d_cache_inst|d_cache_miss~3_combout ))))

	.dataa(\d_cache_inst|d_cache_miss~2_combout ),
	.datab(\d_cache_inst|d_cache_miss~1_combout ),
	.datac(\d_cache_inst|prev_cache_wren~q ),
	.datad(\d_cache_inst|d_cache_miss~3_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|d_cache_miss~4_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|d_cache_miss~4 .lut_mask = 16'hFBEE;
defparam \d_cache_inst|d_cache_miss~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \CPU_inst|rotate_mux1~2 (
// Equation(s):
// \CPU_inst|rotate_mux1~2_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~4_combout  & (\CPU_inst|decode_unit0|rotate_mux_reg~q  & ((!\CPU_inst|WC6~q ) # (!\d_cache_inst|d_cache_miss~4_combout ))))

	.dataa(\d_cache_inst|d_cache_miss~4_combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~4_combout ),
	.datac(\CPU_inst|WC6~q ),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.cin(gnd),
	.combout(\CPU_inst|rotate_mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|rotate_mux1~2 .lut_mask = 16'h4C00;
defparam \CPU_inst|rotate_mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \CPU_inst|rotate_mux1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|rotate_mux1~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|rotate_mux1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|rotate_mux1 .is_wysiwyg = "true";
defparam \CPU_inst|rotate_mux1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~20 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~20_combout  = (\CPU_inst|rotate_R1 [0] & ((\CPU_inst|reg_file0|a_reg [7]))) # (!\CPU_inst|rotate_R1 [0] & (\CPU_inst|reg_file0|a_reg [6]))

	.dataa(gnd),
	.datab(\CPU_inst|rotate_R1 [0]),
	.datac(\CPU_inst|reg_file0|a_reg [6]),
	.datad(\CPU_inst|reg_file0|a_reg [7]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~20 .lut_mask = 16'hFC30;
defparam \CPU_inst|right_rotate0|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~19 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~19_combout  = (\CPU_inst|rotate_source1~q  & ((\CPU_inst|rotate_S01 [0] & ((\CPU_inst|IV_in [6]))) # (!\CPU_inst|rotate_S01 [0] & (\CPU_inst|IV_in [7]))))

	.dataa(\CPU_inst|IV_in [7]),
	.datab(\CPU_inst|IV_in [6]),
	.datac(\CPU_inst|rotate_source1~q ),
	.datad(\CPU_inst|rotate_S01 [0]),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~19 .lut_mask = 16'hC0A0;
defparam \CPU_inst|right_rotate0|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \CPU_inst|right_rotate0|Mux6~21 (
// Equation(s):
// \CPU_inst|right_rotate0|Mux6~21_combout  = (\CPU_inst|right_rotate0|Mux6~19_combout ) # ((!\CPU_inst|rotate_mux1~q  & (\CPU_inst|right_rotate0|Mux6~20_combout  & !\CPU_inst|rotate_source1~q )))

	.dataa(\CPU_inst|rotate_mux1~q ),
	.datab(\CPU_inst|right_rotate0|Mux6~20_combout ),
	.datac(\CPU_inst|rotate_source1~q ),
	.datad(\CPU_inst|right_rotate0|Mux6~19_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|Mux6~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|Mux6~21 .lut_mask = 16'hFF04;
defparam \CPU_inst|right_rotate0|Mux6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \CPU_inst|right_rotate0|rotate_reg[4]~4 (
// Equation(s):
// \CPU_inst|right_rotate0|rotate_reg[4]~4_combout  = (\CPU_inst|right_rotate0|selector[1]~0_combout  & (\CPU_inst|right_rotate0|Mux6~21_combout )) # (!\CPU_inst|right_rotate0|selector[1]~0_combout  & ((\CPU_inst|right_rotate0|Mux6~18_combout )))

	.dataa(\CPU_inst|right_rotate0|Mux6~21_combout ),
	.datab(\CPU_inst|right_rotate0|selector[1]~0_combout ),
	.datac(gnd),
	.datad(\CPU_inst|right_rotate0|Mux6~18_combout ),
	.cin(gnd),
	.combout(\CPU_inst|right_rotate0|rotate_reg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[4]~4 .lut_mask = 16'hBB88;
defparam \CPU_inst|right_rotate0|rotate_reg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \CPU_inst|right_rotate0|rotate_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|right_rotate0|rotate_reg[4]~4_combout ),
	.asdata(\CPU_inst|right_rotate0|rotate_reg[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|right_rotate0|selector[2]~2_combout ),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|right_rotate0|rotate_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|right_rotate0|rotate_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|right_rotate0|rotate_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \CPU_inst|mask0|mask_reg~3 (
// Equation(s):
// \CPU_inst|mask0|mask_reg~3_combout  = (\CPU_inst|right_rotate0|rotate_reg [4] & (\CPU_inst|mask_L2 [2] $ (((!\CPU_inst|mask_L2 [0] & !\CPU_inst|mask_L2 [1])))))

	.dataa(\CPU_inst|right_rotate0|rotate_reg [4]),
	.datab(\CPU_inst|mask_L2 [0]),
	.datac(\CPU_inst|mask_L2 [2]),
	.datad(\CPU_inst|mask_L2 [1]),
	.cin(gnd),
	.combout(\CPU_inst|mask0|mask_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg~3 .lut_mask = 16'hA082;
defparam \CPU_inst|mask0|mask_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \CPU_inst|mask0|mask_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|mask0|mask_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|mask0|mask_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|mask0|mask_reg[4] .is_wysiwyg = "true";
defparam \CPU_inst|mask0|mask_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \CPU_inst|ALU0|Equal1~1 (
// Equation(s):
// \CPU_inst|ALU0|Equal1~1_combout  = (!\CPU_inst|mask0|mask_reg [4] & (!\CPU_inst|mask0|mask_reg [7] & (!\CPU_inst|mask0|mask_reg [5] & !\CPU_inst|mask0|mask_reg [6])))

	.dataa(\CPU_inst|mask0|mask_reg [4]),
	.datab(\CPU_inst|mask0|mask_reg [7]),
	.datac(\CPU_inst|mask0|mask_reg [5]),
	.datad(\CPU_inst|mask0|mask_reg [6]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Equal1~1 .lut_mask = 16'h0001;
defparam \CPU_inst|ALU0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \CPU_inst|ALU0|Equal1~0 (
// Equation(s):
// \CPU_inst|ALU0|Equal1~0_combout  = (!\CPU_inst|mask0|mask_reg [3] & (!\CPU_inst|mask0|mask_reg [1] & (!\CPU_inst|mask0|mask_reg [2] & !\CPU_inst|mask0|mask_reg [0])))

	.dataa(\CPU_inst|mask0|mask_reg [3]),
	.datab(\CPU_inst|mask0|mask_reg [1]),
	.datac(\CPU_inst|mask0|mask_reg [2]),
	.datad(\CPU_inst|mask0|mask_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Equal1~0 .lut_mask = 16'h0001;
defparam \CPU_inst|ALU0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \CPU_inst|ALU0|Equal1~2 (
// Equation(s):
// \CPU_inst|ALU0|Equal1~2_combout  = (!\CPU_inst|ALU0|Equal1~0_combout ) # (!\CPU_inst|ALU0|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|ALU0|Equal1~1_combout ),
	.datad(\CPU_inst|ALU0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|ALU0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|ALU0|Equal1~2 .lut_mask = 16'h0FFF;
defparam \CPU_inst|ALU0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N27
dffeas \CPU_inst|ALU0|NZ_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|ALU0|Equal1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|ALU0|NZ_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|ALU0|NZ_reg .is_wysiwyg = "true";
defparam \CPU_inst|ALU0|NZ_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \CPU_inst|PC0|always2~3 (
// Equation(s):
// \CPU_inst|PC0|always2~3_combout  = (!\CPU_inst|XEC4~q  & ((!\CPU_inst|NZT4~q ) # (!\CPU_inst|ALU0|NZ_reg~q )))

	.dataa(gnd),
	.datab(\CPU_inst|ALU0|NZ_reg~q ),
	.datac(\CPU_inst|NZT4~q ),
	.datad(\CPU_inst|XEC4~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~3 .lut_mask = 16'h003F;
defparam \CPU_inst|PC0|always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \CPU_inst|PC0|A_reg~51 (
// Equation(s):
// \CPU_inst|PC0|A_reg~51_combout  = (\CPU_inst|PC0|always2~3_combout  & ((\CPU_inst|PC0|A_reg~47_combout ))) # (!\CPU_inst|PC0|always2~3_combout  & (\CPU_inst|ALU0|alu_reg [1]))

	.dataa(\CPU_inst|PC0|always2~3_combout ),
	.datab(\CPU_inst|ALU0|alu_reg [1]),
	.datac(gnd),
	.datad(\CPU_inst|PC0|A_reg~47_combout ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|A_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg~51 .lut_mask = 16'hEE44;
defparam \CPU_inst|PC0|A_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \CPU_inst|PC0|A_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|PC0|A_reg~51_combout ),
	.asdata(\CPU_inst|PC_I_field1_rtl_0|auto_generated|altsyncram2|ram_block3a7 ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_inst|CALL4~q ),
	.ena(\CPU_inst|PC0|always2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|PC0|A_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|PC0|A_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|PC0|A_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \p_cache_inst|word_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|PC0|A_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\p_cache_inst|CPU_address_hold[11]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\p_cache_inst|word_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \p_cache_inst|word_address[1] .is_wysiwyg = "true";
defparam \p_cache_inst|word_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \p_cache_inst|Mux1~0 (
// Equation(s):
// \p_cache_inst|Mux1~0_combout  = (\p_cache_inst|word_address [0] & (((\p_cache_inst|word_address [1]) # (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30])))) # (!\p_cache_inst|word_address [0] & 
// (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14] & (!\p_cache_inst|word_address [1])))

	.dataa(\p_cache_inst|word_address [0]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux1~0 .lut_mask = 16'hAEA4;
defparam \p_cache_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \p_cache_inst|Mux1~1 (
// Equation(s):
// \p_cache_inst|Mux1~1_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|Mux1~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62])) # (!\p_cache_inst|Mux1~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46]))))) # (!\p_cache_inst|word_address [1] & (\p_cache_inst|Mux1~0_combout ))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|Mux1~0_combout ),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux1~1 .lut_mask = 16'hE6C4;
defparam \p_cache_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~13 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~13_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|hazard_unit0|RST_hold~q  & \p_cache_inst|Mux1~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\p_cache_inst|Mux1~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~13 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \CPU_inst|decode_unit0|I_alternate[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[14] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~13 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~13_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [14]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux1~1_combout ))))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\p_cache_inst|Mux1~1_combout ),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|I_alternate [14]),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~13 .lut_mask = 16'h0E04;
defparam \CPU_inst|decode_unit0|I_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \CPU_inst|decode_unit0|I_reg[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[14] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|XEC~0 (
// Equation(s):
// \CPU_inst|decode_unit0|XEC~0_combout  = (!\CPU_inst|decode_unit0|I_reg [14] & (!\CPU_inst|decode_unit0|I_reg [13] & \CPU_inst|decode_unit0|alu_op_reg~0_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|I_reg [14]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|alu_op_reg~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|XEC~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC~0 .lut_mask = 16'h0300;
defparam \CPU_inst|decode_unit0|XEC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \CPU_inst|decode_unit0|XEC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|XEC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|XEC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|XEC .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|XEC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N4
cycloneive_lcell_comb \CPU_inst|XEC1~0 (
// Equation(s):
// \CPU_inst|XEC1~0_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|XEC~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|XEC~q ),
	.cin(gnd),
	.combout(\CPU_inst|XEC1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|XEC1~0 .lut_mask = 16'hF000;
defparam \CPU_inst|XEC1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N5
dffeas \CPU_inst|XEC1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|XEC1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|XEC1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|XEC1 .is_wysiwyg = "true";
defparam \CPU_inst|XEC1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N30
cycloneive_lcell_comb \CPU_inst|hazard_unit0|branch_hazard~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|branch_hazard~0_combout  = (\CPU_inst|NZT1~q ) # ((\CPU_inst|XEC1~q ) # ((\CPU_inst|NZT3~q ) # (\CPU_inst|NZT2~q )))

	.dataa(\CPU_inst|NZT1~q ),
	.datab(\CPU_inst|XEC1~q ),
	.datac(\CPU_inst|NZT3~q ),
	.datad(\CPU_inst|NZT2~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|branch_hazard~0 .lut_mask = 16'hFFFE;
defparam \CPU_inst|hazard_unit0|branch_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N12
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_flush~0 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_flush~0_combout  = (\CPU_inst|XEC2~q ) # ((!\CPU_inst|decode_unit0|RET~q  & !\CPU_inst|decode_unit0|JMP~q ))

	.dataa(\CPU_inst|decode_unit0|RET~q ),
	.datab(\CPU_inst|XEC2~q ),
	.datac(gnd),
	.datad(\CPU_inst|decode_unit0|JMP~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_flush~0 .lut_mask = 16'hCCDD;
defparam \CPU_inst|hazard_unit0|decoder_flush~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N14
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_flush~1 (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_flush~1_combout  = ((!\CPU_inst|hazard_unit0|branch_hazard~0_combout  & (!\CPU_inst|hazard_unit0|decoder_flush~0_combout  & !\CPU_inst|XEC3~q ))) # (!\CPU_inst|PC0|always2~0_combout )

	.dataa(\CPU_inst|hazard_unit0|branch_hazard~0_combout ),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|hazard_unit0|decoder_flush~0_combout ),
	.datad(\CPU_inst|XEC3~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_flush~1 .lut_mask = 16'h3337;
defparam \CPU_inst|hazard_unit0|decoder_flush~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \CPU_inst|hazard_unit0|decoder_RST (
// Equation(s):
// \CPU_inst|hazard_unit0|decoder_RST~combout  = (\CPU_inst|hazard_unit0|decoder_flush~1_combout ) # ((\CPU_inst|RST~q ) # (\CPU_inst|hazard_unit0|RST_hold~q ))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(gnd),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|decoder_RST .lut_mask = 16'hFFFA;
defparam \CPU_inst|hazard_unit0|decoder_RST .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \CPU_inst|decode_unit0|prev_hazard~0 (
// Equation(s):
// \CPU_inst|decode_unit0|prev_hazard~0_combout  = (!\CPU_inst|hazard_unit0|decoder_RST~combout  & ((\p_cache_inst|p_cache_miss~combout  & ((\CPU_inst|decode_unit0|prev_hazard~q ))) # (!\p_cache_inst|p_cache_miss~combout  & 
// (!\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ))))

	.dataa(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datab(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datac(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datad(\p_cache_inst|p_cache_miss~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|prev_hazard~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|prev_hazard~0 .lut_mask = 16'h5011;
defparam \CPU_inst|decode_unit0|prev_hazard~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \CPU_inst|decode_unit0|prev_hazard (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|prev_hazard~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|prev_hazard~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|prev_hazard .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|prev_hazard .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg[0]~0 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg[0]~0_combout  = (\CPU_inst|hazard_unit0|decoder_RST~combout ) # ((!\CPU_inst|decode_unit0|prev_hazard~q  & \p_cache_inst|p_cache_miss~combout ))

	.dataa(\CPU_inst|decode_unit0|prev_hazard~q ),
	.datab(\CPU_inst|hazard_unit0|decoder_RST~combout ),
	.datac(gnd),
	.datad(\p_cache_inst|p_cache_miss~combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[0]~0 .lut_mask = 16'hDDCC;
defparam \CPU_inst|decode_unit0|I_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \p_cache_inst|Mux9~0 (
// Equation(s):
// \p_cache_inst|Mux9~0_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38]) # ((\p_cache_inst|word_address [0])))) # (!\p_cache_inst|word_address [1] & 
// (((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6] & !\p_cache_inst|word_address [0]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.datab(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\p_cache_inst|word_address [1]),
	.datad(\p_cache_inst|word_address [0]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux9~0 .lut_mask = 16'hF0AC;
defparam \p_cache_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneive_lcell_comb \p_cache_inst|Mux9~1 (
// Equation(s):
// \p_cache_inst|Mux9~1_combout  = (\p_cache_inst|word_address [0] & ((\p_cache_inst|Mux9~0_combout  & (\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54])) # (!\p_cache_inst|Mux9~0_combout  & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22]))))) # (!\p_cache_inst|word_address [0] & (((\p_cache_inst|Mux9~0_combout ))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|Mux9~0_combout ),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux9~1 .lut_mask = 16'hBCB0;
defparam \p_cache_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~15 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~15_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (\p_cache_inst|Mux9~1_combout  & (!\CPU_inst|RST~q  & !\CPU_inst|hazard_unit0|RST_hold~q )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\p_cache_inst|Mux9~1_combout ),
	.datac(\CPU_inst|RST~q ),
	.datad(\CPU_inst|hazard_unit0|RST_hold~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~15 .lut_mask = 16'h0004;
defparam \CPU_inst|decode_unit0|I_alternate~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \CPU_inst|decode_unit0|I_alternate[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~15 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~15_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & (\CPU_inst|decode_unit0|I_alternate [6])) # (!\CPU_inst|decode_unit0|prev_hazard~q  & ((\p_cache_inst|Mux9~1_combout )))))

	.dataa(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [6]),
	.datac(\p_cache_inst|Mux9~1_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~15 .lut_mask = 16'h4450;
defparam \CPU_inst|decode_unit0|I_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \CPU_inst|decode_unit0|I_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[6] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg~19 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg~19_combout  = (\CPU_inst|decode_unit0|I_reg [6] & ((\CPU_inst|decode_unit0|I_reg [12]) # ((\CPU_inst|decode_unit0|I_reg [13]) # (!\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ))))

	.dataa(\CPU_inst|decode_unit0|I_reg [6]),
	.datab(\CPU_inst|decode_unit0|I_reg [12]),
	.datac(\CPU_inst|decode_unit0|I_reg [13]),
	.datad(\CPU_inst|decode_unit0|rotate_mux_reg~3_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg~19 .lut_mask = 16'hA8AA;
defparam \CPU_inst|decode_unit0|shift_L_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \CPU_inst|decode_unit0|shift_L_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|shift_L_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|shift_L_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \CPU_inst|shift_L1~1 (
// Equation(s):
// \CPU_inst|shift_L1~1_combout  = (\CPU_inst|decode_unit0|shift_L_reg [1] & \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout )

	.dataa(gnd),
	.datab(\CPU_inst|decode_unit0|shift_L_reg [1]),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_L1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L1~1 .lut_mask = 16'hC0C0;
defparam \CPU_inst|shift_L1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \CPU_inst|shift_L1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L1~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L1[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \CPU_inst|shift_L2~1 (
// Equation(s):
// \CPU_inst|shift_L2~1_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|shift_L1 [1])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_L1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_L2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L2~1 .lut_mask = 16'hA0A0;
defparam \CPU_inst|shift_L2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \CPU_inst|shift_L2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L2~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L2[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \CPU_inst|shift_L3~1 (
// Equation(s):
// \CPU_inst|shift_L3~1_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|shift_L2 [1])

	.dataa(\CPU_inst|PC0|always2~0_combout ),
	.datab(gnd),
	.datac(\CPU_inst|shift_L2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_L3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L3~1 .lut_mask = 16'hA0A0;
defparam \CPU_inst|shift_L3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \CPU_inst|shift_L3[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L3~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L3[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \CPU_inst|shift_L4~1 (
// Equation(s):
// \CPU_inst|shift_L4~1_combout  = (\CPU_inst|shift_L3 [1] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|shift_L3 [1]),
	.datac(\CPU_inst|PC0|always2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_L4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_L4~1 .lut_mask = 16'hC0C0;
defparam \CPU_inst|shift_L4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \CPU_inst|shift_L4[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_L4~1_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_L4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_L4[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_L4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \CPU_inst|shift_merge0|Decoder0~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Decoder0~0_combout  = (!\CPU_inst|shift_L4 [1] & (\CPU_inst|shift_L4 [0] & !\CPU_inst|shift_L4 [2]))

	.dataa(gnd),
	.datab(\CPU_inst|shift_L4 [1]),
	.datac(\CPU_inst|shift_L4 [0]),
	.datad(\CPU_inst|shift_L4 [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Decoder0~0 .lut_mask = 16'h0030;
defparam \CPU_inst|shift_merge0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \CPU_inst|shift_merge0|merge_mask[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_mask [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_mask[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_mask[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux14~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux14~0_combout  = (\CPU_inst|latch_address_r4 [0] & (((\CPU_inst|latch_address_r4 [1])))) # (!\CPU_inst|latch_address_r4 [0] & ((\CPU_inst|latch_address_r4 [1] & (\CPU_inst|shift_merge0|LBD_reg [1])) # (!\CPU_inst|latch_address_r4 
// [1] & ((\CPU_inst|shift_merge0|LBA_reg [1])))))

	.dataa(\CPU_inst|latch_address_r4 [0]),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(\CPU_inst|latch_address_r4 [1]),
	.datad(\CPU_inst|shift_merge0|LBA_reg [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux14~0 .lut_mask = 16'hE5E0;
defparam \CPU_inst|shift_merge0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux14~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux14~1_combout  = (\CPU_inst|shift_merge0|Mux14~0_combout  & (((\CPU_inst|shift_merge0|RBD_reg [1]) # (!\CPU_inst|latch_address_r4 [0])))) # (!\CPU_inst|shift_merge0|Mux14~0_combout  & (\CPU_inst|shift_merge0|RBA_reg [1] & 
// ((\CPU_inst|latch_address_r4 [0]))))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datab(\CPU_inst|shift_merge0|RBD_reg [1]),
	.datac(\CPU_inst|shift_merge0|Mux14~0_combout ),
	.datad(\CPU_inst|latch_address_r4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux14~1 .lut_mask = 16'hCAF0;
defparam \CPU_inst|shift_merge0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \CPU_inst|shift_merge0|merge_in[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~0_combout  = (\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|shift_reg [1]) # ((\CPU_inst|shift_merge0|merge_mask [1] & \CPU_inst|shift_merge0|merge_in [1])))) # (!\CPU_inst|merge_D05 [1] & 
// (((\CPU_inst|shift_merge0|merge_in [1]))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [1]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|shift_reg [1]),
	.datad(\CPU_inst|shift_merge0|merge_in [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~0 .lut_mask = 16'hFBC0;
defparam \CPU_inst|shift_merge0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~1_combout  = (\CPU_inst|merge_D05 [1] & (((\CPU_inst|merge_D05 [0])))) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [7]))) # (!\CPU_inst|merge_D05 [0] & 
// (\CPU_inst|shift_merge0|merge_mask [6]))))

	.dataa(\CPU_inst|shift_merge0|merge_mask [6]),
	.datab(\CPU_inst|merge_D05 [1]),
	.datac(\CPU_inst|shift_merge0|merge_mask [7]),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~1 .lut_mask = 16'hFC22;
defparam \CPU_inst|shift_merge0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~2_combout  = (\CPU_inst|shift_merge0|Mux6~1_combout  & (\CPU_inst|shift_merge0|Mux6~0_combout )) # (!\CPU_inst|shift_merge0|Mux6~1_combout  & (((\CPU_inst|shift_merge0|shift_reg [0] & \CPU_inst|merge_D05 [1]))))

	.dataa(\CPU_inst|shift_merge0|Mux6~0_combout ),
	.datab(\CPU_inst|shift_merge0|Mux6~1_combout ),
	.datac(\CPU_inst|shift_merge0|shift_reg [0]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~2 .lut_mask = 16'hB888;
defparam \CPU_inst|shift_merge0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~5_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [5])) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [4])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [5]),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(gnd),
	.datad(\CPU_inst|merge_D05 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~5 .lut_mask = 16'hAACC;
defparam \CPU_inst|shift_merge0|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~3_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [3])) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [2])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [3]),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~3 .lut_mask = 16'hBB88;
defparam \CPU_inst|shift_merge0|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~6_combout  = (\CPU_inst|shift_merge0|merge_in [1] & ((\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux6~5_combout )) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux6~3_combout )))))

	.dataa(\CPU_inst|merge_D05 [1]),
	.datab(\CPU_inst|shift_merge0|Mux6~5_combout ),
	.datac(\CPU_inst|shift_merge0|Mux6~3_combout ),
	.datad(\CPU_inst|shift_merge0|merge_in [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~6 .lut_mask = 16'hD800;
defparam \CPU_inst|shift_merge0|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux6~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux6~4_combout  = (\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux6~2_combout )) # (!\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux6~6_combout )))

	.dataa(\CPU_inst|merge_D05 [2]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux6~2_combout ),
	.datad(\CPU_inst|shift_merge0|Mux6~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux6~4 .lut_mask = 16'hF5A0;
defparam \CPU_inst|shift_merge0|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[1]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout  = \CPU_inst|shift_merge0|Mux6~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \CPU_inst|shift_merge0|LBD_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[1] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \MSC_inst|p2_flush_reg~0 (
// Equation(s):
// \MSC_inst|p2_flush_reg~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [1] & \MSC_en~1_combout )

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|LBD_reg [1]),
	.datac(gnd),
	.datad(\MSC_en~1_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush_reg~0 .lut_mask = 16'hCC00;
defparam \MSC_inst|p2_flush_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \MSC_inst|p2_control_enable~1 (
// Equation(s):
// \MSC_inst|p2_control_enable~1_combout  = (\CPU_inst|shift_merge0|RBA_reg [1] & ((\MSC_inst|p2_control_enable~0_combout  & (\CPU_inst|shift_merge0|LBD_reg [3])) # (!\MSC_inst|p2_control_enable~0_combout  & ((\MSC_inst|p2_control_enable~q ))))) # 
// (!\CPU_inst|shift_merge0|RBA_reg [1] & (((\MSC_inst|p2_control_enable~q ))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [3]),
	.datab(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datac(\MSC_inst|p2_control_enable~q ),
	.datad(\MSC_inst|p2_control_enable~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_control_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_control_enable~1 .lut_mask = 16'hB8F0;
defparam \MSC_inst|p2_control_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \MSC_inst|p2_control_enable (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_control_enable~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_control_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_control_enable .is_wysiwyg = "true";
defparam \MSC_inst|p2_control_enable .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \MSC_inst|p2_reset_reg~1 (
// Equation(s):
// \MSC_inst|p2_reset_reg~1_combout  = ((\MSC_inst|p2_control_enable~q  & (\CPU_inst|shift_merge0|RBA_reg [1] & !\CPU_inst|shift_merge0|RBA_reg [0]))) # (!\MSC_en~1_combout )

	.dataa(\MSC_inst|p2_control_enable~q ),
	.datab(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\MSC_en~1_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg~1 .lut_mask = 16'h08FF;
defparam \MSC_inst|p2_reset_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \MSC_inst|p2_flush_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_flush_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|p2_reset_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_flush_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_flush_reg .is_wysiwyg = "true";
defparam \MSC_inst|p2_flush_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \MSC_inst|prev_p2_flush_reg~feeder (
// Equation(s):
// \MSC_inst|prev_p2_flush_reg~feeder_combout  = \MSC_inst|p2_flush_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MSC_inst|p2_flush_reg~q ),
	.cin(gnd),
	.combout(\MSC_inst|prev_p2_flush_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|prev_p2_flush_reg~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|prev_p2_flush_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \MSC_inst|prev_p2_flush_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|prev_p2_flush_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_flush_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_flush_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_flush_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \MSC_inst|p2_idle~0 (
// Equation(s):
// \MSC_inst|p2_idle~0_combout  = (!\SDRAM_controller|ready2~q  & ((\MSC_inst|p2_active~q ) # (\d_cache_inst|fetch_active~q )))

	.dataa(gnd),
	.datab(\MSC_inst|p2_active~q ),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_idle~0 .lut_mask = 16'h00FC;
defparam \MSC_inst|p2_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \MSC_inst|p2_flush_req~0 (
// Equation(s):
// \MSC_inst|p2_flush_req~0_combout  = (\MSC_inst|p2_flush_req~q  & (((\MSC_inst|p2_idle~0_combout )))) # (!\MSC_inst|p2_flush_req~q  & (\MSC_inst|p2_flush_reg~q  & (!\MSC_inst|prev_p2_flush_reg~q )))

	.dataa(\MSC_inst|p2_flush_reg~q ),
	.datab(\MSC_inst|prev_p2_flush_reg~q ),
	.datac(\MSC_inst|p2_flush_req~q ),
	.datad(\MSC_inst|p2_idle~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush_req~0 .lut_mask = 16'hF202;
defparam \MSC_inst|p2_flush_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \MSC_inst|p2_flush_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_flush_req~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_flush_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_flush_req .is_wysiwyg = "true";
defparam \MSC_inst|p2_flush_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \MSC_inst|p2_flush (
// Equation(s):
// \MSC_inst|p2_flush~combout  = (\MSC_inst|p2_flush_req~q  & ((\SDRAM_controller|ready2~q ) # ((!\MSC_inst|p2_active~q  & !\d_cache_inst|fetch_active~q ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\MSC_inst|p2_active~q ),
	.datac(\MSC_inst|p2_flush_req~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\MSC_inst|p2_flush~combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_flush .lut_mask = 16'hA0B0;
defparam \MSC_inst|p2_flush .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \d_cache_inst|write_active~0 (
// Equation(s):
// \d_cache_inst|write_active~0_combout  = (!\SDRAM_controller|ready2~q  & (!\d_cache_inst|fetch_active~q  & \d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68]))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(gnd),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [68]),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~0 .lut_mask = 16'h0500;
defparam \d_cache_inst|write_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \d_cache_inst|write_active~1 (
// Equation(s):
// \d_cache_inst|write_active~1_combout  = (\d_cache_inst|write_active~q ) # ((\d_cache_inst|write_active~0_combout  & (\d_cache_inst|d_miss~0_combout  & \d_cache_inst|always0~0_combout )))

	.dataa(\d_cache_inst|write_active~0_combout ),
	.datab(\d_cache_inst|write_active~q ),
	.datac(\d_cache_inst|d_miss~0_combout ),
	.datad(\d_cache_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~1 .lut_mask = 16'hECCC;
defparam \d_cache_inst|write_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \d_cache_inst|write_active~2 (
// Equation(s):
// \d_cache_inst|write_active~2_combout  = (!\comb~0_combout  & (((!\d_cache_inst|CPU_address_hold[9]~22_combout  & !\d_cache_inst|always0~0_combout )) # (!\SDRAM_controller|ready2~q )))

	.dataa(\d_cache_inst|CPU_address_hold[9]~22_combout ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\comb~0_combout ),
	.datad(\d_cache_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~2 .lut_mask = 16'h0307;
defparam \d_cache_inst|write_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \d_cache_inst|write_active~3 (
// Equation(s):
// \d_cache_inst|write_active~3_combout  = (\MSC_inst|p2_flush~combout ) # ((\d_cache_inst|write_active~1_combout  & \d_cache_inst|write_active~2_combout ))

	.dataa(\MSC_inst|p2_flush~combout ),
	.datab(\d_cache_inst|write_active~1_combout ),
	.datac(gnd),
	.datad(\d_cache_inst|write_active~2_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|write_active~3_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|write_active~3 .lut_mask = 16'hEEAA;
defparam \d_cache_inst|write_active~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \d_cache_inst|write_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|write_active~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|write_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|write_active .is_wysiwyg = "true";
defparam \d_cache_inst|write_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \SDRAM_controller|address_hold[10]~14 (
// Equation(s):
// \SDRAM_controller|address_hold[10]~14_combout  = (\SDRAM_controller|state.S_INC~q ) # ((\d_cache_inst|write_active~q  & (!\p_cache_inst|mem_req~combout  & !\SDRAM_controller|p1_req_flag~q )))

	.dataa(\d_cache_inst|write_active~q ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\p_cache_inst|mem_req~combout ),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold[10]~14 .lut_mask = 16'hCCCE;
defparam \SDRAM_controller|address_hold[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneive_lcell_comb \SDRAM_controller|address_hold[10]~13 (
// Equation(s):
// \SDRAM_controller|address_hold[10]~13_combout  = (\SDRAM_controller|state.S_INC~q ) # ((\SDRAM_controller|p1_req_flag~q ) # ((!\SDRAM_controller|ready1~q  & \p_cache_inst|fetch_active~q )))

	.dataa(\SDRAM_controller|ready1~q ),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold[10]~13 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|address_hold[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \SDRAM_controller|address_hold~27 (
// Equation(s):
// \SDRAM_controller|address_hold~27_combout  = (\SDRAM_controller|address_hold[10]~14_combout  & (((\SDRAM_controller|address_hold[10]~13_combout )))) # (!\SDRAM_controller|address_hold[10]~14_combout  & ((\SDRAM_controller|address_hold[10]~13_combout  & 
// ((\p_cache_inst|CPU_address_hold [14]))) # (!\SDRAM_controller|address_hold[10]~13_combout  & (\d_cache_inst|CPU_address_hold [15]))))

	.dataa(\SDRAM_controller|address_hold[10]~14_combout ),
	.datab(\d_cache_inst|CPU_address_hold [15]),
	.datac(\p_cache_inst|CPU_address_hold [14]),
	.datad(\SDRAM_controller|address_hold[10]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~27_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~27 .lut_mask = 16'hFA44;
defparam \SDRAM_controller|address_hold~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \SDRAM_controller|address_hold~19 (
// Equation(s):
// \SDRAM_controller|address_hold~19_combout  = (\SDRAM_controller|address_hold[10]~14_combout  & (((\SDRAM_controller|address_hold[10]~13_combout )))) # (!\SDRAM_controller|address_hold[10]~14_combout  & ((\SDRAM_controller|address_hold[10]~13_combout  & 
// ((\p_cache_inst|CPU_address_hold [12]))) # (!\SDRAM_controller|address_hold[10]~13_combout  & (\d_cache_inst|CPU_address_hold [13]))))

	.dataa(\SDRAM_controller|address_hold[10]~14_combout ),
	.datab(\d_cache_inst|CPU_address_hold [13]),
	.datac(\p_cache_inst|CPU_address_hold [12]),
	.datad(\SDRAM_controller|address_hold[10]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~19_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~19 .lut_mask = 16'hFA44;
defparam \SDRAM_controller|address_hold~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \SDRAM_controller|address_hold~15 (
// Equation(s):
// \SDRAM_controller|address_hold~15_combout  = (\SDRAM_controller|address_hold[10]~14_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]) # ((\SDRAM_controller|address_hold[10]~13_combout )))) # 
// (!\SDRAM_controller|address_hold[10]~14_combout  & (((\d_cache_inst|CPU_address_hold [12] & !\SDRAM_controller|address_hold[10]~13_combout ))))

	.dataa(\SDRAM_controller|address_hold[10]~14_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [64]),
	.datac(\d_cache_inst|CPU_address_hold [12]),
	.datad(\SDRAM_controller|address_hold[10]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~15_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~15 .lut_mask = 16'hAAD8;
defparam \SDRAM_controller|address_hold~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \SDRAM_controller|address_hold~9 (
// Equation(s):
// \SDRAM_controller|address_hold~9_combout  = (\SDRAM_controller|p1_req_flag~q  & (\p_cache_inst|CPU_address_hold [10])) # (!\SDRAM_controller|p1_req_flag~q  & ((\p_cache_inst|mem_req~combout  & (\p_cache_inst|CPU_address_hold [10])) # 
// (!\p_cache_inst|mem_req~combout  & ((\d_cache_inst|CPU_address_hold [11])))))

	.dataa(\SDRAM_controller|p1_req_flag~q ),
	.datab(\p_cache_inst|CPU_address_hold [10]),
	.datac(\d_cache_inst|CPU_address_hold [11]),
	.datad(\p_cache_inst|mem_req~combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~9 .lut_mask = 16'hCCD8;
defparam \SDRAM_controller|address_hold~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \SDRAM_controller|address_hold~2 (
// Equation(s):
// \SDRAM_controller|address_hold~2_combout  = (\p_cache_inst|mem_req~combout  & (\p_cache_inst|CPU_address_hold [8])) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & (\p_cache_inst|CPU_address_hold [8])) # 
// (!\SDRAM_controller|p1_req_flag~q  & ((\d_cache_inst|CPU_address_hold [9])))))

	.dataa(\p_cache_inst|mem_req~combout ),
	.datab(\p_cache_inst|CPU_address_hold [8]),
	.datac(\d_cache_inst|CPU_address_hold [9]),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~2 .lut_mask = 16'hCCD8;
defparam \SDRAM_controller|address_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \SDRAM_controller|address_hold~29 (
// Equation(s):
// \SDRAM_controller|address_hold~29_combout  = (\p_cache_inst|mem_req~combout  & (\p_cache_inst|CPU_address_hold [7])) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & (\p_cache_inst|CPU_address_hold [7])) # 
// (!\SDRAM_controller|p1_req_flag~q  & ((\d_cache_inst|CPU_address_hold [8])))))

	.dataa(\p_cache_inst|mem_req~combout ),
	.datab(\p_cache_inst|CPU_address_hold [7]),
	.datac(\d_cache_inst|CPU_address_hold [8]),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~29_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~29 .lut_mask = 16'hCCD8;
defparam \SDRAM_controller|address_hold~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \SDRAM_controller|address_hold~21 (
// Equation(s):
// \SDRAM_controller|address_hold~21_combout  = (\p_cache_inst|mem_req~combout  & (((\p_cache_inst|CPU_address_hold [5])))) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & ((\p_cache_inst|CPU_address_hold [5]))) # 
// (!\SDRAM_controller|p1_req_flag~q  & (\d_cache_inst|CPU_address_hold [6]))))

	.dataa(\p_cache_inst|mem_req~combout ),
	.datab(\d_cache_inst|CPU_address_hold [6]),
	.datac(\p_cache_inst|CPU_address_hold [5]),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~21_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~21 .lut_mask = 16'hF0E4;
defparam \SDRAM_controller|address_hold~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneive_lcell_comb \SDRAM_controller|address_hold~11 (
// Equation(s):
// \SDRAM_controller|address_hold~11_combout  = (\p_cache_inst|mem_req~combout  & (((\p_cache_inst|CPU_address_hold [3])))) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & ((\p_cache_inst|CPU_address_hold [3]))) # 
// (!\SDRAM_controller|p1_req_flag~q  & (\d_cache_inst|CPU_address_hold [4]))))

	.dataa(\d_cache_inst|CPU_address_hold [4]),
	.datab(\p_cache_inst|CPU_address_hold [3]),
	.datac(\p_cache_inst|mem_req~combout ),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~11_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~11 .lut_mask = 16'hCCCA;
defparam \SDRAM_controller|address_hold~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~0 (
// Equation(s):
// \SDRAM_controller|Add3~0_combout  = \SDRAM_controller|address_hold [0] $ (VCC)
// \SDRAM_controller|Add3~1  = CARRY(\SDRAM_controller|address_hold [0])

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_controller|Add3~0_combout ),
	.cout(\SDRAM_controller|Add3~1 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~0 .lut_mask = 16'h33CC;
defparam \SDRAM_controller|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \SDRAM_controller|address_hold~7 (
// Equation(s):
// \SDRAM_controller|address_hold~7_combout  = (\p_cache_inst|mem_req~combout  & (((\p_cache_inst|CPU_address_hold [2])))) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & ((\p_cache_inst|CPU_address_hold [2]))) # 
// (!\SDRAM_controller|p1_req_flag~q  & (\d_cache_inst|CPU_address_hold [3]))))

	.dataa(\p_cache_inst|mem_req~combout ),
	.datab(\d_cache_inst|CPU_address_hold [3]),
	.datac(\p_cache_inst|CPU_address_hold [2]),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~7 .lut_mask = 16'hF0E4;
defparam \SDRAM_controller|address_hold~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \SDRAM_controller|address_hold~8 (
// Equation(s):
// \SDRAM_controller|address_hold~8_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~0_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~7_combout )))

	.dataa(\SDRAM_controller|Add3~0_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|address_hold~7_combout ),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~8 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|address_hold~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \SDRAM_controller|address_hold[3]~4 (
// Equation(s):
// \SDRAM_controller|address_hold[3]~4_combout  = (\SDRAM_controller|state.S_IDLE~q  & ((\SDRAM_controller|Selector14~0_combout ) # ((\SDRAM_controller|refresh_flag~q )))) # (!\SDRAM_controller|state.S_IDLE~q  & (((!\SDRAM_controller|state.S_INC~q ))))

	.dataa(\SDRAM_controller|state.S_IDLE~q ),
	.datab(\SDRAM_controller|Selector14~0_combout ),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(\SDRAM_controller|refresh_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold[3]~4 .lut_mask = 16'hAF8D;
defparam \SDRAM_controller|address_hold[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \SDRAM_controller|address_hold[3]~45 (
// Equation(s):
// \SDRAM_controller|address_hold[3]~45_combout  = (button_s[3]) # ((\rst~q ) # (!\SDRAM_controller|address_hold[3]~4_combout ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|address_hold[3]~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold[3]~45 .lut_mask = 16'hFAFF;
defparam \SDRAM_controller|address_hold[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \SDRAM_controller|address_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~2 (
// Equation(s):
// \SDRAM_controller|Add3~2_combout  = (\SDRAM_controller|address_hold [1] & (!\SDRAM_controller|Add3~1 )) # (!\SDRAM_controller|address_hold [1] & ((\SDRAM_controller|Add3~1 ) # (GND)))
// \SDRAM_controller|Add3~3  = CARRY((!\SDRAM_controller|Add3~1 ) # (!\SDRAM_controller|address_hold [1]))

	.dataa(\SDRAM_controller|address_hold [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~1 ),
	.combout(\SDRAM_controller|Add3~2_combout ),
	.cout(\SDRAM_controller|Add3~3 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~2 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \SDRAM_controller|address_hold~12 (
// Equation(s):
// \SDRAM_controller|address_hold~12_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~2_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|address_hold~11_combout ))

	.dataa(\SDRAM_controller|address_hold~11_combout ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~12_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~12 .lut_mask = 16'hE2E2;
defparam \SDRAM_controller|address_hold~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \SDRAM_controller|address_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \SDRAM_controller|Add3~4 (
// Equation(s):
// \SDRAM_controller|Add3~4_combout  = (\SDRAM_controller|address_hold [2] & (\SDRAM_controller|Add3~3  $ (GND))) # (!\SDRAM_controller|address_hold [2] & (!\SDRAM_controller|Add3~3  & VCC))
// \SDRAM_controller|Add3~5  = CARRY((\SDRAM_controller|address_hold [2] & !\SDRAM_controller|Add3~3 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~3 ),
	.combout(\SDRAM_controller|Add3~4_combout ),
	.cout(\SDRAM_controller|Add3~5 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~4 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \SDRAM_controller|address_hold~17 (
// Equation(s):
// \SDRAM_controller|address_hold~17_combout  = (\p_cache_inst|mem_req~combout  & (\p_cache_inst|CPU_address_hold [4])) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & (\p_cache_inst|CPU_address_hold [4])) # 
// (!\SDRAM_controller|p1_req_flag~q  & ((\d_cache_inst|CPU_address_hold [5])))))

	.dataa(\p_cache_inst|mem_req~combout ),
	.datab(\p_cache_inst|CPU_address_hold [4]),
	.datac(\d_cache_inst|CPU_address_hold [5]),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~17_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~17 .lut_mask = 16'hCCD8;
defparam \SDRAM_controller|address_hold~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \SDRAM_controller|address_hold~18 (
// Equation(s):
// \SDRAM_controller|address_hold~18_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~4_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~17_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~4_combout ),
	.datac(\SDRAM_controller|address_hold~17_combout ),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~18_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~18 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|address_hold~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \SDRAM_controller|address_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \SDRAM_controller|Add3~6 (
// Equation(s):
// \SDRAM_controller|Add3~6_combout  = (\SDRAM_controller|address_hold [3] & (!\SDRAM_controller|Add3~5 )) # (!\SDRAM_controller|address_hold [3] & ((\SDRAM_controller|Add3~5 ) # (GND)))
// \SDRAM_controller|Add3~7  = CARRY((!\SDRAM_controller|Add3~5 ) # (!\SDRAM_controller|address_hold [3]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~5 ),
	.combout(\SDRAM_controller|Add3~6_combout ),
	.cout(\SDRAM_controller|Add3~7 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~6 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \SDRAM_controller|address_hold~22 (
// Equation(s):
// \SDRAM_controller|address_hold~22_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~6_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|address_hold~21_combout ))

	.dataa(\SDRAM_controller|address_hold~21_combout ),
	.datab(\SDRAM_controller|Add3~6_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~22_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~22 .lut_mask = 16'hCCAA;
defparam \SDRAM_controller|address_hold~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \SDRAM_controller|address_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \SDRAM_controller|Add3~8 (
// Equation(s):
// \SDRAM_controller|Add3~8_combout  = (\SDRAM_controller|address_hold [4] & (\SDRAM_controller|Add3~7  $ (GND))) # (!\SDRAM_controller|address_hold [4] & (!\SDRAM_controller|Add3~7  & VCC))
// \SDRAM_controller|Add3~9  = CARRY((\SDRAM_controller|address_hold [4] & !\SDRAM_controller|Add3~7 ))

	.dataa(\SDRAM_controller|address_hold [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~7 ),
	.combout(\SDRAM_controller|Add3~8_combout ),
	.cout(\SDRAM_controller|Add3~9 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~8 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \SDRAM_controller|address_hold~25 (
// Equation(s):
// \SDRAM_controller|address_hold~25_combout  = (\p_cache_inst|mem_req~combout  & (\p_cache_inst|CPU_address_hold [6])) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & (\p_cache_inst|CPU_address_hold [6])) # 
// (!\SDRAM_controller|p1_req_flag~q  & ((\d_cache_inst|CPU_address_hold [7])))))

	.dataa(\p_cache_inst|CPU_address_hold [6]),
	.datab(\d_cache_inst|CPU_address_hold [7]),
	.datac(\p_cache_inst|mem_req~combout ),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~25_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~25 .lut_mask = 16'hAAAC;
defparam \SDRAM_controller|address_hold~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \SDRAM_controller|address_hold~26 (
// Equation(s):
// \SDRAM_controller|address_hold~26_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~8_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~25_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~8_combout ),
	.datac(\SDRAM_controller|address_hold~25_combout ),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~26_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~26 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|address_hold~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \SDRAM_controller|address_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \SDRAM_controller|Add3~10 (
// Equation(s):
// \SDRAM_controller|Add3~10_combout  = (\SDRAM_controller|address_hold [5] & (!\SDRAM_controller|Add3~9 )) # (!\SDRAM_controller|address_hold [5] & ((\SDRAM_controller|Add3~9 ) # (GND)))
// \SDRAM_controller|Add3~11  = CARRY((!\SDRAM_controller|Add3~9 ) # (!\SDRAM_controller|address_hold [5]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~9 ),
	.combout(\SDRAM_controller|Add3~10_combout ),
	.cout(\SDRAM_controller|Add3~11 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~10 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \SDRAM_controller|address_hold~30 (
// Equation(s):
// \SDRAM_controller|address_hold~30_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~10_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|address_hold~29_combout ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold~29_combout ),
	.datac(\SDRAM_controller|Add3~10_combout ),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~30_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~30 .lut_mask = 16'hF0CC;
defparam \SDRAM_controller|address_hold~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \SDRAM_controller|address_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \SDRAM_controller|Add3~12 (
// Equation(s):
// \SDRAM_controller|Add3~12_combout  = (\SDRAM_controller|address_hold [6] & (\SDRAM_controller|Add3~11  $ (GND))) # (!\SDRAM_controller|address_hold [6] & (!\SDRAM_controller|Add3~11  & VCC))
// \SDRAM_controller|Add3~13  = CARRY((\SDRAM_controller|address_hold [6] & !\SDRAM_controller|Add3~11 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~11 ),
	.combout(\SDRAM_controller|Add3~12_combout ),
	.cout(\SDRAM_controller|Add3~13 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~12 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \SDRAM_controller|address_hold~3 (
// Equation(s):
// \SDRAM_controller|address_hold~3_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~12_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|address_hold~2_combout ))

	.dataa(\SDRAM_controller|address_hold~2_combout ),
	.datab(\SDRAM_controller|Add3~12_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~3 .lut_mask = 16'hCCAA;
defparam \SDRAM_controller|address_hold~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \SDRAM_controller|address_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \SDRAM_controller|Add3~14 (
// Equation(s):
// \SDRAM_controller|Add3~14_combout  = (\SDRAM_controller|address_hold [7] & (!\SDRAM_controller|Add3~13 )) # (!\SDRAM_controller|address_hold [7] & ((\SDRAM_controller|Add3~13 ) # (GND)))
// \SDRAM_controller|Add3~15  = CARRY((!\SDRAM_controller|Add3~13 ) # (!\SDRAM_controller|address_hold [7]))

	.dataa(\SDRAM_controller|address_hold [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~13 ),
	.combout(\SDRAM_controller|Add3~14_combout ),
	.cout(\SDRAM_controller|Add3~15 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~14 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \SDRAM_controller|address_hold~5 (
// Equation(s):
// \SDRAM_controller|address_hold~5_combout  = (\p_cache_inst|mem_req~combout  & (\p_cache_inst|CPU_address_hold [9])) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & (\p_cache_inst|CPU_address_hold [9])) # 
// (!\SDRAM_controller|p1_req_flag~q  & ((\d_cache_inst|CPU_address_hold [10])))))

	.dataa(\p_cache_inst|CPU_address_hold [9]),
	.datab(\p_cache_inst|mem_req~combout ),
	.datac(\d_cache_inst|CPU_address_hold [10]),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~5 .lut_mask = 16'hAAB8;
defparam \SDRAM_controller|address_hold~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \SDRAM_controller|address_hold~6 (
// Equation(s):
// \SDRAM_controller|address_hold~6_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~14_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~5_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~14_combout ),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(\SDRAM_controller|address_hold~5_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~6 .lut_mask = 16'hCFC0;
defparam \SDRAM_controller|address_hold~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \SDRAM_controller|address_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \SDRAM_controller|Add3~16 (
// Equation(s):
// \SDRAM_controller|Add3~16_combout  = (\SDRAM_controller|address_hold [8] & (\SDRAM_controller|Add3~15  $ (GND))) # (!\SDRAM_controller|address_hold [8] & (!\SDRAM_controller|Add3~15  & VCC))
// \SDRAM_controller|Add3~17  = CARRY((\SDRAM_controller|address_hold [8] & !\SDRAM_controller|Add3~15 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~15 ),
	.combout(\SDRAM_controller|Add3~16_combout ),
	.cout(\SDRAM_controller|Add3~17 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~16 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \SDRAM_controller|address_hold~10 (
// Equation(s):
// \SDRAM_controller|address_hold~10_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Add3~16_combout ))) # (!\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|address_hold~9_combout ))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(\SDRAM_controller|address_hold~9_combout ),
	.datac(gnd),
	.datad(\SDRAM_controller|Add3~16_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~10_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~10 .lut_mask = 16'hEE44;
defparam \SDRAM_controller|address_hold~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \SDRAM_controller|address_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \SDRAM_controller|Add3~18 (
// Equation(s):
// \SDRAM_controller|Add3~18_combout  = (\SDRAM_controller|address_hold [9] & (!\SDRAM_controller|Add3~17 )) # (!\SDRAM_controller|address_hold [9] & ((\SDRAM_controller|Add3~17 ) # (GND)))
// \SDRAM_controller|Add3~19  = CARRY((!\SDRAM_controller|Add3~17 ) # (!\SDRAM_controller|address_hold [9]))

	.dataa(\SDRAM_controller|address_hold [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~17 ),
	.combout(\SDRAM_controller|Add3~18_combout ),
	.cout(\SDRAM_controller|Add3~19 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~18 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \SDRAM_controller|address_hold~16 (
// Equation(s):
// \SDRAM_controller|address_hold~16_combout  = (\SDRAM_controller|address_hold~15_combout  & (((\SDRAM_controller|Add3~18_combout ) # (!\SDRAM_controller|address_hold[10]~13_combout )))) # (!\SDRAM_controller|address_hold~15_combout  & 
// (\p_cache_inst|CPU_address_hold [11] & ((\SDRAM_controller|address_hold[10]~13_combout ))))

	.dataa(\p_cache_inst|CPU_address_hold [11]),
	.datab(\SDRAM_controller|address_hold~15_combout ),
	.datac(\SDRAM_controller|Add3~18_combout ),
	.datad(\SDRAM_controller|address_hold[10]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~16_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~16 .lut_mask = 16'hE2CC;
defparam \SDRAM_controller|address_hold~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \SDRAM_controller|address_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \SDRAM_controller|Add3~20 (
// Equation(s):
// \SDRAM_controller|Add3~20_combout  = (\SDRAM_controller|address_hold [10] & (\SDRAM_controller|Add3~19  $ (GND))) # (!\SDRAM_controller|address_hold [10] & (!\SDRAM_controller|Add3~19  & VCC))
// \SDRAM_controller|Add3~21  = CARRY((\SDRAM_controller|address_hold [10] & !\SDRAM_controller|Add3~19 ))

	.dataa(\SDRAM_controller|address_hold [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~19 ),
	.combout(\SDRAM_controller|Add3~20_combout ),
	.cout(\SDRAM_controller|Add3~21 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~20 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \SDRAM_controller|address_hold~20 (
// Equation(s):
// \SDRAM_controller|address_hold~20_combout  = (\SDRAM_controller|address_hold~19_combout  & (((\SDRAM_controller|Add3~20_combout ) # (!\SDRAM_controller|address_hold[10]~14_combout )))) # (!\SDRAM_controller|address_hold~19_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65] & ((\SDRAM_controller|address_hold[10]~14_combout ))))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [65]),
	.datab(\SDRAM_controller|address_hold~19_combout ),
	.datac(\SDRAM_controller|Add3~20_combout ),
	.datad(\SDRAM_controller|address_hold[10]~14_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~20_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~20 .lut_mask = 16'hE2CC;
defparam \SDRAM_controller|address_hold~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \SDRAM_controller|address_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \SDRAM_controller|Add3~22 (
// Equation(s):
// \SDRAM_controller|Add3~22_combout  = (\SDRAM_controller|address_hold [11] & (!\SDRAM_controller|Add3~21 )) # (!\SDRAM_controller|address_hold [11] & ((\SDRAM_controller|Add3~21 ) # (GND)))
// \SDRAM_controller|Add3~23  = CARRY((!\SDRAM_controller|Add3~21 ) # (!\SDRAM_controller|address_hold [11]))

	.dataa(\SDRAM_controller|address_hold [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~21 ),
	.combout(\SDRAM_controller|Add3~22_combout ),
	.cout(\SDRAM_controller|Add3~23 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~22 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \SDRAM_controller|address_hold~23 (
// Equation(s):
// \SDRAM_controller|address_hold~23_combout  = (\SDRAM_controller|address_hold[10]~14_combout  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]) # ((\SDRAM_controller|address_hold[10]~13_combout )))) # 
// (!\SDRAM_controller|address_hold[10]~14_combout  & (((\d_cache_inst|CPU_address_hold [14] & !\SDRAM_controller|address_hold[10]~13_combout ))))

	.dataa(\SDRAM_controller|address_hold[10]~14_combout ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [66]),
	.datac(\d_cache_inst|CPU_address_hold [14]),
	.datad(\SDRAM_controller|address_hold[10]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~23_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~23 .lut_mask = 16'hAAD8;
defparam \SDRAM_controller|address_hold~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \SDRAM_controller|address_hold~24 (
// Equation(s):
// \SDRAM_controller|address_hold~24_combout  = (\SDRAM_controller|address_hold~23_combout  & ((\SDRAM_controller|Add3~22_combout ) # ((!\SDRAM_controller|address_hold[10]~13_combout )))) # (!\SDRAM_controller|address_hold~23_combout  & 
// (((\p_cache_inst|CPU_address_hold [13] & \SDRAM_controller|address_hold[10]~13_combout ))))

	.dataa(\SDRAM_controller|Add3~22_combout ),
	.datab(\SDRAM_controller|address_hold~23_combout ),
	.datac(\p_cache_inst|CPU_address_hold [13]),
	.datad(\SDRAM_controller|address_hold[10]~13_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~24_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~24 .lut_mask = 16'hB8CC;
defparam \SDRAM_controller|address_hold~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \SDRAM_controller|address_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \SDRAM_controller|Add3~24 (
// Equation(s):
// \SDRAM_controller|Add3~24_combout  = (\SDRAM_controller|address_hold [12] & (\SDRAM_controller|Add3~23  $ (GND))) # (!\SDRAM_controller|address_hold [12] & (!\SDRAM_controller|Add3~23  & VCC))
// \SDRAM_controller|Add3~25  = CARRY((\SDRAM_controller|address_hold [12] & !\SDRAM_controller|Add3~23 ))

	.dataa(\SDRAM_controller|address_hold [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~23 ),
	.combout(\SDRAM_controller|Add3~24_combout ),
	.cout(\SDRAM_controller|Add3~25 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~24 .lut_mask = 16'hA50A;
defparam \SDRAM_controller|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \SDRAM_controller|address_hold~28 (
// Equation(s):
// \SDRAM_controller|address_hold~28_combout  = (\SDRAM_controller|address_hold[10]~14_combout  & ((\SDRAM_controller|address_hold~27_combout  & ((\SDRAM_controller|Add3~24_combout ))) # (!\SDRAM_controller|address_hold~27_combout  & 
// (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67])))) # (!\SDRAM_controller|address_hold[10]~14_combout  & (\SDRAM_controller|address_hold~27_combout ))

	.dataa(\SDRAM_controller|address_hold[10]~14_combout ),
	.datab(\SDRAM_controller|address_hold~27_combout ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [67]),
	.datad(\SDRAM_controller|Add3~24_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~28_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~28 .lut_mask = 16'hEC64;
defparam \SDRAM_controller|address_hold~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \SDRAM_controller|address_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \SDRAM_controller|Add3~26 (
// Equation(s):
// \SDRAM_controller|Add3~26_combout  = (\SDRAM_controller|address_hold [13] & (!\SDRAM_controller|Add3~25 )) # (!\SDRAM_controller|address_hold [13] & ((\SDRAM_controller|Add3~25 ) # (GND)))
// \SDRAM_controller|Add3~27  = CARRY((!\SDRAM_controller|Add3~25 ) # (!\SDRAM_controller|address_hold [13]))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~25 ),
	.combout(\SDRAM_controller|Add3~26_combout ),
	.cout(\SDRAM_controller|Add3~27 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~26 .lut_mask = 16'h3C3F;
defparam \SDRAM_controller|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \MSC_inst|data_page[0]~0 (
// Equation(s):
// \MSC_inst|data_page[0]~0_combout  = (\MSC_inst|p2_control_enable~q  & (\CPU_inst|shift_merge0|RBA_reg [1] & (\CPU_inst|shift_merge0|RBA_reg [0] & \MSC_en~1_combout )))

	.dataa(\MSC_inst|p2_control_enable~q ),
	.datab(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\MSC_en~1_combout ),
	.cin(gnd),
	.combout(\MSC_inst|data_page[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|data_page[0]~0 .lut_mask = 16'h8000;
defparam \MSC_inst|data_page[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \MSC_inst|data_page[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[0] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \SDRAM_controller|address_hold~31 (
// Equation(s):
// \SDRAM_controller|address_hold~31_combout  = (\p_cache_inst|mem_req~combout  & (\p_cache_inst|CPU_address_hold [15])) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & (\p_cache_inst|CPU_address_hold [15])) # 
// (!\SDRAM_controller|p1_req_flag~q  & ((\MSC_inst|data_page [0])))))

	.dataa(\p_cache_inst|CPU_address_hold [15]),
	.datab(\p_cache_inst|mem_req~combout ),
	.datac(\MSC_inst|data_page [0]),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~31_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~31 .lut_mask = 16'hAAB8;
defparam \SDRAM_controller|address_hold~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \SDRAM_controller|address_hold~32 (
// Equation(s):
// \SDRAM_controller|address_hold~32_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~26_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~31_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~26_combout ),
	.datad(\SDRAM_controller|address_hold~31_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~32_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~32 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|address_hold~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \SDRAM_controller|address_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \SDRAM_controller|Add3~28 (
// Equation(s):
// \SDRAM_controller|Add3~28_combout  = (\SDRAM_controller|address_hold [14] & (\SDRAM_controller|Add3~27  $ (GND))) # (!\SDRAM_controller|address_hold [14] & (!\SDRAM_controller|Add3~27  & VCC))
// \SDRAM_controller|Add3~29  = CARRY((\SDRAM_controller|address_hold [14] & !\SDRAM_controller|Add3~27 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~27 ),
	.combout(\SDRAM_controller|Add3~28_combout ),
	.cout(\SDRAM_controller|Add3~29 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~28 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \MSC_inst|program_page[0]~0 (
// Equation(s):
// \MSC_inst|program_page[0]~0_combout  = (\MSC_inst|p1_control_enable~q  & (!\CPU_inst|shift_merge0|RBA_reg [1] & (\CPU_inst|shift_merge0|RBA_reg [0] & \MSC_en~1_combout )))

	.dataa(\MSC_inst|p1_control_enable~q ),
	.datab(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\MSC_en~1_combout ),
	.cin(gnd),
	.combout(\MSC_inst|program_page[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|program_page[0]~0 .lut_mask = 16'h2000;
defparam \MSC_inst|program_page[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \MSC_inst|program_page[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[0] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \MSC_inst|data_page[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[1] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \SDRAM_controller|address_hold~33 (
// Equation(s):
// \SDRAM_controller|address_hold~33_combout  = (\p_cache_inst|mem_req~combout  & (\MSC_inst|program_page [0])) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & (\MSC_inst|program_page [0])) # (!\SDRAM_controller|p1_req_flag~q  & 
// ((\MSC_inst|data_page [1])))))

	.dataa(\MSC_inst|program_page [0]),
	.datab(\p_cache_inst|mem_req~combout ),
	.datac(\MSC_inst|data_page [1]),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~33_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~33 .lut_mask = 16'hAAB8;
defparam \SDRAM_controller|address_hold~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \SDRAM_controller|address_hold~34 (
// Equation(s):
// \SDRAM_controller|address_hold~34_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~28_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~33_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~28_combout ),
	.datad(\SDRAM_controller|address_hold~33_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~34_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~34 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|address_hold~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \SDRAM_controller|address_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|Equal1~3 (
// Equation(s):
// \SDRAM_controller|Equal1~3_combout  = (\SDRAM_controller|address_hold [8] & (!\SDRAM_controller|address_hold [11] & (!\SDRAM_controller|address_hold [10] & \SDRAM_controller|address_hold [9])))

	.dataa(\SDRAM_controller|address_hold [8]),
	.datab(\SDRAM_controller|address_hold [11]),
	.datac(\SDRAM_controller|address_hold [10]),
	.datad(\SDRAM_controller|address_hold [9]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~3 .lut_mask = 16'h0200;
defparam \SDRAM_controller|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \SDRAM_controller|Add3~30 (
// Equation(s):
// \SDRAM_controller|Add3~30_combout  = (\SDRAM_controller|address_hold [15] & (!\SDRAM_controller|Add3~29 )) # (!\SDRAM_controller|address_hold [15] & ((\SDRAM_controller|Add3~29 ) # (GND)))
// \SDRAM_controller|Add3~31  = CARRY((!\SDRAM_controller|Add3~29 ) # (!\SDRAM_controller|address_hold [15]))

	.dataa(\SDRAM_controller|address_hold [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~29 ),
	.combout(\SDRAM_controller|Add3~30_combout ),
	.cout(\SDRAM_controller|Add3~31 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~30 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \MSC_inst|data_page[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[2] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \MSC_inst|program_page[1]~feeder (
// Equation(s):
// \MSC_inst|program_page[1]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [1]),
	.cin(gnd),
	.combout(\MSC_inst|program_page[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|program_page[1]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|program_page[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \MSC_inst|program_page[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|program_page[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[1] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \SDRAM_controller|address_hold~35 (
// Equation(s):
// \SDRAM_controller|address_hold~35_combout  = (\p_cache_inst|mem_req~combout  & (((\MSC_inst|program_page [1])))) # (!\p_cache_inst|mem_req~combout  & ((\SDRAM_controller|p1_req_flag~q  & ((\MSC_inst|program_page [1]))) # (!\SDRAM_controller|p1_req_flag~q  
// & (\MSC_inst|data_page [2]))))

	.dataa(\p_cache_inst|mem_req~combout ),
	.datab(\SDRAM_controller|p1_req_flag~q ),
	.datac(\MSC_inst|data_page [2]),
	.datad(\MSC_inst|program_page [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~35_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~35 .lut_mask = 16'hFE10;
defparam \SDRAM_controller|address_hold~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \SDRAM_controller|address_hold~36 (
// Equation(s):
// \SDRAM_controller|address_hold~36_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~30_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~35_combout )))

	.dataa(\SDRAM_controller|Add3~30_combout ),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(gnd),
	.datad(\SDRAM_controller|address_hold~35_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~36_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~36 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|address_hold~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \SDRAM_controller|address_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \SDRAM_controller|Equal1~4 (
// Equation(s):
// \SDRAM_controller|Equal1~4_combout  = (!\SDRAM_controller|address_hold [13] & !\SDRAM_controller|address_hold [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|address_hold [13]),
	.datad(\SDRAM_controller|address_hold [12]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~4 .lut_mask = 16'h000F;
defparam \SDRAM_controller|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N10
cycloneive_lcell_comb \SDRAM_controller|Equal1~5 (
// Equation(s):
// \SDRAM_controller|Equal1~5_combout  = (!\SDRAM_controller|address_hold [14] & (\SDRAM_controller|Equal1~3_combout  & (!\SDRAM_controller|address_hold [15] & \SDRAM_controller|Equal1~4_combout )))

	.dataa(\SDRAM_controller|address_hold [14]),
	.datab(\SDRAM_controller|Equal1~3_combout ),
	.datac(\SDRAM_controller|address_hold [15]),
	.datad(\SDRAM_controller|Equal1~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~5 .lut_mask = 16'h0400;
defparam \SDRAM_controller|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \SDRAM_controller|Add3~32 (
// Equation(s):
// \SDRAM_controller|Add3~32_combout  = (\SDRAM_controller|address_hold [16] & (\SDRAM_controller|Add3~31  $ (GND))) # (!\SDRAM_controller|address_hold [16] & (!\SDRAM_controller|Add3~31  & VCC))
// \SDRAM_controller|Add3~33  = CARRY((\SDRAM_controller|address_hold [16] & !\SDRAM_controller|Add3~31 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~31 ),
	.combout(\SDRAM_controller|Add3~32_combout ),
	.cout(\SDRAM_controller|Add3~33 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~32 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \MSC_inst|program_page[2]~feeder (
// Equation(s):
// \MSC_inst|program_page[2]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [2]),
	.cin(gnd),
	.combout(\MSC_inst|program_page[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|program_page[2]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|program_page[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \MSC_inst|program_page[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|program_page[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[2] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \MSC_inst|data_page[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[3] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \SDRAM_controller|address_hold~37 (
// Equation(s):
// \SDRAM_controller|address_hold~37_combout  = (\SDRAM_controller|p1_req_flag~q  & (\MSC_inst|program_page [2])) # (!\SDRAM_controller|p1_req_flag~q  & ((\p_cache_inst|mem_req~combout  & (\MSC_inst|program_page [2])) # (!\p_cache_inst|mem_req~combout  & 
// ((\MSC_inst|data_page [3])))))

	.dataa(\MSC_inst|program_page [2]),
	.datab(\SDRAM_controller|p1_req_flag~q ),
	.datac(\MSC_inst|data_page [3]),
	.datad(\p_cache_inst|mem_req~combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~37_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~37 .lut_mask = 16'hAAB8;
defparam \SDRAM_controller|address_hold~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \SDRAM_controller|address_hold~38 (
// Equation(s):
// \SDRAM_controller|address_hold~38_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~32_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~37_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~32_combout ),
	.datad(\SDRAM_controller|address_hold~37_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~38_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~38 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|address_hold~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \SDRAM_controller|address_hold[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[16] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \SDRAM_controller|Add3~34 (
// Equation(s):
// \SDRAM_controller|Add3~34_combout  = (\SDRAM_controller|address_hold [17] & (!\SDRAM_controller|Add3~33 )) # (!\SDRAM_controller|address_hold [17] & ((\SDRAM_controller|Add3~33 ) # (GND)))
// \SDRAM_controller|Add3~35  = CARRY((!\SDRAM_controller|Add3~33 ) # (!\SDRAM_controller|address_hold [17]))

	.dataa(\SDRAM_controller|address_hold [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~33 ),
	.combout(\SDRAM_controller|Add3~34_combout ),
	.cout(\SDRAM_controller|Add3~35 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~34 .lut_mask = 16'h5A5F;
defparam \SDRAM_controller|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \MSC_inst|program_page[3]~feeder (
// Equation(s):
// \MSC_inst|program_page[3]~feeder_combout  = \CPU_inst|shift_merge0|LBD_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|shift_merge0|LBD_reg [3]),
	.cin(gnd),
	.combout(\MSC_inst|program_page[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|program_page[3]~feeder .lut_mask = 16'hFF00;
defparam \MSC_inst|program_page[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \MSC_inst|program_page[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|program_page[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[3] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \MSC_inst|data_page[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[4] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \SDRAM_controller|address_hold~39 (
// Equation(s):
// \SDRAM_controller|address_hold~39_combout  = (\SDRAM_controller|p1_req_flag~q  & (\MSC_inst|program_page [3])) # (!\SDRAM_controller|p1_req_flag~q  & ((\p_cache_inst|mem_req~combout  & (\MSC_inst|program_page [3])) # (!\p_cache_inst|mem_req~combout  & 
// ((\MSC_inst|data_page [4])))))

	.dataa(\MSC_inst|program_page [3]),
	.datab(\SDRAM_controller|p1_req_flag~q ),
	.datac(\MSC_inst|data_page [4]),
	.datad(\p_cache_inst|mem_req~combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~39_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~39 .lut_mask = 16'hAAB8;
defparam \SDRAM_controller|address_hold~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \SDRAM_controller|address_hold~40 (
// Equation(s):
// \SDRAM_controller|address_hold~40_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~34_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~39_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_INC~q ),
	.datac(\SDRAM_controller|Add3~34_combout ),
	.datad(\SDRAM_controller|address_hold~39_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~40_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~40 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|address_hold~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \SDRAM_controller|address_hold[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[17] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \SDRAM_controller|Add3~36 (
// Equation(s):
// \SDRAM_controller|Add3~36_combout  = (\SDRAM_controller|address_hold [18] & (\SDRAM_controller|Add3~35  $ (GND))) # (!\SDRAM_controller|address_hold [18] & (!\SDRAM_controller|Add3~35  & VCC))
// \SDRAM_controller|Add3~37  = CARRY((\SDRAM_controller|address_hold [18] & !\SDRAM_controller|Add3~35 ))

	.dataa(gnd),
	.datab(\SDRAM_controller|address_hold [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_controller|Add3~35 ),
	.combout(\SDRAM_controller|Add3~36_combout ),
	.cout(\SDRAM_controller|Add3~37 ));
// synopsys translate_off
defparam \SDRAM_controller|Add3~36 .lut_mask = 16'hC30C;
defparam \SDRAM_controller|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \MSC_inst|program_page[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[4] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \MSC_inst|data_page[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[5] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \SDRAM_controller|address_hold~41 (
// Equation(s):
// \SDRAM_controller|address_hold~41_combout  = (\SDRAM_controller|p1_req_flag~q  & (\MSC_inst|program_page [4])) # (!\SDRAM_controller|p1_req_flag~q  & ((\p_cache_inst|mem_req~combout  & (\MSC_inst|program_page [4])) # (!\p_cache_inst|mem_req~combout  & 
// ((\MSC_inst|data_page [5])))))

	.dataa(\MSC_inst|program_page [4]),
	.datab(\SDRAM_controller|p1_req_flag~q ),
	.datac(\MSC_inst|data_page [5]),
	.datad(\p_cache_inst|mem_req~combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~41_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~41 .lut_mask = 16'hAAB8;
defparam \SDRAM_controller|address_hold~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \SDRAM_controller|address_hold~42 (
// Equation(s):
// \SDRAM_controller|address_hold~42_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~36_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~41_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~36_combout ),
	.datac(\SDRAM_controller|address_hold~41_combout ),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~42_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~42 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|address_hold~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \SDRAM_controller|address_hold[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[18] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \SDRAM_controller|Add3~38 (
// Equation(s):
// \SDRAM_controller|Add3~38_combout  = \SDRAM_controller|address_hold [19] $ (\SDRAM_controller|Add3~37 )

	.dataa(\SDRAM_controller|address_hold [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_controller|Add3~37 ),
	.combout(\SDRAM_controller|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add3~38 .lut_mask = 16'h5A5A;
defparam \SDRAM_controller|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \MSC_inst|program_page[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|program_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|program_page [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|program_page[5] .is_wysiwyg = "true";
defparam \MSC_inst|program_page[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \MSC_inst|data_page[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MSC_inst|data_page[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|data_page [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|data_page[6] .is_wysiwyg = "true";
defparam \MSC_inst|data_page[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \SDRAM_controller|address_hold~43 (
// Equation(s):
// \SDRAM_controller|address_hold~43_combout  = (\SDRAM_controller|p1_req_flag~q  & (\MSC_inst|program_page [5])) # (!\SDRAM_controller|p1_req_flag~q  & ((\p_cache_inst|mem_req~combout  & (\MSC_inst|program_page [5])) # (!\p_cache_inst|mem_req~combout  & 
// ((\MSC_inst|data_page [6])))))

	.dataa(\MSC_inst|program_page [5]),
	.datab(\SDRAM_controller|p1_req_flag~q ),
	.datac(\MSC_inst|data_page [6]),
	.datad(\p_cache_inst|mem_req~combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~43_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~43 .lut_mask = 16'hAAB8;
defparam \SDRAM_controller|address_hold~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \SDRAM_controller|address_hold~44 (
// Equation(s):
// \SDRAM_controller|address_hold~44_combout  = (\SDRAM_controller|state.S_INC~q  & (\SDRAM_controller|Add3~38_combout )) # (!\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|address_hold~43_combout )))

	.dataa(gnd),
	.datab(\SDRAM_controller|Add3~38_combout ),
	.datac(\SDRAM_controller|address_hold~43_combout ),
	.datad(\SDRAM_controller|state.S_INC~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|address_hold~44_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|address_hold~44 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|address_hold~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \SDRAM_controller|address_hold[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|address_hold~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|address_hold[3]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|address_hold [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|address_hold[19] .is_wysiwyg = "true";
defparam \SDRAM_controller|address_hold[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N20
cycloneive_lcell_comb \SDRAM_controller|Equal1~0 (
// Equation(s):
// \SDRAM_controller|Equal1~0_combout  = (!\SDRAM_controller|address_hold [18] & (!\SDRAM_controller|address_hold [17] & (!\SDRAM_controller|address_hold [19] & !\SDRAM_controller|address_hold [16])))

	.dataa(\SDRAM_controller|address_hold [18]),
	.datab(\SDRAM_controller|address_hold [17]),
	.datac(\SDRAM_controller|address_hold [19]),
	.datad(\SDRAM_controller|address_hold [16]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N30
cycloneive_lcell_comb \SDRAM_controller|Equal1~1 (
// Equation(s):
// \SDRAM_controller|Equal1~1_combout  = (\SDRAM_controller|address_hold [1] & (\SDRAM_controller|address_hold [0] & (\SDRAM_controller|address_hold [3] & \SDRAM_controller|address_hold [2])))

	.dataa(\SDRAM_controller|address_hold [1]),
	.datab(\SDRAM_controller|address_hold [0]),
	.datac(\SDRAM_controller|address_hold [3]),
	.datad(\SDRAM_controller|address_hold [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~1 .lut_mask = 16'h8000;
defparam \SDRAM_controller|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \SDRAM_controller|Equal1~2 (
// Equation(s):
// \SDRAM_controller|Equal1~2_combout  = (\SDRAM_controller|address_hold [7] & (\SDRAM_controller|address_hold [5] & (\SDRAM_controller|address_hold [6] & \SDRAM_controller|address_hold [4])))

	.dataa(\SDRAM_controller|address_hold [7]),
	.datab(\SDRAM_controller|address_hold [5]),
	.datac(\SDRAM_controller|address_hold [6]),
	.datad(\SDRAM_controller|address_hold [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~2 .lut_mask = 16'h8000;
defparam \SDRAM_controller|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Equal1~6 (
// Equation(s):
// \SDRAM_controller|Equal1~6_combout  = (\SDRAM_controller|Equal1~5_combout  & (\SDRAM_controller|Equal1~0_combout  & (\SDRAM_controller|Equal1~1_combout  & \SDRAM_controller|Equal1~2_combout )))

	.dataa(\SDRAM_controller|Equal1~5_combout ),
	.datab(\SDRAM_controller|Equal1~0_combout ),
	.datac(\SDRAM_controller|Equal1~1_combout ),
	.datad(\SDRAM_controller|Equal1~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Equal1~6 .lut_mask = 16'h8000;
defparam \SDRAM_controller|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \SDRAM_controller|Selector9~0 (
// Equation(s):
// \SDRAM_controller|Selector9~0_combout  = (\SDRAM_controller|state.S_INC~q  & (!\SDRAM_controller|Equal1~6_combout  & (\SDRAM_controller|init_flag~q ))) # (!\SDRAM_controller|state.S_INC~q  & (((\SDRAM_controller|init_flag~q ) # 
// (!\SDRAM_controller|state.S_RESET~q ))))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(\SDRAM_controller|Equal1~6_combout ),
	.datac(\SDRAM_controller|init_flag~q ),
	.datad(\SDRAM_controller|state.S_RESET~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector9~0 .lut_mask = 16'h7075;
defparam \SDRAM_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N15
dffeas \SDRAM_controller|init_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|init_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|init_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|init_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \SDRAM_controller|state~120 (
// Equation(s):
// \SDRAM_controller|state~120_combout  = (\SDRAM_controller|state.S_READ~q  & \ROM_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\ROM_ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~120_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~120 .lut_mask = 16'hF000;
defparam \SDRAM_controller|state~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \SDRAM_controller|Add2~0 (
// Equation(s):
// \SDRAM_controller|Add2~0_combout  = \ROM_ready~q  $ (\SDRAM_controller|word_address [0])

	.dataa(\ROM_ready~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|word_address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add2~0 .lut_mask = 16'h5A5A;
defparam \SDRAM_controller|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \SDRAM_controller|word_address[0]~0 (
// Equation(s):
// \SDRAM_controller|word_address[0]~0_combout  = (\SDRAM_controller|state.S_READ~q ) # ((button_s[3]) # (\rst~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(button_s[3]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|word_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|word_address[0]~0 .lut_mask = 16'hFFFC;
defparam \SDRAM_controller|word_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \SDRAM_controller|word_address[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|word_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|word_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|word_address[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|word_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \SDRAM_controller|Add2~1 (
// Equation(s):
// \SDRAM_controller|Add2~1_combout  = \SDRAM_controller|word_address [1] $ (((\ROM_ready~q  & \SDRAM_controller|word_address [0])))

	.dataa(\ROM_ready~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|word_address [1]),
	.datad(\SDRAM_controller|word_address [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Add2~1 .lut_mask = 16'h5AF0;
defparam \SDRAM_controller|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \SDRAM_controller|word_address[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(\SDRAM_controller|word_address[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|word_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|word_address[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|word_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \SDRAM_controller|Selector43~0 (
// Equation(s):
// \SDRAM_controller|Selector43~0_combout  = (\SDRAM_controller|word_address [1] & \SDRAM_controller|word_address [0])

	.dataa(gnd),
	.datab(\SDRAM_controller|word_address [1]),
	.datac(gnd),
	.datad(\SDRAM_controller|word_address [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector43~0 .lut_mask = 16'hCC00;
defparam \SDRAM_controller|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \SDRAM_controller|Selector43~1 (
// Equation(s):
// \SDRAM_controller|Selector43~1_combout  = (\SDRAM_controller|init_flag~q  & ((\SDRAM_controller|state.S_REFRESH_NOP3~q ) # ((\SDRAM_controller|state~120_combout  & !\SDRAM_controller|Selector43~0_combout )))) # (!\SDRAM_controller|init_flag~q  & 
// (\SDRAM_controller|state~120_combout  & (!\SDRAM_controller|Selector43~0_combout )))

	.dataa(\SDRAM_controller|init_flag~q ),
	.datab(\SDRAM_controller|state~120_combout ),
	.datac(\SDRAM_controller|Selector43~0_combout ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector43~1 .lut_mask = 16'hAE0C;
defparam \SDRAM_controller|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \SDRAM_controller|Selector43~2 (
// Equation(s):
// \SDRAM_controller|Selector43~2_combout  = (\SDRAM_controller|Selector43~1_combout ) # ((\SDRAM_controller|state.S_INC~q  & !\SDRAM_controller|Equal1~6_combout ))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|Equal1~6_combout ),
	.datad(\SDRAM_controller|Selector43~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector43~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector43~2 .lut_mask = 16'hFF0A;
defparam \SDRAM_controller|Selector43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \SDRAM_controller|state.S_INIT_DATA (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector43~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INIT_DATA .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \SDRAM_controller|Selector169~0 (
// Equation(s):
// \SDRAM_controller|Selector169~0_combout  = (\SDRAM_controller|state.S_INIT_DATA~q  & (((\SDRAM_controller|read_req~q ) # (!\SDRAM_controller|refresh_flag~q )))) # (!\SDRAM_controller|state.S_INIT_DATA~q  & (!\SDRAM_controller|state.S_READ~q  & 
// (\SDRAM_controller|read_req~q )))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\SDRAM_controller|state.S_INIT_DATA~q ),
	.datac(\SDRAM_controller|read_req~q ),
	.datad(\SDRAM_controller|refresh_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector169~0 .lut_mask = 16'hD0DC;
defparam \SDRAM_controller|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \SDRAM_controller|read_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|read_req .is_wysiwyg = "true";
defparam \SDRAM_controller|read_req .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas ROM_ready(
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_controller|read_req~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ROM_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam ROM_ready.is_wysiwyg = "true";
defparam ROM_ready.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \SDRAM_controller|Selector44~0 (
// Equation(s):
// \SDRAM_controller|Selector44~0_combout  = (\ROM_ready~q  & (\SDRAM_controller|state.S_INIT_DATA~q  & ((!\SDRAM_controller|refresh_flag~q )))) # (!\ROM_ready~q  & ((\SDRAM_controller|state.S_READ~q ) # ((\SDRAM_controller|state.S_INIT_DATA~q  & 
// !\SDRAM_controller|refresh_flag~q ))))

	.dataa(\ROM_ready~q ),
	.datab(\SDRAM_controller|state.S_INIT_DATA~q ),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\SDRAM_controller|refresh_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector44~0 .lut_mask = 16'h50DC;
defparam \SDRAM_controller|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N27
dffeas \SDRAM_controller|state.S_READ (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_READ .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \SDRAM_controller|state~145 (
// Equation(s):
// \SDRAM_controller|state~145_combout  = (!\comb~2_combout  & (\SDRAM_controller|state.S_READ~q  & (\ROM_ready~q  & \SDRAM_controller|Selector43~0_combout )))

	.dataa(\comb~2_combout ),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\ROM_ready~q ),
	.datad(\SDRAM_controller|Selector43~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~145_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~145 .lut_mask = 16'h4000;
defparam \SDRAM_controller|state~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N29
dffeas \SDRAM_controller|state.S_WRITE_ACTIVATE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_ACTIVATE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_ACTIVATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \SDRAM_controller|state~131 (
// Equation(s):
// \SDRAM_controller|state~131_combout  = (!\rst~q  & (!button_s[3] & \SDRAM_controller|state.S_WRITE_ACTIVATE~q ))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~131_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~131 .lut_mask = 16'h0300;
defparam \SDRAM_controller|state~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N9
dffeas \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \SDRAM_controller|state~143 (
// Equation(s):
// \SDRAM_controller|state~143_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~143_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~143 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \SDRAM_controller|state.S_WRITE_DATA (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneive_lcell_comb \SDRAM_controller|state~136 (
// Equation(s):
// \SDRAM_controller|state~136_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_DATA~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~136_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~136 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \SDRAM_controller|state.S_WRITE_DATA1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneive_lcell_comb \SDRAM_controller|state~117 (
// Equation(s):
// \SDRAM_controller|state~117_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_DATA1~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~117_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~117 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \SDRAM_controller|state.S_WRITE_DATA2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneive_lcell_comb \SDRAM_controller|state~115 (
// Equation(s):
// \SDRAM_controller|state~115_combout  = (!button_s[3] & (\SDRAM_controller|state.S_WRITE_DATA2~q  & !\rst~q ))

	.dataa(button_s[3]),
	.datab(\SDRAM_controller|state.S_WRITE_DATA2~q ),
	.datac(\rst~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~115_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~115 .lut_mask = 16'h0404;
defparam \SDRAM_controller|state~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \SDRAM_controller|state.S_WRITE_DATA3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneive_lcell_comb \SDRAM_controller|state~132 (
// Equation(s):
// \SDRAM_controller|state~132_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_DATA3~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~132_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~132 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \SDRAM_controller|state.S_WRITE_DATA_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \SDRAM_controller|state~124 (
// Equation(s):
// \SDRAM_controller|state~124_combout  = (!\rst~q  & (\SDRAM_controller|state.S_WRITE_DATA_NOP1~q  & !button_s[3]))

	.dataa(gnd),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_WRITE_DATA_NOP1~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\SDRAM_controller|state~124_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~124 .lut_mask = 16'h0030;
defparam \SDRAM_controller|state~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \SDRAM_controller|state.S_WRITE_DATA_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_DATA_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_DATA_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_DATA_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \SDRAM_controller|state~125 (
// Equation(s):
// \SDRAM_controller|state~125_combout  = (!\rst~q  & (\SDRAM_controller|state.S_WRITE_DATA_NOP2~q  & !button_s[3]))

	.dataa(\rst~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_WRITE_DATA_NOP2~q ),
	.datad(button_s[3]),
	.cin(gnd),
	.combout(\SDRAM_controller|state~125_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~125 .lut_mask = 16'h0050;
defparam \SDRAM_controller|state~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \SDRAM_controller|state.S_INC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_INC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_INC .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_INC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \SDRAM_controller|Selector14~1 (
// Equation(s):
// \SDRAM_controller|Selector14~1_combout  = (\SDRAM_controller|state.S_READ_P1_DATA3~q ) # ((\SDRAM_controller|state.S_READ_P2_DATA3~q ) # ((\SDRAM_controller|Selector14~0_combout  & \SDRAM_controller|state.S_IDLE~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.datab(\SDRAM_controller|Selector14~0_combout ),
	.datac(\SDRAM_controller|state.S_IDLE~q ),
	.datad(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~1 .lut_mask = 16'hFFEA;
defparam \SDRAM_controller|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \SDRAM_controller|Selector14~2 (
// Equation(s):
// \SDRAM_controller|Selector14~2_combout  = (\SDRAM_controller|state.S_INC~q  & ((\SDRAM_controller|Equal1~6_combout ) # ((\SDRAM_controller|Selector14~1_combout  & !\SDRAM_controller|refresh_flag~q )))) # (!\SDRAM_controller|state.S_INC~q  & 
// (\SDRAM_controller|Selector14~1_combout  & ((!\SDRAM_controller|refresh_flag~q ))))

	.dataa(\SDRAM_controller|state.S_INC~q ),
	.datab(\SDRAM_controller|Selector14~1_combout ),
	.datac(\SDRAM_controller|Equal1~6_combout ),
	.datad(\SDRAM_controller|refresh_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~2 .lut_mask = 16'hA0EC;
defparam \SDRAM_controller|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \SDRAM_controller|Selector14~3 (
// Equation(s):
// \SDRAM_controller|Selector14~3_combout  = (\SDRAM_controller|Selector14~2_combout ) # ((\SDRAM_controller|state.S_WRITE_P2_NOP2~q ) # ((!\SDRAM_controller|init_flag~q  & \SDRAM_controller|state.S_REFRESH_NOP3~q )))

	.dataa(\SDRAM_controller|Selector14~2_combout ),
	.datab(\SDRAM_controller|state.S_WRITE_P2_NOP2~q ),
	.datac(\SDRAM_controller|init_flag~q ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector14~3 .lut_mask = 16'hEFEE;
defparam \SDRAM_controller|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N31
dffeas \SDRAM_controller|state.S_IDLE (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_IDLE .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \SDRAM_controller|Selector67~0 (
// Equation(s):
// \SDRAM_controller|Selector67~0_combout  = (\SDRAM_controller|state.S_READ_P1_DATA3~q ) # ((!\SDRAM_controller|state.S_IDLE~q  & (!\SDRAM_controller|state.S_REFRESH~q  & \SDRAM_controller|ready1~q )))

	.dataa(\SDRAM_controller|state.S_IDLE~q ),
	.datab(\SDRAM_controller|state.S_REFRESH~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector67~0 .lut_mask = 16'hFF10;
defparam \SDRAM_controller|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N3
dffeas \SDRAM_controller|ready1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|ready1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|ready1 .is_wysiwyg = "true";
defparam \SDRAM_controller|ready1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \p_cache_inst|Mux4~0 (
// Equation(s):
// \p_cache_inst|Mux4~0_combout  = (\p_cache_inst|word_address [1] & ((\p_cache_inst|word_address [0]) # ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43])))) # (!\p_cache_inst|word_address [1] & (!\p_cache_inst|word_address [0] & 
// ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\p_cache_inst|word_address [1]),
	.datab(\p_cache_inst|word_address [0]),
	.datac(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux4~0 .lut_mask = 16'hB9A8;
defparam \p_cache_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \p_cache_inst|Mux4~1 (
// Equation(s):
// \p_cache_inst|Mux4~1_combout  = (\p_cache_inst|Mux4~0_combout  & ((\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59]) # ((!\p_cache_inst|word_address [0])))) # (!\p_cache_inst|Mux4~0_combout  & (((\p_cache_inst|word_address [0] & 
// \p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.datab(\p_cache_inst|Mux4~0_combout ),
	.datac(\p_cache_inst|word_address [0]),
	.datad(\p_cache_inst|p_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\p_cache_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \p_cache_inst|Mux4~1 .lut_mask = 16'hBC8C;
defparam \p_cache_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_alternate~0 (
// Equation(s):
// \CPU_inst|decode_unit0|I_alternate~0_combout  = (!\CPU_inst|hazard_unit0|decoder_flush~1_combout  & (!\CPU_inst|RST~q  & (!\CPU_inst|hazard_unit0|RST_hold~q  & \p_cache_inst|Mux4~1_combout )))

	.dataa(\CPU_inst|hazard_unit0|decoder_flush~1_combout ),
	.datab(\CPU_inst|RST~q ),
	.datac(\CPU_inst|hazard_unit0|RST_hold~q ),
	.datad(\p_cache_inst|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_alternate~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate~0 .lut_mask = 16'h0100;
defparam \CPU_inst|decode_unit0|I_alternate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \CPU_inst|decode_unit0|I_alternate[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_alternate~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|I_alternate[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_alternate [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_alternate[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_alternate[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \CPU_inst|decode_unit0|I_reg~1 (
// Equation(s):
// \CPU_inst|decode_unit0|I_reg~1_combout  = (!\CPU_inst|decode_unit0|I_reg[0]~0_combout  & ((\CPU_inst|decode_unit0|prev_hazard~q  & ((\CPU_inst|decode_unit0|I_alternate [11]))) # (!\CPU_inst|decode_unit0|prev_hazard~q  & (\p_cache_inst|Mux4~1_combout ))))

	.dataa(\p_cache_inst|Mux4~1_combout ),
	.datab(\CPU_inst|decode_unit0|I_alternate [11]),
	.datac(\CPU_inst|decode_unit0|I_reg[0]~0_combout ),
	.datad(\CPU_inst|decode_unit0|prev_hazard~q ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|I_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg~1 .lut_mask = 16'h0C0A;
defparam \CPU_inst|decode_unit0|I_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \CPU_inst|decode_unit0|I_reg[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|I_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|I_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|I_reg[11] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|I_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneive_lcell_comb \CPU_inst|decode_unit0|NZT~1 (
// Equation(s):
// \CPU_inst|decode_unit0|NZT~1_combout  = (\CPU_inst|decode_unit0|NZT~0_combout  & ((!\CPU_inst|decode_unit0|CALL~0_combout ) # (!\CPU_inst|decode_unit0|I_reg [11])))

	.dataa(\CPU_inst|decode_unit0|I_reg [11]),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|CALL~0_combout ),
	.datad(\CPU_inst|decode_unit0|NZT~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|NZT~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT~1 .lut_mask = 16'h5F00;
defparam \CPU_inst|decode_unit0|NZT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N1
dffeas \CPU_inst|decode_unit0|NZT (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|NZT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|WC_reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|NZT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|NZT .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|NZT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N22
cycloneive_lcell_comb \CPU_inst|NZT1~0 (
// Equation(s):
// \CPU_inst|NZT1~0_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|NZT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|NZT~q ),
	.cin(gnd),
	.combout(\CPU_inst|NZT1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT1~0 .lut_mask = 16'hF000;
defparam \CPU_inst|NZT1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N23
dffeas \CPU_inst|NZT1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|NZT1~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT1 .is_wysiwyg = "true";
defparam \CPU_inst|NZT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N16
cycloneive_lcell_comb \CPU_inst|NZT2~0 (
// Equation(s):
// \CPU_inst|NZT2~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|NZT1~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|NZT1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|NZT2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT2~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|NZT2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N17
dffeas \CPU_inst|NZT2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|NZT2~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT2 .is_wysiwyg = "true";
defparam \CPU_inst|NZT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N26
cycloneive_lcell_comb \CPU_inst|NZT3~0 (
// Equation(s):
// \CPU_inst|NZT3~0_combout  = (\CPU_inst|NZT2~q  & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(\CPU_inst|NZT2~q ),
	.datac(gnd),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|NZT3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT3~0 .lut_mask = 16'hCC00;
defparam \CPU_inst|NZT3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N27
dffeas \CPU_inst|NZT3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|NZT3~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT3 .is_wysiwyg = "true";
defparam \CPU_inst|NZT3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y17_N2
cycloneive_lcell_comb \CPU_inst|NZT4~0 (
// Equation(s):
// \CPU_inst|NZT4~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|NZT3~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|NZT3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|NZT4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|NZT4~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|NZT4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y17_N3
dffeas \CPU_inst|NZT4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|NZT4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|NZT4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|NZT4 .is_wysiwyg = "true";
defparam \CPU_inst|NZT4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \CPU_inst|PC0|always2~0 (
// Equation(s):
// \CPU_inst|PC0|always2~0_combout  = (!\CPU_inst|CALL4~q  & (!\CPU_inst|XEC4~q  & ((!\CPU_inst|ALU0|NZ_reg~q ) # (!\CPU_inst|NZT4~q ))))

	.dataa(\CPU_inst|NZT4~q ),
	.datab(\CPU_inst|ALU0|NZ_reg~q ),
	.datac(\CPU_inst|CALL4~q ),
	.datad(\CPU_inst|XEC4~q ),
	.cin(gnd),
	.combout(\CPU_inst|PC0|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|PC0|always2~0 .lut_mask = 16'h0007;
defparam \CPU_inst|PC0|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \CPU_inst|WC4~0 (
// Equation(s):
// \CPU_inst|WC4~0_combout  = (\CPU_inst|PC0|always2~0_combout  & \CPU_inst|WC3~q )

	.dataa(gnd),
	.datab(\CPU_inst|PC0|always2~0_combout ),
	.datac(\CPU_inst|WC3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|WC4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|WC4~0 .lut_mask = 16'hC0C0;
defparam \CPU_inst|WC4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \CPU_inst|WC4 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|WC4~0_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC4 .is_wysiwyg = "true";
defparam \CPU_inst|WC4 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \CPU_inst|WC5 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC4~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC5 .is_wysiwyg = "true";
defparam \CPU_inst|WC5 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \CPU_inst|WC6 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|WC5~q ),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|WC6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|WC6 .is_wysiwyg = "true";
defparam \CPU_inst|WC6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \CPU_inst|hazard_unit0|data_hazard (
// Equation(s):
// \CPU_inst|hazard_unit0|data_hazard~combout  = (!\d_cache_inst|d_cache_miss~4_combout ) # (!\CPU_inst|WC6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|WC6~q ),
	.datad(\d_cache_inst|d_cache_miss~4_combout ),
	.cin(gnd),
	.combout(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|hazard_unit0|data_hazard .lut_mask = 16'h0FFF;
defparam \CPU_inst|hazard_unit0|data_hazard .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \CPU_inst|decode_unit0|shift_L_reg[0]~16 (
// Equation(s):
// \CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  = (\CPU_inst|hazard_unit0|data_hazard~combout  & (\CPU_inst|decode_unit0|shift_L_reg[0]~4_combout  & ((\CPU_inst|decode_unit0|rotate_mux_reg~q ) # (!\CPU_inst|decode_unit0|shift_L_reg[0]~15_combout ))))

	.dataa(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.datab(\CPU_inst|decode_unit0|rotate_mux_reg~q ),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~4_combout ),
	.datad(\CPU_inst|decode_unit0|shift_L_reg[0]~15_combout ),
	.cin(gnd),
	.combout(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~16 .lut_mask = 16'h80A0;
defparam \CPU_inst|decode_unit0|shift_L_reg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \CPU_inst|decode_unit0|merge_D0_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|decode_unit0|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|decode_unit0|shift_L_reg[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|decode_unit0|merge_D0_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|decode_unit0|merge_D0_reg[2] .is_wysiwyg = "true";
defparam \CPU_inst|decode_unit0|merge_D0_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \CPU_inst|merge_D01~2 (
// Equation(s):
// \CPU_inst|merge_D01~2_combout  = (\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout  & \CPU_inst|decode_unit0|merge_D0_reg [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|decode_unit0|shift_L_reg[0]~16_combout ),
	.datad(\CPU_inst|decode_unit0|merge_D0_reg [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D01~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D01~2 .lut_mask = 16'hF000;
defparam \CPU_inst|merge_D01~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \CPU_inst|merge_D01[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D01~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D01[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D01[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \CPU_inst|merge_D02~2 (
// Equation(s):
// \CPU_inst|merge_D02~2_combout  = (\CPU_inst|merge_D01 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|merge_D01 [2]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D02~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D02~2 .lut_mask = 16'hF000;
defparam \CPU_inst|merge_D02~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \CPU_inst|merge_D02[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D02~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D02 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D02[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D02[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \CPU_inst|merge_D03~2 (
// Equation(s):
// \CPU_inst|merge_D03~2_combout  = (\CPU_inst|merge_D02 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|merge_D02 [2]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D03~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D03~2 .lut_mask = 16'hF000;
defparam \CPU_inst|merge_D03~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N31
dffeas \CPU_inst|merge_D03[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D03~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D03 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D03[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D03[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \CPU_inst|merge_D04~2 (
// Equation(s):
// \CPU_inst|merge_D04~2_combout  = (\CPU_inst|merge_D03 [2] & \CPU_inst|PC0|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|merge_D03 [2]),
	.datad(\CPU_inst|PC0|always2~0_combout ),
	.cin(gnd),
	.combout(\CPU_inst|merge_D04~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D04~2 .lut_mask = 16'hF000;
defparam \CPU_inst|merge_D04~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \CPU_inst|merge_D04[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D04~2_combout ),
	.asdata(vcc),
	.clrn(!\CPU_inst|RST~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D04 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D04[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D04[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \CPU_inst|merge_D05[2]~feeder (
// Equation(s):
// \CPU_inst|merge_D05[2]~feeder_combout  = \CPU_inst|merge_D04 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_inst|merge_D04 [2]),
	.cin(gnd),
	.combout(\CPU_inst|merge_D05[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|merge_D05[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU_inst|merge_D05[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \CPU_inst|merge_D05[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|merge_D05[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|merge_D05 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|merge_D05[2] .is_wysiwyg = "true";
defparam \CPU_inst|merge_D05[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~3 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~3_combout  = (\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [4])) # (!\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [3])))

	.dataa(gnd),
	.datab(\CPU_inst|shift_merge0|merge_mask [4]),
	.datac(\CPU_inst|merge_D05 [0]),
	.datad(\CPU_inst|shift_merge0|merge_mask [3]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~3 .lut_mask = 16'hCFC0;
defparam \CPU_inst|shift_merge0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~1_combout  = (\CPU_inst|merge_D05 [0] & ((\CPU_inst|shift_merge0|merge_mask [2]))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|merge_mask [1]))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_mask [1]),
	.datad(\CPU_inst|shift_merge0|merge_mask [2]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~1 .lut_mask = 16'hFC30;
defparam \CPU_inst|shift_merge0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux15~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux15~0_combout  = (\CPU_inst|latch_address_r4 [1] & ((\CPU_inst|shift_merge0|LBD_reg [0]) # ((\CPU_inst|latch_address_r4 [0])))) # (!\CPU_inst|latch_address_r4 [1] & (((\CPU_inst|shift_merge0|LBA_reg [0] & 
// !\CPU_inst|latch_address_r4 [0]))))

	.dataa(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datab(\CPU_inst|latch_address_r4 [1]),
	.datac(\CPU_inst|shift_merge0|LBA_reg [0]),
	.datad(\CPU_inst|latch_address_r4 [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux15~0 .lut_mask = 16'hCCB8;
defparam \CPU_inst|shift_merge0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux15~1 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux15~1_combout  = (\CPU_inst|latch_address_r4 [0] & ((\CPU_inst|shift_merge0|Mux15~0_combout  & (\CPU_inst|shift_merge0|RBD_reg [0])) # (!\CPU_inst|shift_merge0|Mux15~0_combout  & ((\CPU_inst|shift_merge0|RBA_reg [0]))))) # 
// (!\CPU_inst|latch_address_r4 [0] & (((\CPU_inst|shift_merge0|Mux15~0_combout ))))

	.dataa(\CPU_inst|latch_address_r4 [0]),
	.datab(\CPU_inst|shift_merge0|RBD_reg [0]),
	.datac(\CPU_inst|shift_merge0|Mux15~0_combout ),
	.datad(\CPU_inst|shift_merge0|RBA_reg [0]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux15~1 .lut_mask = 16'hDAD0;
defparam \CPU_inst|shift_merge0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \CPU_inst|shift_merge0|merge_in[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|hazard_unit0|data_hazard~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|merge_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|merge_in[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|merge_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~4 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~4_combout  = (\CPU_inst|shift_merge0|merge_in [0] & ((\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|Mux7~3_combout )) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|Mux7~1_combout )))))

	.dataa(\CPU_inst|shift_merge0|Mux7~3_combout ),
	.datab(\CPU_inst|shift_merge0|Mux7~1_combout ),
	.datac(\CPU_inst|shift_merge0|merge_in [0]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~4 .lut_mask = 16'hA0C0;
defparam \CPU_inst|shift_merge0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~0 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~0_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|merge_mask [7])) # (!\CPU_inst|merge_D05 [1] & ((\CPU_inst|shift_merge0|merge_mask [5])))

	.dataa(\CPU_inst|shift_merge0|merge_mask [7]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|merge_mask [5]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~0 .lut_mask = 16'hAAF0;
defparam \CPU_inst|shift_merge0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~5 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~5_combout  = (\CPU_inst|merge_D05 [1] & (\CPU_inst|shift_merge0|shift_reg [0])) # (!\CPU_inst|merge_D05 [1] & (((\CPU_inst|shift_merge0|merge_mask [6] & \CPU_inst|shift_merge0|merge_in [0]))))

	.dataa(\CPU_inst|shift_merge0|shift_reg [0]),
	.datab(\CPU_inst|shift_merge0|merge_mask [6]),
	.datac(\CPU_inst|shift_merge0|merge_in [0]),
	.datad(\CPU_inst|merge_D05 [1]),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~5 .lut_mask = 16'hAAC0;
defparam \CPU_inst|shift_merge0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~6 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~6_combout  = (\CPU_inst|merge_D05 [0] & (((\CPU_inst|shift_merge0|Mux7~5_combout )))) # (!\CPU_inst|merge_D05 [0] & (\CPU_inst|shift_merge0|Mux7~0_combout  & (\CPU_inst|shift_merge0|merge_in [0])))

	.dataa(\CPU_inst|shift_merge0|Mux7~0_combout ),
	.datab(\CPU_inst|merge_D05 [0]),
	.datac(\CPU_inst|shift_merge0|merge_in [0]),
	.datad(\CPU_inst|shift_merge0|Mux7~5_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~6 .lut_mask = 16'hEC20;
defparam \CPU_inst|shift_merge0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \CPU_inst|shift_merge0|Mux7~2 (
// Equation(s):
// \CPU_inst|shift_merge0|Mux7~2_combout  = (\CPU_inst|merge_D05 [2] & ((\CPU_inst|shift_merge0|Mux7~6_combout ))) # (!\CPU_inst|merge_D05 [2] & (\CPU_inst|shift_merge0|Mux7~4_combout ))

	.dataa(gnd),
	.datab(\CPU_inst|merge_D05 [2]),
	.datac(\CPU_inst|shift_merge0|Mux7~4_combout ),
	.datad(\CPU_inst|shift_merge0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|Mux7~2 .lut_mask = 16'hFC30;
defparam \CPU_inst|shift_merge0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \CPU_inst|shift_merge0|LBD_reg[0]~feeder (
// Equation(s):
// \CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout  = \CPU_inst|shift_merge0|Mux7~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|Mux7~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU_inst|shift_merge0|LBD_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \CPU_inst|shift_merge0|LBD_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU_inst|shift_merge0|LBD_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_inst|shift_merge0|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_inst|shift_merge0|LBD_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_inst|shift_merge0|LBD_reg[0] .is_wysiwyg = "true";
defparam \CPU_inst|shift_merge0|LBD_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \MSC_inst|p2_reset_reg~0 (
// Equation(s):
// \MSC_inst|p2_reset_reg~0_combout  = (\CPU_inst|shift_merge0|LBD_reg [0] & \MSC_en~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|LBD_reg [0]),
	.datad(\MSC_en~1_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg~0 .lut_mask = 16'hF000;
defparam \MSC_inst|p2_reset_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \MSC_inst|p2_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_reset_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MSC_inst|p2_reset_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|p2_reset_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \MSC_inst|prev_p2_reset_reg (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\MSC_inst|p2_reset_reg~q ),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|prev_p2_reset_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|prev_p2_reset_reg .is_wysiwyg = "true";
defparam \MSC_inst|prev_p2_reset_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \MSC_inst|p2_reset_req~0 (
// Equation(s):
// \MSC_inst|p2_reset_req~0_combout  = (\MSC_inst|p2_reset_req~q  & ((\MSC_inst|prev_p2_reset_reg~q ) # ((!\MSC_inst|p2_reset_reg~q )))) # (!\MSC_inst|p2_reset_req~q  & (((!\MSC_inst|p2_idle~0_combout ))))

	.dataa(\MSC_inst|prev_p2_reset_reg~q ),
	.datab(\MSC_inst|p2_reset_reg~q ),
	.datac(\MSC_inst|p2_reset_req~q ),
	.datad(\MSC_inst|p2_idle~0_combout ),
	.cin(gnd),
	.combout(\MSC_inst|p2_reset_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \MSC_inst|p2_reset_req~0 .lut_mask = 16'hB0BF;
defparam \MSC_inst|p2_reset_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \MSC_inst|p2_reset_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\MSC_inst|p2_reset_req~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MSC_inst|p2_reset_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MSC_inst|p2_reset_req .is_wysiwyg = "true";
defparam \MSC_inst|p2_reset_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (button_s[2]) # ((\rst~q ) # ((!\MSC_inst|p2_reset_req~q  & !\MSC_inst|p2_idle~0_combout )))

	.dataa(button_s[2]),
	.datab(\rst~q ),
	.datac(\MSC_inst|p2_reset_req~q ),
	.datad(\MSC_inst|p2_idle~0_combout ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hEEEF;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \d_cache_inst|CPU_address_hold[9]~19 (
// Equation(s):
// \d_cache_inst|CPU_address_hold[9]~19_combout  = (!\comb~0_combout  & !\MSC_inst|p2_flush~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb~0_combout ),
	.datad(\MSC_inst|p2_flush~combout ),
	.cin(gnd),
	.combout(\d_cache_inst|CPU_address_hold[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|CPU_address_hold[9]~19 .lut_mask = 16'h000F;
defparam \d_cache_inst|CPU_address_hold[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \d_cache_inst|fetch_active~0 (
// Equation(s):
// \d_cache_inst|fetch_active~0_combout  = (!\d_cache_inst|reset_active~q  & (\d_cache_inst|write_active~q  & (!\d_cache_inst|flush_active~q  & \d_cache_inst|fetch_active~q )))

	.dataa(\d_cache_inst|reset_active~q ),
	.datab(\d_cache_inst|write_active~q ),
	.datac(\d_cache_inst|flush_active~q ),
	.datad(\d_cache_inst|fetch_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|fetch_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|fetch_active~0 .lut_mask = 16'h0400;
defparam \d_cache_inst|fetch_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \d_cache_inst|fetch_active~1 (
// Equation(s):
// \d_cache_inst|fetch_active~1_combout  = (\d_cache_inst|CPU_address_hold[9]~19_combout  & ((\d_cache_inst|fetch_active~0_combout ) # ((!\SDRAM_controller|ready2~q  & \d_cache_inst|CPU_address_hold~50_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|CPU_address_hold[9]~19_combout ),
	.datac(\d_cache_inst|fetch_active~0_combout ),
	.datad(\d_cache_inst|CPU_address_hold~50_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|fetch_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|fetch_active~1 .lut_mask = 16'hC4C0;
defparam \d_cache_inst|fetch_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \d_cache_inst|fetch_active (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\d_cache_inst|fetch_active~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_cache_inst|fetch_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_cache_inst|fetch_active .is_wysiwyg = "true";
defparam \d_cache_inst|fetch_active .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \d_cache_inst|mem_req (
// Equation(s):
// \d_cache_inst|mem_req~combout  = (\d_cache_inst|fetch_active~q  & !\SDRAM_controller|ready2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d_cache_inst|fetch_active~q ),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\d_cache_inst|mem_req~combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|mem_req .lut_mask = 16'h00F0;
defparam \d_cache_inst|mem_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \SDRAM_controller|always0~0 (
// Equation(s):
// \SDRAM_controller|always0~0_combout  = (\SDRAM_controller|p1_req_flag~q ) # ((\p_cache_inst|fetch_active~q  & !\SDRAM_controller|ready1~q ))

	.dataa(gnd),
	.datab(\p_cache_inst|fetch_active~q ),
	.datac(\SDRAM_controller|ready1~q ),
	.datad(\SDRAM_controller|p1_req_flag~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|always0~0 .lut_mask = 16'hFF0C;
defparam \SDRAM_controller|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \SDRAM_controller|p2_req_flag~0 (
// Equation(s):
// \SDRAM_controller|p2_req_flag~0_combout  = (!\SDRAM_controller|always0~0_combout  & (\SDRAM_controller|p1_req_flag~0_combout  & ((\SDRAM_controller|p2_req_flag~q ) # (\d_cache_inst|mem_req~combout ))))

	.dataa(\SDRAM_controller|p2_req_flag~q ),
	.datab(\d_cache_inst|mem_req~combout ),
	.datac(\SDRAM_controller|always0~0_combout ),
	.datad(\SDRAM_controller|p1_req_flag~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|p2_req_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p2_req_flag~0 .lut_mask = 16'h0E00;
defparam \SDRAM_controller|p2_req_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \SDRAM_controller|prev_p2_req~0 (
// Equation(s):
// \SDRAM_controller|prev_p2_req~0_combout  = (!button_s[3] & (\d_cache_inst|fetch_active~q  & (!\rst~q  & !\SDRAM_controller|ready2~q )))

	.dataa(button_s[3]),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|ready2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|prev_p2_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|prev_p2_req~0 .lut_mask = 16'h0004;
defparam \SDRAM_controller|prev_p2_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \SDRAM_controller|prev_p2_req (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|prev_p2_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|prev_p2_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|prev_p2_req .is_wysiwyg = "true";
defparam \SDRAM_controller|prev_p2_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \SDRAM_controller|p2_req_flag~1 (
// Equation(s):
// \SDRAM_controller|p2_req_flag~1_combout  = (!\SDRAM_controller|p2_req_flag~0_combout  & ((\SDRAM_controller|p2_req_flag~q ) # ((\d_cache_inst|mem_req~combout  & !\SDRAM_controller|prev_p2_req~q ))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\d_cache_inst|mem_req~combout ),
	.datac(\SDRAM_controller|p2_req_flag~q ),
	.datad(\SDRAM_controller|prev_p2_req~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|p2_req_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|p2_req_flag~1 .lut_mask = 16'h5054;
defparam \SDRAM_controller|p2_req_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \SDRAM_controller|p2_req_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|p2_req_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|p2_req_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|p2_req_flag .is_wysiwyg = "true";
defparam \SDRAM_controller|p2_req_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \SDRAM_controller|state~139 (
// Equation(s):
// \SDRAM_controller|state~139_combout  = (!\SDRAM_controller|always0~0_combout  & (\SDRAM_controller|state~138_combout  & ((\SDRAM_controller|p2_req_flag~q ) # (\d_cache_inst|mem_req~combout ))))

	.dataa(\SDRAM_controller|p2_req_flag~q ),
	.datab(\d_cache_inst|mem_req~combout ),
	.datac(\SDRAM_controller|always0~0_combout ),
	.datad(\SDRAM_controller|state~138_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~139_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~139 .lut_mask = 16'h0E00;
defparam \SDRAM_controller|state~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \SDRAM_controller|state.S_ACTIVATE_P2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_P2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_P2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \SDRAM_controller|state~129 (
// Equation(s):
// \SDRAM_controller|state~129_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_ACTIVATE_P2~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~129_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~129 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \SDRAM_controller|state.S_ACTIVATE_P2_NOP (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_ACTIVATE_P2_NOP .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_ACTIVATE_P2_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \SDRAM_controller|state~142 (
// Equation(s):
// \SDRAM_controller|state~142_combout  = (!button_s[3] & (\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q  & (!\rst~q  & \SDRAM_controller|wren~q )))

	.dataa(button_s[3]),
	.datab(\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|wren~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~142_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~142 .lut_mask = 16'h0400;
defparam \SDRAM_controller|state~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \SDRAM_controller|state.S_WRITE_P2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \SDRAM_controller|state~135 (
// Equation(s):
// \SDRAM_controller|state~135_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~135_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~135 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \SDRAM_controller|state.S_WRITE_P2_DATA1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_DATA1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneive_lcell_comb \SDRAM_controller|state~116 (
// Equation(s):
// \SDRAM_controller|state~116_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2_DATA1~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~116_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~116 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \SDRAM_controller|state.S_WRITE_P2_DATA2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_DATA2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneive_lcell_comb \SDRAM_controller|state~114 (
// Equation(s):
// \SDRAM_controller|state~114_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2_DATA2~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~114_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~114 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \SDRAM_controller|state.S_WRITE_P2_DATA3 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_DATA3 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneive_lcell_comb \SDRAM_controller|state~130 (
// Equation(s):
// \SDRAM_controller|state~130_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2_DATA3~q ))

	.dataa(button_s[3]),
	.datab(gnd),
	.datac(\rst~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|state~130_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~130 .lut_mask = 16'h0500;
defparam \SDRAM_controller|state~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \SDRAM_controller|state.S_WRITE_P2_NOP1 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneive_lcell_comb \SDRAM_controller|state~121 (
// Equation(s):
// \SDRAM_controller|state~121_combout  = (!button_s[3] & (!\rst~q  & \SDRAM_controller|state.S_WRITE_P2_NOP1~q ))

	.dataa(button_s[3]),
	.datab(\rst~q ),
	.datac(\SDRAM_controller|state.S_WRITE_P2_NOP1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|state~121_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|state~121 .lut_mask = 16'h1010;
defparam \SDRAM_controller|state~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \SDRAM_controller|state.S_WRITE_P2_NOP2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|state~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|state.S_WRITE_P2_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|state.S_WRITE_P2_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_controller|state.S_WRITE_P2_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \SDRAM_controller|Selector68~0 (
// Equation(s):
// \SDRAM_controller|Selector68~0_combout  = (\SDRAM_controller|state.S_READ_P2_DATA3~q ) # ((!\SDRAM_controller|state.S_IDLE~q  & (\SDRAM_controller|ready2~q  & !\SDRAM_controller|state.S_REFRESH~q )))

	.dataa(\SDRAM_controller|state.S_IDLE~q ),
	.datab(\SDRAM_controller|ready2~q ),
	.datac(\SDRAM_controller|state.S_REFRESH~q ),
	.datad(\SDRAM_controller|state.S_READ_P2_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector68~0 .lut_mask = 16'hFF04;
defparam \SDRAM_controller|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \SDRAM_controller|Selector68~1 (
// Equation(s):
// \SDRAM_controller|Selector68~1_combout  = (\SDRAM_controller|state.S_WRITE_P2_NOP2~q ) # (\SDRAM_controller|Selector68~0_combout )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_WRITE_P2_NOP2~q ),
	.datac(gnd),
	.datad(\SDRAM_controller|Selector68~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector68~1 .lut_mask = 16'hFFCC;
defparam \SDRAM_controller|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N1
dffeas \SDRAM_controller|ready2 (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector68~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|ready2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|ready2 .is_wysiwyg = "true";
defparam \SDRAM_controller|ready2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \d_cache_inst|cache_wren~0 (
// Equation(s):
// \d_cache_inst|cache_wren~0_combout  = (\SDRAM_controller|ready2~q  & (\d_cache_inst|fetch_active~q  & !\d_cache_inst|write_active~q ))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|fetch_active~q ),
	.datac(gnd),
	.datad(\d_cache_inst|write_active~q ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_wren~0 .lut_mask = 16'h0088;
defparam \d_cache_inst|cache_wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \d_cache_inst|cache_wren~1 (
// Equation(s):
// \d_cache_inst|cache_wren~1_combout  = (\d_cache_inst|cache_wren~0_combout ) # ((\d_cache_inst|CPU_wren_hold~q  & ((\SDRAM_controller|ready2~q ) # (!\d_cache_inst|d_miss~0_combout ))))

	.dataa(\SDRAM_controller|ready2~q ),
	.datab(\d_cache_inst|d_miss~0_combout ),
	.datac(\d_cache_inst|CPU_wren_hold~q ),
	.datad(\d_cache_inst|cache_wren~0_combout ),
	.cin(gnd),
	.combout(\d_cache_inst|cache_wren~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_cache_inst|cache_wren~1 .lut_mask = 16'hFFB0;
defparam \d_cache_inst|cache_wren~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../riptide_kb_test.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9394E4E42;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10781CF3843470838D1C20C2850D0F18D052DA84C308135D081FD443237F515880000021FFC1F0912F40E4F0308E4F0144110000D307E19140D3086FE47031A5C41573BA7C695F00010A0C2CB12EFF7CF814667A1C530C20E0000006B2C0000743;
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \SDRAM_controller|Selector136~0 (
// Equation(s):
// \SDRAM_controller|Selector136~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [0]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector136~0 .lut_mask = 16'hF0AA;
defparam \SDRAM_controller|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \SDRAM_controller|data_hold[16]~3 (
// Equation(s):
// \SDRAM_controller|data_hold[16]~3_combout  = (((\SDRAM_controller|word_address [1]) # (!\ROM_ready~q )) # (!\SDRAM_controller|word_address [0])) # (!\SDRAM_controller|state.S_READ~q )

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\SDRAM_controller|word_address [0]),
	.datac(\SDRAM_controller|word_address [1]),
	.datad(\ROM_ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[16]~3 .lut_mask = 16'hF7FF;
defparam \SDRAM_controller|data_hold[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \SDRAM_controller|data_hold[16]~7 (
// Equation(s):
// \SDRAM_controller|data_hold[16]~7_combout  = (!button_s[3] & (!\rst~q  & ((\SDRAM_controller|p2_req_flag~0_combout ) # (!\SDRAM_controller|data_hold[16]~3_combout ))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\SDRAM_controller|data_hold[16]~3_combout ),
	.datac(button_s[3]),
	.datad(\rst~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[16]~7 .lut_mask = 16'h000B;
defparam \SDRAM_controller|data_hold[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \SDRAM_controller|data_hold[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[16] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneive_lcell_comb \SDRAM_controller|data_out~2 (
// Equation(s):
// \SDRAM_controller|data_out~2_combout  = (!\SDRAM_controller|state.S_WRITE_P2~q  & !\SDRAM_controller|state.S_WRITE_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_WRITE_P2~q ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out~2 .lut_mask = 16'h000F;
defparam \SDRAM_controller|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneive_lcell_comb \SDRAM_controller|data_out~0 (
// Equation(s):
// \SDRAM_controller|data_out~0_combout  = (!\SDRAM_controller|state.S_WRITE_DATA1~q  & !\SDRAM_controller|state.S_WRITE_P2_DATA1~q )

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out~0 .lut_mask = 16'h0033;
defparam \SDRAM_controller|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \SDRAM_controller|Selector152~0 (
// Equation(s):
// \SDRAM_controller|Selector152~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [0])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector152~0 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \SDRAM_controller|data_hold[32]~4 (
// Equation(s):
// \SDRAM_controller|data_hold[32]~4_combout  = (!\SDRAM_controller|word_address [0] & (\SDRAM_controller|state.S_READ~q  & \ROM_ready~q ))

	.dataa(\SDRAM_controller|word_address [0]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\ROM_ready~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[32]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[32]~4 .lut_mask = 16'h5000;
defparam \SDRAM_controller|data_hold[32]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \SDRAM_controller|data_hold[0]~5 (
// Equation(s):
// \SDRAM_controller|data_hold[0]~5_combout  = (!\comb~2_combout  & ((\SDRAM_controller|p2_req_flag~0_combout ) # ((!\SDRAM_controller|word_address [1] & \SDRAM_controller|data_hold[32]~4_combout ))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\comb~2_combout ),
	.datac(\SDRAM_controller|word_address [1]),
	.datad(\SDRAM_controller|data_hold[32]~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[0]~5 .lut_mask = 16'h2322;
defparam \SDRAM_controller|data_hold[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \SDRAM_controller|data_hold[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector152~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \SDRAM_controller|Selector168~1 (
// Equation(s):
// \SDRAM_controller|Selector168~1_combout  = (\SDRAM_controller|data_hold [16] & (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [0])) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [16] & 
// (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [0]))))

	.dataa(\SDRAM_controller|data_hold [16]),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|data_hold [0]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector168~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector168~1 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector168~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneive_lcell_comb \SDRAM_controller|data_out~3 (
// Equation(s):
// \SDRAM_controller|data_out~3_combout  = (!\SDRAM_controller|state.S_WRITE_DATA2~q  & !\SDRAM_controller|state.S_WRITE_P2_DATA2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_WRITE_DATA2~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out~3 .lut_mask = 16'h000F;
defparam \SDRAM_controller|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \SDRAM_controller|Selector120~0 (
// Equation(s):
// \SDRAM_controller|Selector120~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [0]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]))

	.dataa(gnd),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [32]),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector120~0 .lut_mask = 16'hF0CC;
defparam \SDRAM_controller|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \SDRAM_controller|data_hold[32]~6 (
// Equation(s):
// \SDRAM_controller|data_hold[32]~6_combout  = (!\comb~2_combout  & ((\SDRAM_controller|p2_req_flag~0_combout ) # ((\SDRAM_controller|word_address [1] & \SDRAM_controller|data_hold[32]~4_combout ))))

	.dataa(\SDRAM_controller|p2_req_flag~0_combout ),
	.datab(\comb~2_combout ),
	.datac(\SDRAM_controller|word_address [1]),
	.datad(\SDRAM_controller|data_hold[32]~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[32]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[32]~6 .lut_mask = 16'h3222;
defparam \SDRAM_controller|data_hold[32]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \SDRAM_controller|data_hold[32] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [32]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[32] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \SDRAM_controller|Selector104~0 (
// Equation(s):
// \SDRAM_controller|Selector104~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [0])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [48]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector104~0 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \SDRAM_controller|data_hold[48]~2 (
// Equation(s):
// \SDRAM_controller|data_hold[48]~2_combout  = (!\comb~2_combout  & ((\SDRAM_controller|p2_req_flag~0_combout ) # ((\SDRAM_controller|Selector43~0_combout  & \SDRAM_controller|state~120_combout ))))

	.dataa(\SDRAM_controller|Selector43~0_combout ),
	.datab(\comb~2_combout ),
	.datac(\SDRAM_controller|p2_req_flag~0_combout ),
	.datad(\SDRAM_controller|state~120_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_hold[48]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_hold[48]~2 .lut_mask = 16'h3230;
defparam \SDRAM_controller|data_hold[48]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \SDRAM_controller|data_hold[48] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [48]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[48] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \SDRAM_controller|WideOr7~2 (
// Equation(s):
// \SDRAM_controller|WideOr7~2_combout  = (!\SDRAM_controller|state.S_WRITE_DATA3~q  & (!\SDRAM_controller|state.S_WRITE_P2_DATA3~q  & (!\SDRAM_controller|state.S_WRITE_DATA2~q  & !\SDRAM_controller|state.S_WRITE_P2_DATA2~q )))

	.dataa(\SDRAM_controller|state.S_WRITE_DATA3~q ),
	.datab(\SDRAM_controller|state.S_WRITE_P2_DATA3~q ),
	.datac(\SDRAM_controller|state.S_WRITE_DATA2~q ),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~2 .lut_mask = 16'h0001;
defparam \SDRAM_controller|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneive_lcell_comb \SDRAM_controller|WideOr65~0 (
// Equation(s):
// \SDRAM_controller|WideOr65~0_combout  = (\SDRAM_controller|state.S_WRITE_P2_DATA1~q ) # (((\SDRAM_controller|state.S_WRITE_DATA1~q ) # (!\SDRAM_controller|data_out~2_combout )) # (!\SDRAM_controller|WideOr7~2_combout ))

	.dataa(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.datab(\SDRAM_controller|WideOr7~2_combout ),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr65~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr65~0 .lut_mask = 16'hFFBF;
defparam \SDRAM_controller|WideOr65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneive_lcell_comb \SDRAM_controller|data_out~1 (
// Equation(s):
// \SDRAM_controller|data_out~1_combout  = (!\SDRAM_controller|state.S_WRITE_DATA3~q  & !\SDRAM_controller|state.S_WRITE_P2_DATA3~q )

	.dataa(\SDRAM_controller|state.S_WRITE_DATA3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_WRITE_P2_DATA3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|data_out~1 .lut_mask = 16'h0055;
defparam \SDRAM_controller|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \SDRAM_controller|Selector168~0 (
// Equation(s):
// \SDRAM_controller|Selector168~0_combout  = (\SDRAM_controller|data_out [0] & (((\SDRAM_controller|data_hold [48] & !\SDRAM_controller|data_out~1_combout )) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [0] & 
// (\SDRAM_controller|data_hold [48] & ((!\SDRAM_controller|data_out~1_combout ))))

	.dataa(\SDRAM_controller|data_out [0]),
	.datab(\SDRAM_controller|data_hold [48]),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_out~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector168~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector168~0 .lut_mask = 16'h0ACE;
defparam \SDRAM_controller|Selector168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \SDRAM_controller|Selector168~2 (
// Equation(s):
// \SDRAM_controller|Selector168~2_combout  = (\SDRAM_controller|Selector168~1_combout ) # ((\SDRAM_controller|Selector168~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [32])))

	.dataa(\SDRAM_controller|Selector168~1_combout ),
	.datab(\SDRAM_controller|data_out~3_combout ),
	.datac(\SDRAM_controller|data_hold [32]),
	.datad(\SDRAM_controller|Selector168~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector168~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector168~2 .lut_mask = 16'hFFBA;
defparam \SDRAM_controller|Selector168~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \SDRAM_controller|data_out[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector168~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneive_lcell_comb \SDRAM_controller|Selector3~1 (
// Equation(s):
// \SDRAM_controller|Selector3~1_combout  = (!\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q  & (!\SDRAM_controller|state.S_WRITE_DATA_NOP1~q  & (!\SDRAM_controller|state.S_WRITE_P2_NOP1~q  & !\SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q )))

	.dataa(\SDRAM_controller|state.S_ACTIVATE_P2_NOP~q ),
	.datab(\SDRAM_controller|state.S_WRITE_DATA_NOP1~q ),
	.datac(\SDRAM_controller|state.S_WRITE_P2_NOP1~q ),
	.datad(\SDRAM_controller|state.S_WRITE_ACTIVATE_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~1 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Selector3~0 (
// Equation(s):
// \SDRAM_controller|Selector3~0_combout  = (\SDRAM_controller|state.S_RESET~q  & (!\SDRAM_controller|state.S_ACTIVATE_P1_NOP~q  & (!\SDRAM_controller|state.S_MODE_NOP~q  & !\SDRAM_controller|state.S_INIT_DEVICE_NOP~q )))

	.dataa(\SDRAM_controller|state.S_RESET~q ),
	.datab(\SDRAM_controller|state.S_ACTIVATE_P1_NOP~q ),
	.datac(\SDRAM_controller|state.S_MODE_NOP~q ),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE_NOP~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~0 .lut_mask = 16'h0002;
defparam \SDRAM_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneive_lcell_comb \SDRAM_controller|Selector0~2 (
// Equation(s):
// \SDRAM_controller|Selector0~2_combout  = (!\SDRAM_controller|state.S_READ_P1_NOP1~q  & (!\SDRAM_controller|state.S_READ_P2_NOP1~q  & (\SDRAM_controller|Selector3~1_combout  & \SDRAM_controller|Selector3~0_combout )))

	.dataa(\SDRAM_controller|state.S_READ_P1_NOP1~q ),
	.datab(\SDRAM_controller|state.S_READ_P2_NOP1~q ),
	.datac(\SDRAM_controller|Selector3~1_combout ),
	.datad(\SDRAM_controller|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~2 .lut_mask = 16'h1000;
defparam \SDRAM_controller|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_lcell_comb \SDRAM_controller|Selector3~2 (
// Equation(s):
// \SDRAM_controller|Selector3~2_combout  = (!\SDRAM_controller|state.S_READ_P1~q  & (!\SDRAM_controller|state.S_READ_P2~q  & (\SDRAM_controller|gate_out~q  & !\SDRAM_controller|state.S_INIT_DEVICE~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1~q ),
	.datab(\SDRAM_controller|state.S_READ_P2~q ),
	.datac(\SDRAM_controller|gate_out~q ),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~2 .lut_mask = 16'h0010;
defparam \SDRAM_controller|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_lcell_comb \SDRAM_controller|Selector3~3 (
// Equation(s):
// \SDRAM_controller|Selector3~3_combout  = ((\SDRAM_controller|Selector0~2_combout  & (\SDRAM_controller|Selector3~2_combout  & !\SDRAM_controller|state.S_MODE~q ))) # (!\SDRAM_controller|data_out~2_combout )

	.dataa(\SDRAM_controller|Selector0~2_combout ),
	.datab(\SDRAM_controller|Selector3~2_combout ),
	.datac(\SDRAM_controller|state.S_MODE~q ),
	.datad(\SDRAM_controller|data_out~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector3~3 .lut_mask = 16'h08FF;
defparam \SDRAM_controller|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \SDRAM_controller|gate_out (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|gate_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|gate_out .is_wysiwyg = "true";
defparam \SDRAM_controller|gate_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \SDRAM_controller|Selector135~0 (
// Equation(s):
// \SDRAM_controller|Selector135~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [1])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector135~0 .lut_mask = 16'hACAC;
defparam \SDRAM_controller|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \SDRAM_controller|data_hold[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector135~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[17] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \SDRAM_controller|Selector151~0 (
// Equation(s):
// \SDRAM_controller|Selector151~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [1])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector151~0 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \SDRAM_controller|data_hold[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector151~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \SDRAM_controller|Selector167~1 (
// Equation(s):
// \SDRAM_controller|Selector167~1_combout  = (\SDRAM_controller|data_hold [17] & (((\SDRAM_controller|data_hold [1] & !\SDRAM_controller|data_out~2_combout )) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [17] & 
// (\SDRAM_controller|data_hold [1] & (!\SDRAM_controller|data_out~2_combout )))

	.dataa(\SDRAM_controller|data_hold [17]),
	.datab(\SDRAM_controller|data_hold [1]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_out~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector167~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector167~1 .lut_mask = 16'h0CAE;
defparam \SDRAM_controller|Selector167~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \SDRAM_controller|Selector103~0 (
// Equation(s):
// \SDRAM_controller|Selector103~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [1])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [49]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector103~0 .lut_mask = 16'hF5A0;
defparam \SDRAM_controller|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \SDRAM_controller|data_hold[49] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [49]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[49] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \SDRAM_controller|Selector167~0 (
// Equation(s):
// \SDRAM_controller|Selector167~0_combout  = (\SDRAM_controller|data_out [1] & (((\SDRAM_controller|data_hold [49] & !\SDRAM_controller|data_out~1_combout )) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [1] & 
// (\SDRAM_controller|data_hold [49] & ((!\SDRAM_controller|data_out~1_combout ))))

	.dataa(\SDRAM_controller|data_out [1]),
	.datab(\SDRAM_controller|data_hold [49]),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_out~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector167~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector167~0 .lut_mask = 16'h0ACE;
defparam \SDRAM_controller|Selector167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \SDRAM_controller|Selector119~0 (
// Equation(s):
// \SDRAM_controller|Selector119~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [1]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]))

	.dataa(gnd),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [33]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector119~0 .lut_mask = 16'hFC0C;
defparam \SDRAM_controller|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \SDRAM_controller|data_hold[33] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [33]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[33] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \SDRAM_controller|Selector167~2 (
// Equation(s):
// \SDRAM_controller|Selector167~2_combout  = (\SDRAM_controller|Selector167~1_combout ) # ((\SDRAM_controller|Selector167~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [33])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|Selector167~1_combout ),
	.datac(\SDRAM_controller|Selector167~0_combout ),
	.datad(\SDRAM_controller|data_hold [33]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector167~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector167~2 .lut_mask = 16'hFDFC;
defparam \SDRAM_controller|Selector167~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \SDRAM_controller|data_out[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector167~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../riptide_kb_test.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF540A55000;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21745CD3453440034D1000D0090D0C009111F909C104109C40474081011D018800000000FDF070201D00F0F030CFCFC0403100C0F3CB403030F3C00F4C3C1551C9E871C53CBA8F00000000000117D03DD410003000303E03D00000022AC0000F0F;
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \SDRAM_controller|Selector118~0 (
// Equation(s):
// \SDRAM_controller|Selector118~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [34]),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector118~0 .lut_mask = 16'hF0AA;
defparam \SDRAM_controller|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \SDRAM_controller|data_hold[34] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [34]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[34] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \SDRAM_controller|Selector134~0 (
// Equation(s):
// \SDRAM_controller|Selector134~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [2])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector134~0 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \SDRAM_controller|data_hold[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector134~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[18] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \SDRAM_controller|Selector150~0 (
// Equation(s):
// \SDRAM_controller|Selector150~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector150~0 .lut_mask = 16'hF0AA;
defparam \SDRAM_controller|Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \SDRAM_controller|data_hold[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector150~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \SDRAM_controller|Selector166~1 (
// Equation(s):
// \SDRAM_controller|Selector166~1_combout  = (\SDRAM_controller|data_out~0_combout  & (((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [2])))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [18]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [2]))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_hold [18]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector166~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector166~1 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector166~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \SDRAM_controller|Selector102~0 (
// Equation(s):
// \SDRAM_controller|Selector102~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [50]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector102~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \SDRAM_controller|data_hold[50] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [50]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[50] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \SDRAM_controller|Selector166~0 (
// Equation(s):
// \SDRAM_controller|Selector166~0_combout  = (\SDRAM_controller|data_out [2] & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [50])) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [2] & 
// (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [50]))))

	.dataa(\SDRAM_controller|data_out [2]),
	.datab(\SDRAM_controller|WideOr65~0_combout ),
	.datac(\SDRAM_controller|data_out~1_combout ),
	.datad(\SDRAM_controller|data_hold [50]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector166~0 .lut_mask = 16'h2F22;
defparam \SDRAM_controller|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \SDRAM_controller|Selector166~2 (
// Equation(s):
// \SDRAM_controller|Selector166~2_combout  = (\SDRAM_controller|Selector166~1_combout ) # ((\SDRAM_controller|Selector166~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [34])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [34]),
	.datac(\SDRAM_controller|Selector166~1_combout ),
	.datad(\SDRAM_controller|Selector166~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector166~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector166~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector166~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \SDRAM_controller|data_out[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector166~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \SDRAM_controller|Selector101~0 (
// Equation(s):
// \SDRAM_controller|Selector101~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [3]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [51]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector101~0 .lut_mask = 16'hFA50;
defparam \SDRAM_controller|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \SDRAM_controller|data_hold[51] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [51]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[51] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \SDRAM_controller|Selector165~0 (
// Equation(s):
// \SDRAM_controller|Selector165~0_combout  = (\SDRAM_controller|data_out [3] & (((\SDRAM_controller|data_hold [51] & !\SDRAM_controller|data_out~1_combout )) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [3] & 
// (\SDRAM_controller|data_hold [51] & ((!\SDRAM_controller|data_out~1_combout ))))

	.dataa(\SDRAM_controller|data_out [3]),
	.datab(\SDRAM_controller|data_hold [51]),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_out~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector165~0 .lut_mask = 16'h0ACE;
defparam \SDRAM_controller|Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \SDRAM_controller|Selector117~0 (
// Equation(s):
// \SDRAM_controller|Selector117~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [3])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [35]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector117~0 .lut_mask = 16'hCFC0;
defparam \SDRAM_controller|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \SDRAM_controller|data_hold[35] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector117~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [35]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[35] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \SDRAM_controller|Selector133~0 (
// Equation(s):
// \SDRAM_controller|Selector133~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [3]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]))

	.dataa(gnd),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector133~0 .lut_mask = 16'hFC0C;
defparam \SDRAM_controller|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \SDRAM_controller|data_hold[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[19] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \SDRAM_controller|Selector149~0 (
// Equation(s):
// \SDRAM_controller|Selector149~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [3]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector149~0 .lut_mask = 16'hCACA;
defparam \SDRAM_controller|Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \SDRAM_controller|data_hold[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector149~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \SDRAM_controller|Selector165~1 (
// Equation(s):
// \SDRAM_controller|Selector165~1_combout  = (\SDRAM_controller|data_out~0_combout  & (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [3])))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [19]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [3]))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|data_hold [19]),
	.datad(\SDRAM_controller|data_hold [3]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector165~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector165~1 .lut_mask = 16'h7350;
defparam \SDRAM_controller|Selector165~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \SDRAM_controller|Selector165~2 (
// Equation(s):
// \SDRAM_controller|Selector165~2_combout  = (\SDRAM_controller|Selector165~0_combout ) # ((\SDRAM_controller|Selector165~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [35])))

	.dataa(\SDRAM_controller|Selector165~0_combout ),
	.datab(\SDRAM_controller|data_out~3_combout ),
	.datac(\SDRAM_controller|data_hold [35]),
	.datad(\SDRAM_controller|Selector165~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector165~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector165~2 .lut_mask = 16'hFFBA;
defparam \SDRAM_controller|Selector165~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \SDRAM_controller|data_out[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector165~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../riptide_kb_test.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFF0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000005D71D71C7175C71C5C74C5C5C70C0A3C73C1C71FBC00040C01011030CC000000CC00C2F228000007070C303030070C1C304D30000C0C4D300403331C23C3C8F1F23C388F3030C0C3000007C23C00C30030C3103D03C000000333C0000F0F;
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \SDRAM_controller|Selector116~0 (
// Equation(s):
// \SDRAM_controller|Selector116~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [4])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [36]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector116~0 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \SDRAM_controller|data_hold[36] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [36]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[36] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \SDRAM_controller|Selector100~0 (
// Equation(s):
// \SDRAM_controller|Selector100~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [4]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]))

	.dataa(gnd),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [52]),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector100~0 .lut_mask = 16'hF0CC;
defparam \SDRAM_controller|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N9
dffeas \SDRAM_controller|data_hold[52] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [52]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[52] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \SDRAM_controller|Selector164~0 (
// Equation(s):
// \SDRAM_controller|Selector164~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [52])))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [4]) # 
// ((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [52]))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|data_out [4]),
	.datad(\SDRAM_controller|data_hold [52]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector164~0 .lut_mask = 16'h7350;
defparam \SDRAM_controller|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \SDRAM_controller|Selector132~0 (
// Equation(s):
// \SDRAM_controller|Selector132~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [4])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector132~0 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \SDRAM_controller|data_hold[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[20] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \SDRAM_controller|Selector148~0 (
// Equation(s):
// \SDRAM_controller|Selector148~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [4])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector148~0 .lut_mask = 16'hB8B8;
defparam \SDRAM_controller|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \SDRAM_controller|data_hold[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector148~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \SDRAM_controller|Selector164~1 (
// Equation(s):
// \SDRAM_controller|Selector164~1_combout  = (\SDRAM_controller|data_out~2_combout  & (!\SDRAM_controller|data_out~0_combout  & (\SDRAM_controller|data_hold [20]))) # (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [4]) # 
// ((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [20]))))

	.dataa(\SDRAM_controller|data_out~2_combout ),
	.datab(\SDRAM_controller|data_out~0_combout ),
	.datac(\SDRAM_controller|data_hold [20]),
	.datad(\SDRAM_controller|data_hold [4]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector164~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector164~1 .lut_mask = 16'h7530;
defparam \SDRAM_controller|Selector164~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \SDRAM_controller|Selector164~2 (
// Equation(s):
// \SDRAM_controller|Selector164~2_combout  = (\SDRAM_controller|Selector164~0_combout ) # ((\SDRAM_controller|Selector164~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [36])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [36]),
	.datac(\SDRAM_controller|Selector164~0_combout ),
	.datad(\SDRAM_controller|Selector164~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector164~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector164~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector164~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N27
dffeas \SDRAM_controller|data_out[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector164~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \SDRAM_controller|Selector115~0 (
// Equation(s):
// \SDRAM_controller|Selector115~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [5])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [37]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector115~0 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \SDRAM_controller|data_hold[37] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [37]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[37] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \SDRAM_controller|Selector147~0 (
// Equation(s):
// \SDRAM_controller|Selector147~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [5]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector147~0 .lut_mask = 16'hE4E4;
defparam \SDRAM_controller|Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \SDRAM_controller|data_hold[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector147~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \SDRAM_controller|Selector131~0 (
// Equation(s):
// \SDRAM_controller|Selector131~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [5])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector131~0 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \SDRAM_controller|data_hold[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[21] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \SDRAM_controller|Selector163~1 (
// Equation(s):
// \SDRAM_controller|Selector163~1_combout  = (\SDRAM_controller|data_hold [5] & (((\SDRAM_controller|data_hold [21] & !\SDRAM_controller|data_out~0_combout )) # (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_hold [5] & 
// (\SDRAM_controller|data_hold [21] & (!\SDRAM_controller|data_out~0_combout )))

	.dataa(\SDRAM_controller|data_hold [5]),
	.datab(\SDRAM_controller|data_hold [21]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|data_out~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector163~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector163~1 .lut_mask = 16'h0CAE;
defparam \SDRAM_controller|Selector163~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \SDRAM_controller|Selector99~0 (
// Equation(s):
// \SDRAM_controller|Selector99~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [5])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [53]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector99~0 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \SDRAM_controller|data_hold[53] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [53]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[53] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \SDRAM_controller|Selector163~0 (
// Equation(s):
// \SDRAM_controller|Selector163~0_combout  = (\SDRAM_controller|data_out [5] & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [53])) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [5] & 
// (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [53]))))

	.dataa(\SDRAM_controller|data_out [5]),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_hold [53]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector163~0 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \SDRAM_controller|Selector163~2 (
// Equation(s):
// \SDRAM_controller|Selector163~2_combout  = (\SDRAM_controller|Selector163~1_combout ) # ((\SDRAM_controller|Selector163~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [37])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [37]),
	.datac(\SDRAM_controller|Selector163~1_combout ),
	.datad(\SDRAM_controller|Selector163~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector163~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector163~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector163~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \SDRAM_controller|data_out[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector163~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../riptide_kb_test.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF555000000;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0080000C30C30C3030C30C0C34C0C0C34D4D4033C0C30C3C0000040000001044000000CCA0C0F33CA000A3A30C3A3A30C30F0C300C30000C0C0C300003330E03C340F0D03C340F0030E8C3104003D03C00C30030C332BD2BF000000333C0000FAF;
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \SDRAM_controller|Selector130~0 (
// Equation(s):
// \SDRAM_controller|Selector130~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [6])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector130~0 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \SDRAM_controller|data_hold[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[22] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \SDRAM_controller|Selector146~0 (
// Equation(s):
// \SDRAM_controller|Selector146~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [6]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector146~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \SDRAM_controller|data_hold[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector146~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \SDRAM_controller|Selector162~1 (
// Equation(s):
// \SDRAM_controller|Selector162~1_combout  = (\SDRAM_controller|data_hold [22] & (((\SDRAM_controller|data_hold [6] & !\SDRAM_controller|data_out~2_combout )) # (!\SDRAM_controller|data_out~0_combout ))) # (!\SDRAM_controller|data_hold [22] & 
// (((\SDRAM_controller|data_hold [6] & !\SDRAM_controller|data_out~2_combout ))))

	.dataa(\SDRAM_controller|data_hold [22]),
	.datab(\SDRAM_controller|data_out~0_combout ),
	.datac(\SDRAM_controller|data_hold [6]),
	.datad(\SDRAM_controller|data_out~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector162~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector162~1 .lut_mask = 16'h22F2;
defparam \SDRAM_controller|Selector162~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \SDRAM_controller|Selector114~0 (
// Equation(s):
// \SDRAM_controller|Selector114~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [6])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [38]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector114~0 .lut_mask = 16'hCFC0;
defparam \SDRAM_controller|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \SDRAM_controller|data_hold[38] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [38]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[38] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \SDRAM_controller|Selector98~0 (
// Equation(s):
// \SDRAM_controller|Selector98~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [6]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [54]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector98~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \SDRAM_controller|data_hold[54] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [54]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[54] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \SDRAM_controller|Selector162~0 (
// Equation(s):
// \SDRAM_controller|Selector162~0_combout  = (\SDRAM_controller|data_out [6] & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [54])) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [6] & 
// (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [54]))))

	.dataa(\SDRAM_controller|data_out [6]),
	.datab(\SDRAM_controller|WideOr65~0_combout ),
	.datac(\SDRAM_controller|data_out~1_combout ),
	.datad(\SDRAM_controller|data_hold [54]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector162~0 .lut_mask = 16'h2F22;
defparam \SDRAM_controller|Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \SDRAM_controller|Selector162~2 (
// Equation(s):
// \SDRAM_controller|Selector162~2_combout  = (\SDRAM_controller|Selector162~1_combout ) # ((\SDRAM_controller|Selector162~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [38])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|Selector162~1_combout ),
	.datac(\SDRAM_controller|data_hold [38]),
	.datad(\SDRAM_controller|Selector162~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector162~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector162~2 .lut_mask = 16'hFFDC;
defparam \SDRAM_controller|Selector162~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \SDRAM_controller|data_out[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector162~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \SDRAM_controller|Selector113~0 (
// Equation(s):
// \SDRAM_controller|Selector113~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [7])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [39]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector113~0 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \SDRAM_controller|data_hold[39] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [39]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[39] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \SDRAM_controller|Selector97~0 (
// Equation(s):
// \SDRAM_controller|Selector97~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [7])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [55]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector97~0 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \SDRAM_controller|data_hold[55] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [55]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[55] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \SDRAM_controller|Selector161~0 (
// Equation(s):
// \SDRAM_controller|Selector161~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [55])))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [7]) # 
// ((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [55]))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_out [7]),
	.datac(\SDRAM_controller|data_out~1_combout ),
	.datad(\SDRAM_controller|data_hold [55]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector161~0 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \SDRAM_controller|Selector129~0 (
// Equation(s):
// \SDRAM_controller|Selector129~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [7])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector129~0 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \SDRAM_controller|data_hold[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[23] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \SDRAM_controller|Selector145~0 (
// Equation(s):
// \SDRAM_controller|Selector145~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [7])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector145~0 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \SDRAM_controller|data_hold[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector145~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \SDRAM_controller|Selector161~1 (
// Equation(s):
// \SDRAM_controller|Selector161~1_combout  = (\SDRAM_controller|data_out~0_combout  & (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [7])))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [23]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [7]))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|data_hold [23]),
	.datad(\SDRAM_controller|data_hold [7]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector161~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector161~1 .lut_mask = 16'h7350;
defparam \SDRAM_controller|Selector161~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \SDRAM_controller|Selector161~2 (
// Equation(s):
// \SDRAM_controller|Selector161~2_combout  = (\SDRAM_controller|Selector161~0_combout ) # ((\SDRAM_controller|Selector161~1_combout ) # ((\SDRAM_controller|data_hold [39] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|data_hold [39]),
	.datab(\SDRAM_controller|Selector161~0_combout ),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector161~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector161~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector161~2 .lut_mask = 16'hFFCE;
defparam \SDRAM_controller|Selector161~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \SDRAM_controller|data_out[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector161~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../riptide_kb_test.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55555555D;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC47137DFFDFFFFDF7FFFF7FF537F7FF51515BFFFFFFFD3D32558C64C95632CCE40003A5F627FCA5F627FFFFFFFFFFFD3FFCFFF7BDFDA1FF3FBDF865BFCFDE93FF50FDE93FF50FF3FFFFFFFAD523FD3F9FFF624FFF73FF3FF300000FFFD9393FFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \SDRAM_controller|Selector112~0 (
// Equation(s):
// \SDRAM_controller|Selector112~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [8])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [40]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector112~0 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \SDRAM_controller|data_hold[40] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [40]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[40] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \SDRAM_controller|Selector144~0 (
// Equation(s):
// \SDRAM_controller|Selector144~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [8]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector144~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \SDRAM_controller|data_hold[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector144~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \SDRAM_controller|Selector128~0 (
// Equation(s):
// \SDRAM_controller|Selector128~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [8]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector128~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \SDRAM_controller|data_hold[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[24] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \SDRAM_controller|Selector160~1 (
// Equation(s):
// \SDRAM_controller|Selector160~1_combout  = (\SDRAM_controller|data_out~2_combout  & (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [24])))) # (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [8]) # 
// ((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [24]))))

	.dataa(\SDRAM_controller|data_out~2_combout ),
	.datab(\SDRAM_controller|data_out~0_combout ),
	.datac(\SDRAM_controller|data_hold [8]),
	.datad(\SDRAM_controller|data_hold [24]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector160~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector160~1 .lut_mask = 16'h7350;
defparam \SDRAM_controller|Selector160~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \SDRAM_controller|Selector96~0 (
// Equation(s):
// \SDRAM_controller|Selector96~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [8]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [56]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector96~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N19
dffeas \SDRAM_controller|data_hold[56] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector96~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [56]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[56] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \SDRAM_controller|Selector160~0 (
// Equation(s):
// \SDRAM_controller|Selector160~0_combout  = (\SDRAM_controller|data_out [8] & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [56])) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [8] & 
// (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [56]))))

	.dataa(\SDRAM_controller|data_out [8]),
	.datab(\SDRAM_controller|WideOr65~0_combout ),
	.datac(\SDRAM_controller|data_out~1_combout ),
	.datad(\SDRAM_controller|data_hold [56]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector160~0 .lut_mask = 16'h2F22;
defparam \SDRAM_controller|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \SDRAM_controller|Selector160~2 (
// Equation(s):
// \SDRAM_controller|Selector160~2_combout  = (\SDRAM_controller|Selector160~1_combout ) # ((\SDRAM_controller|Selector160~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [40])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [40]),
	.datac(\SDRAM_controller|Selector160~1_combout ),
	.datad(\SDRAM_controller|Selector160~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector160~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector160~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector160~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \SDRAM_controller|data_out[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector160~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \SDRAM_controller|Selector95~0 (
// Equation(s):
// \SDRAM_controller|Selector95~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [9])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [57]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector95~0 .lut_mask = 16'hB8B8;
defparam \SDRAM_controller|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \SDRAM_controller|data_hold[57] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [57]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[57] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \SDRAM_controller|Selector159~0 (
// Equation(s):
// \SDRAM_controller|Selector159~0_combout  = (\SDRAM_controller|data_hold [57] & (((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [9])) # (!\SDRAM_controller|data_out~1_combout ))) # (!\SDRAM_controller|data_hold [57] & 
// (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [9]))))

	.dataa(\SDRAM_controller|data_hold [57]),
	.datab(\SDRAM_controller|WideOr65~0_combout ),
	.datac(\SDRAM_controller|data_out~1_combout ),
	.datad(\SDRAM_controller|data_out [9]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector159~0 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \SDRAM_controller|Selector143~0 (
// Equation(s):
// \SDRAM_controller|Selector143~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [9]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector143~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \SDRAM_controller|data_hold[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector143~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \SDRAM_controller|Selector127~0 (
// Equation(s):
// \SDRAM_controller|Selector127~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [9])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [9]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector127~0 .lut_mask = 16'hB8B8;
defparam \SDRAM_controller|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N7
dffeas \SDRAM_controller|data_hold[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[25] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \SDRAM_controller|Selector159~1 (
// Equation(s):
// \SDRAM_controller|Selector159~1_combout  = (\SDRAM_controller|data_out~0_combout  & (!\SDRAM_controller|data_out~2_combout  & (\SDRAM_controller|data_hold [9]))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [25]) # 
// ((!\SDRAM_controller|data_out~2_combout  & \SDRAM_controller|data_hold [9]))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_out~2_combout ),
	.datac(\SDRAM_controller|data_hold [9]),
	.datad(\SDRAM_controller|data_hold [25]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector159~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector159~1 .lut_mask = 16'h7530;
defparam \SDRAM_controller|Selector159~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \SDRAM_controller|Selector111~0 (
// Equation(s):
// \SDRAM_controller|Selector111~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [9]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [41]),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector111~0 .lut_mask = 16'hF0AA;
defparam \SDRAM_controller|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \SDRAM_controller|data_hold[41] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector111~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [41]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[41] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \SDRAM_controller|Selector159~2 (
// Equation(s):
// \SDRAM_controller|Selector159~2_combout  = (\SDRAM_controller|Selector159~0_combout ) # ((\SDRAM_controller|Selector159~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [41])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|Selector159~0_combout ),
	.datac(\SDRAM_controller|Selector159~1_combout ),
	.datad(\SDRAM_controller|data_hold [41]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector159~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector159~2 .lut_mask = 16'hFDFC;
defparam \SDRAM_controller|Selector159~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \SDRAM_controller|data_out[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector159~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../riptide_kb_test.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55555555D;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD48523B5DF5DF7DED77DF7B7D63B7B7D606007D77F7DF6740008044000201144000003004001DC004003EDEDF7DEDEDE3DF4F7DB14DC08D73714D20835CDED5377A4DED5377A4DD3DF7B7DC1059741375F7D000F7D113513530000077765401D4D;
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \SDRAM_controller|Selector94~0 (
// Equation(s):
// \SDRAM_controller|Selector94~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [10])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [58]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector94~0 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \SDRAM_controller|data_hold[58] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [58]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[58] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \SDRAM_controller|Selector158~0 (
// Equation(s):
// \SDRAM_controller|Selector158~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [58])))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [10]) # 
// ((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [58]))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|data_out [10]),
	.datad(\SDRAM_controller|data_hold [58]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector158~0 .lut_mask = 16'h7350;
defparam \SDRAM_controller|Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \SDRAM_controller|Selector142~0 (
// Equation(s):
// \SDRAM_controller|Selector142~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [10]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector142~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \SDRAM_controller|data_hold[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector142~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \SDRAM_controller|Selector126~0 (
// Equation(s):
// \SDRAM_controller|Selector126~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [10]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [26]),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector126~0 .lut_mask = 16'hFC30;
defparam \SDRAM_controller|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \SDRAM_controller|data_hold[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[26] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \SDRAM_controller|Selector158~1 (
// Equation(s):
// \SDRAM_controller|Selector158~1_combout  = (\SDRAM_controller|data_out~0_combout  & (\SDRAM_controller|data_hold [10] & (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [26]) # 
// ((\SDRAM_controller|data_hold [10] & !\SDRAM_controller|data_out~2_combout ))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_hold [10]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [26]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector158~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector158~1 .lut_mask = 16'h5D0C;
defparam \SDRAM_controller|Selector158~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \SDRAM_controller|Selector110~0 (
// Equation(s):
// \SDRAM_controller|Selector110~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [10])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42])))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [42]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector110~0 .lut_mask = 16'hD8D8;
defparam \SDRAM_controller|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \SDRAM_controller|data_hold[42] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [42]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[42] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \SDRAM_controller|Selector158~2 (
// Equation(s):
// \SDRAM_controller|Selector158~2_combout  = (\SDRAM_controller|Selector158~0_combout ) # ((\SDRAM_controller|Selector158~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [42])))

	.dataa(\SDRAM_controller|Selector158~0_combout ),
	.datab(\SDRAM_controller|Selector158~1_combout ),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|data_hold [42]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector158~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector158~2 .lut_mask = 16'hEFEE;
defparam \SDRAM_controller|Selector158~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \SDRAM_controller|data_out[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector158~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \SDRAM_controller|Selector109~0 (
// Equation(s):
// \SDRAM_controller|Selector109~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [11])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [43]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector109~0 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \SDRAM_controller|data_hold[43] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [43]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[43] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \SDRAM_controller|Selector93~0 (
// Equation(s):
// \SDRAM_controller|Selector93~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [11])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59])))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [59]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector93~0 .lut_mask = 16'hF3C0;
defparam \SDRAM_controller|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \SDRAM_controller|data_hold[59] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [59]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[59] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \SDRAM_controller|Selector157~0 (
// Equation(s):
// \SDRAM_controller|Selector157~0_combout  = (\SDRAM_controller|data_out [11] & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [59])) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [11] & 
// (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [59]))))

	.dataa(\SDRAM_controller|data_out [11]),
	.datab(\SDRAM_controller|data_out~1_combout ),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_hold [59]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector157~0 .lut_mask = 16'h3B0A;
defparam \SDRAM_controller|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \SDRAM_controller|Selector125~0 (
// Equation(s):
// \SDRAM_controller|Selector125~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [11])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector125~0 .lut_mask = 16'hCFC0;
defparam \SDRAM_controller|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \SDRAM_controller|data_hold[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[27] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \SDRAM_controller|Selector141~0 (
// Equation(s):
// \SDRAM_controller|Selector141~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [11])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11])))

	.dataa(gnd),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector141~0 .lut_mask = 16'hCCF0;
defparam \SDRAM_controller|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \SDRAM_controller|data_hold[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector141~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \SDRAM_controller|Selector157~1 (
// Equation(s):
// \SDRAM_controller|Selector157~1_combout  = (\SDRAM_controller|data_out~2_combout  & (!\SDRAM_controller|data_out~0_combout  & (\SDRAM_controller|data_hold [27]))) # (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [11]) # 
// ((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [27]))))

	.dataa(\SDRAM_controller|data_out~2_combout ),
	.datab(\SDRAM_controller|data_out~0_combout ),
	.datac(\SDRAM_controller|data_hold [27]),
	.datad(\SDRAM_controller|data_hold [11]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector157~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector157~1 .lut_mask = 16'h7530;
defparam \SDRAM_controller|Selector157~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \SDRAM_controller|Selector157~2 (
// Equation(s):
// \SDRAM_controller|Selector157~2_combout  = (\SDRAM_controller|Selector157~0_combout ) # ((\SDRAM_controller|Selector157~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [43])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [43]),
	.datac(\SDRAM_controller|Selector157~0_combout ),
	.datad(\SDRAM_controller|Selector157~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector157~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector157~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector157~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \SDRAM_controller|data_out[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector157~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../riptide_kb_test.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'hBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8802020004004108001042010A202010A2A2A10424104242A2A008028A802088000002AA5A010AAA5002505041050508B042C10200042241020008A01040829024A40829024A40A1041410A8A22029010410A28410A14214210000044400001050;
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \SDRAM_controller|Selector108~0 (
// Equation(s):
// \SDRAM_controller|Selector108~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [12]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [44]),
	.datac(gnd),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector108~0 .lut_mask = 16'hEE44;
defparam \SDRAM_controller|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \SDRAM_controller|data_hold[44] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector108~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [44]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[44] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \SDRAM_controller|Selector92~0 (
// Equation(s):
// \SDRAM_controller|Selector92~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [12])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [60]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector92~0 .lut_mask = 16'hB8B8;
defparam \SDRAM_controller|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \SDRAM_controller|data_hold[60] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [60]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[60] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \SDRAM_controller|Selector156~0 (
// Equation(s):
// \SDRAM_controller|Selector156~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [60])))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [12]) # 
// ((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [60]))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_out [12]),
	.datac(\SDRAM_controller|data_out~1_combout ),
	.datad(\SDRAM_controller|data_hold [60]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector156~0 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \SDRAM_controller|Selector124~0 (
// Equation(s):
// \SDRAM_controller|Selector124~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [12]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [28]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector124~0 .lut_mask = 16'hE2E2;
defparam \SDRAM_controller|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \SDRAM_controller|data_hold[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[28] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \SDRAM_controller|Selector140~0 (
// Equation(s):
// \SDRAM_controller|Selector140~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [12])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(gnd),
	.datad(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector140~0 .lut_mask = 16'hBB88;
defparam \SDRAM_controller|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \SDRAM_controller|data_hold[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \SDRAM_controller|Selector156~1 (
// Equation(s):
// \SDRAM_controller|Selector156~1_combout  = (\SDRAM_controller|data_out~2_combout  & (!\SDRAM_controller|data_out~0_combout  & (\SDRAM_controller|data_hold [28]))) # (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [12]) # 
// ((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [28]))))

	.dataa(\SDRAM_controller|data_out~2_combout ),
	.datab(\SDRAM_controller|data_out~0_combout ),
	.datac(\SDRAM_controller|data_hold [28]),
	.datad(\SDRAM_controller|data_hold [12]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector156~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector156~1 .lut_mask = 16'h7530;
defparam \SDRAM_controller|Selector156~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \SDRAM_controller|Selector156~2 (
// Equation(s):
// \SDRAM_controller|Selector156~2_combout  = (\SDRAM_controller|Selector156~0_combout ) # ((\SDRAM_controller|Selector156~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [44])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [44]),
	.datac(\SDRAM_controller|Selector156~0_combout ),
	.datad(\SDRAM_controller|Selector156~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector156~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector156~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector156~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \SDRAM_controller|data_out[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector156~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[12] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \SDRAM_controller|Selector107~0 (
// Equation(s):
// \SDRAM_controller|Selector107~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [13])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [45]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector107~0 .lut_mask = 16'hB8B8;
defparam \SDRAM_controller|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \SDRAM_controller|data_hold[45] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [45]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[45] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \SDRAM_controller|Selector139~0 (
// Equation(s):
// \SDRAM_controller|Selector139~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [13]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector139~0 .lut_mask = 16'hE2E2;
defparam \SDRAM_controller|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \SDRAM_controller|data_hold[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector139~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \SDRAM_controller|Selector123~0 (
// Equation(s):
// \SDRAM_controller|Selector123~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [13])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [13]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [29]),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector123~0 .lut_mask = 16'hAACC;
defparam \SDRAM_controller|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \SDRAM_controller|data_hold[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[29] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \SDRAM_controller|Selector155~1 (
// Equation(s):
// \SDRAM_controller|Selector155~1_combout  = (\SDRAM_controller|data_out~2_combout  & (((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [29])))) # (!\SDRAM_controller|data_out~2_combout  & ((\SDRAM_controller|data_hold [13]) # 
// ((!\SDRAM_controller|data_out~0_combout  & \SDRAM_controller|data_hold [29]))))

	.dataa(\SDRAM_controller|data_out~2_combout ),
	.datab(\SDRAM_controller|data_hold [13]),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|data_hold [29]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector155~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector155~1 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \SDRAM_controller|Selector91~0 (
// Equation(s):
// \SDRAM_controller|Selector91~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [13]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [61]),
	.datab(\SDRAM_controller|state.S_READ~q ),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector91~0 .lut_mask = 16'hE2E2;
defparam \SDRAM_controller|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \SDRAM_controller|data_hold[61] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [61]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[61] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \SDRAM_controller|Selector155~0 (
// Equation(s):
// \SDRAM_controller|Selector155~0_combout  = (\SDRAM_controller|data_out [13] & (((\SDRAM_controller|data_hold [61] & !\SDRAM_controller|data_out~1_combout )) # (!\SDRAM_controller|WideOr65~0_combout ))) # (!\SDRAM_controller|data_out [13] & 
// (\SDRAM_controller|data_hold [61] & ((!\SDRAM_controller|data_out~1_combout ))))

	.dataa(\SDRAM_controller|data_out [13]),
	.datab(\SDRAM_controller|data_hold [61]),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_out~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector155~0 .lut_mask = 16'h0ACE;
defparam \SDRAM_controller|Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \SDRAM_controller|Selector155~2 (
// Equation(s):
// \SDRAM_controller|Selector155~2_combout  = (\SDRAM_controller|Selector155~1_combout ) # ((\SDRAM_controller|Selector155~0_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [45])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|data_hold [45]),
	.datac(\SDRAM_controller|Selector155~1_combout ),
	.datad(\SDRAM_controller|Selector155~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector155~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector155~2 .lut_mask = 16'hFFF4;
defparam \SDRAM_controller|Selector155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \SDRAM_controller|data_out[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector155~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[13] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\SDRAM_controller|address_hold [9],\SDRAM_controller|address_hold [8],\SDRAM_controller|address_hold [7],\SDRAM_controller|address_hold [6],\SDRAM_controller|address_hold [5],\SDRAM_controller|address_hold [4],\SDRAM_controller|address_hold [3],\SDRAM_controller|address_hold [2],
\SDRAM_controller|address_hold [1],\SDRAM_controller|address_hold [0],\SDRAM_controller|word_address [1],\SDRAM_controller|word_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PRG_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../riptide_kb_test.mif";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ALTSYNCRAM";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA;
defparam \PRG_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8B72DE3CF3CF3FF8F3CFFE3FF9E3E3FF9F9FF8F3EFFFFE3F90803B3E4200ECBBFC000288F0FFFB28F0FEFFFFFFFFFFFB9F3E7CFE3CF0003CFE3CF0000F3F8E4FE393F8E4FE393FAFFFFFFFA08003E4FC03CF0D73CFEFFEFFEC00000FFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \SDRAM_controller|Selector122~0 (
// Equation(s):
// \SDRAM_controller|Selector122~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [14]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [30]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector122~0 .lut_mask = 16'hFA0A;
defparam \SDRAM_controller|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \SDRAM_controller|data_hold[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[30] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \SDRAM_controller|Selector138~0 (
// Equation(s):
// \SDRAM_controller|Selector138~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [14])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector138~0 .lut_mask = 16'hACAC;
defparam \SDRAM_controller|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \SDRAM_controller|data_hold[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector138~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \SDRAM_controller|Selector154~1 (
// Equation(s):
// \SDRAM_controller|Selector154~1_combout  = (\SDRAM_controller|data_out~0_combout  & (((\SDRAM_controller|data_hold [14] & !\SDRAM_controller|data_out~2_combout )))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [30]) # 
// ((\SDRAM_controller|data_hold [14] & !\SDRAM_controller|data_out~2_combout ))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_hold [30]),
	.datac(\SDRAM_controller|data_hold [14]),
	.datad(\SDRAM_controller|data_out~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector154~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector154~1 .lut_mask = 16'h44F4;
defparam \SDRAM_controller|Selector154~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \SDRAM_controller|Selector106~0 (
// Equation(s):
// \SDRAM_controller|Selector106~0_combout  = (\SDRAM_controller|state.S_READ~q  & (\PRG_inst|altsyncram_component|auto_generated|q_a [14])) # (!\SDRAM_controller|state.S_READ~q  & ((\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46])))

	.dataa(\PRG_inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [46]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector106~0 .lut_mask = 16'hAAF0;
defparam \SDRAM_controller|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \SDRAM_controller|data_hold[46] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [46]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[46] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \SDRAM_controller|Selector90~0 (
// Equation(s):
// \SDRAM_controller|Selector90~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [14]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [62]),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(\PRG_inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector90~0 .lut_mask = 16'hFA0A;
defparam \SDRAM_controller|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \SDRAM_controller|data_hold[62] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector90~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [62]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[62] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \SDRAM_controller|Selector154~0 (
// Equation(s):
// \SDRAM_controller|Selector154~0_combout  = (\SDRAM_controller|data_out~1_combout  & (((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [14])))) # (!\SDRAM_controller|data_out~1_combout  & ((\SDRAM_controller|data_hold [62]) # 
// ((!\SDRAM_controller|WideOr65~0_combout  & \SDRAM_controller|data_out [14]))))

	.dataa(\SDRAM_controller|data_out~1_combout ),
	.datab(\SDRAM_controller|data_hold [62]),
	.datac(\SDRAM_controller|WideOr65~0_combout ),
	.datad(\SDRAM_controller|data_out [14]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector154~0 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \SDRAM_controller|Selector154~2 (
// Equation(s):
// \SDRAM_controller|Selector154~2_combout  = (\SDRAM_controller|Selector154~1_combout ) # ((\SDRAM_controller|Selector154~0_combout ) # ((\SDRAM_controller|data_hold [46] & !\SDRAM_controller|data_out~3_combout )))

	.dataa(\SDRAM_controller|Selector154~1_combout ),
	.datab(\SDRAM_controller|data_hold [46]),
	.datac(\SDRAM_controller|data_out~3_combout ),
	.datad(\SDRAM_controller|Selector154~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector154~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector154~2 .lut_mask = 16'hFFAE;
defparam \SDRAM_controller|Selector154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \SDRAM_controller|data_out[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector154~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[14] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \SDRAM_controller|Selector89~0 (
// Equation(s):
// \SDRAM_controller|Selector89~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [63]),
	.datab(gnd),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector89~0 .lut_mask = 16'hF0AA;
defparam \SDRAM_controller|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \SDRAM_controller|data_hold[63] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[48]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [63]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[63] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \SDRAM_controller|Selector153~0 (
// Equation(s):
// \SDRAM_controller|Selector153~0_combout  = (\SDRAM_controller|WideOr65~0_combout  & (((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [63])))) # (!\SDRAM_controller|WideOr65~0_combout  & ((\SDRAM_controller|data_out [15]) # 
// ((!\SDRAM_controller|data_out~1_combout  & \SDRAM_controller|data_hold [63]))))

	.dataa(\SDRAM_controller|WideOr65~0_combout ),
	.datab(\SDRAM_controller|data_out [15]),
	.datac(\SDRAM_controller|data_out~1_combout ),
	.datad(\SDRAM_controller|data_hold [63]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector153~0 .lut_mask = 16'h4F44;
defparam \SDRAM_controller|Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \SDRAM_controller|Selector137~0 (
// Equation(s):
// \SDRAM_controller|Selector137~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector137~0 .lut_mask = 16'hCCAA;
defparam \SDRAM_controller|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \SDRAM_controller|data_hold[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector137~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \SDRAM_controller|Selector121~0 (
// Equation(s):
// \SDRAM_controller|Selector121~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]))

	.dataa(gnd),
	.datab(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [31]),
	.datac(\PRG_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\SDRAM_controller|state.S_READ~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector121~0 .lut_mask = 16'hF0CC;
defparam \SDRAM_controller|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \SDRAM_controller|data_hold[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[16]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[31] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \SDRAM_controller|Selector153~1 (
// Equation(s):
// \SDRAM_controller|Selector153~1_combout  = (\SDRAM_controller|data_out~0_combout  & (\SDRAM_controller|data_hold [15] & (!\SDRAM_controller|data_out~2_combout ))) # (!\SDRAM_controller|data_out~0_combout  & ((\SDRAM_controller|data_hold [31]) # 
// ((\SDRAM_controller|data_hold [15] & !\SDRAM_controller|data_out~2_combout ))))

	.dataa(\SDRAM_controller|data_out~0_combout ),
	.datab(\SDRAM_controller|data_hold [15]),
	.datac(\SDRAM_controller|data_out~2_combout ),
	.datad(\SDRAM_controller|data_hold [31]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector153~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector153~1 .lut_mask = 16'h5D0C;
defparam \SDRAM_controller|Selector153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \SDRAM_controller|Selector105~0 (
// Equation(s):
// \SDRAM_controller|Selector105~0_combout  = (\SDRAM_controller|state.S_READ~q  & ((\PRG_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\SDRAM_controller|state.S_READ~q  & (\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]))

	.dataa(\d_cache_inst|d_mem_inst|altsyncram_component|auto_generated|q_a [47]),
	.datab(\PRG_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\SDRAM_controller|state.S_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector105~0 .lut_mask = 16'hCACA;
defparam \SDRAM_controller|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \SDRAM_controller|data_hold[47] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|data_hold[32]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_hold [47]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_hold[47] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_hold[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \SDRAM_controller|Selector153~2 (
// Equation(s):
// \SDRAM_controller|Selector153~2_combout  = (\SDRAM_controller|Selector153~0_combout ) # ((\SDRAM_controller|Selector153~1_combout ) # ((!\SDRAM_controller|data_out~3_combout  & \SDRAM_controller|data_hold [47])))

	.dataa(\SDRAM_controller|data_out~3_combout ),
	.datab(\SDRAM_controller|Selector153~0_combout ),
	.datac(\SDRAM_controller|Selector153~1_combout ),
	.datad(\SDRAM_controller|data_hold [47]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector153~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector153~2 .lut_mask = 16'hFDFC;
defparam \SDRAM_controller|Selector153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \SDRAM_controller|data_out[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector153~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|data_out[15] .is_wysiwyg = "true";
defparam \SDRAM_controller|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~0 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~0_combout  = ((\serial_inst|UART_inst|Equal0~2_combout  & ((\serial_inst|UART_inst|tx_frame [0]))) # (!\serial_inst|UART_inst|Equal0~2_combout  & (\serial_inst|UART_inst|tx_frame [1]))) # 
// (!\serial_inst|UART_inst|tx_active~q )

	.dataa(\serial_inst|UART_inst|tx_frame [1]),
	.datab(\serial_inst|UART_inst|tx_active~q ),
	.datac(\serial_inst|UART_inst|Equal0~2_combout ),
	.datad(\serial_inst|UART_inst|tx_frame [0]),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~0_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~0 .lut_mask = 16'hFB3B;
defparam \serial_inst|UART_inst|tx_frame~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \serial_inst|UART_inst|tx_frame~1 (
// Equation(s):
// \serial_inst|UART_inst|tx_frame~1_combout  = (\serial_inst|UART_inst|always0~2_combout ) # ((\serial_inst|UART_inst|always0~3_combout  & \serial_inst|UART_inst|tx_frame~0_combout ))

	.dataa(\serial_inst|UART_inst|always0~2_combout ),
	.datab(\serial_inst|UART_inst|always0~3_combout ),
	.datac(gnd),
	.datad(\serial_inst|UART_inst|tx_frame~0_combout ),
	.cin(gnd),
	.combout(\serial_inst|UART_inst|tx_frame~1_combout ),
	.cout());
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame~1 .lut_mask = 16'hEEAA;
defparam \serial_inst|UART_inst|tx_frame~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \serial_inst|UART_inst|tx_frame[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\serial_inst|UART_inst|tx_frame~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serial_inst|UART_inst|tx_frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serial_inst|UART_inst|tx_frame[0] .is_wysiwyg = "true";
defparam \serial_inst|UART_inst|tx_frame[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y21_N1
dffeas \keyboard_inst|ps2_host_inst|ps2_clk_q (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_clk_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_clk_q .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_clk_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N0
cycloneive_lcell_comb \keyboard_inst|ps2_host_inst|ps2_data_q~0 (
// Equation(s):
// \keyboard_inst|ps2_host_inst|ps2_data_q~0_combout  = (!\keyboard_inst|ps2_host_inst|Equal0~3_combout  & !\keyboard_inst|ps2_host_inst|tx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\keyboard_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\keyboard_inst|ps2_host_inst|tx_shift_reg [0]),
	.cin(gnd),
	.combout(\keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_q~0 .lut_mask = 16'h000F;
defparam \keyboard_inst|ps2_host_inst|ps2_data_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y20_N1
dffeas \keyboard_inst|ps2_host_inst|ps2_data_q (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\keyboard_inst|ps2_host_inst|ps2_data_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keyboard_inst|ps2_host_inst|ps2_data_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keyboard_inst|ps2_host_inst|ps2_data_q .is_wysiwyg = "true";
defparam \keyboard_inst|ps2_host_inst|ps2_data_q .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk .ena_register_mode = "double register";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \SDRAM_controller|WideOr7~5 (
// Equation(s):
// \SDRAM_controller|WideOr7~5_combout  = (\SDRAM_controller|state.S_REFRESH_NOP2~q ) # ((\SDRAM_controller|state.S_WRITE_P2_NOP2~q ) # ((\SDRAM_controller|state.S_WRITE_DATA_NOP2~q ) # (\SDRAM_controller|state.S_REFRESH_NOP3~q )))

	.dataa(\SDRAM_controller|state.S_REFRESH_NOP2~q ),
	.datab(\SDRAM_controller|state.S_WRITE_P2_NOP2~q ),
	.datac(\SDRAM_controller|state.S_WRITE_DATA_NOP2~q ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP3~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~5 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \SDRAM_controller|WideOr7~1 (
// Equation(s):
// \SDRAM_controller|WideOr7~1_combout  = (\SDRAM_controller|state.S_READ_P2_DATA2~q ) # ((\SDRAM_controller|state.S_READ_P2_NOP2~q ) # ((\SDRAM_controller|state.S_READ_P2_DATA1~q ) # (\SDRAM_controller|state.S_READ_P2_DATA0~q )))

	.dataa(\SDRAM_controller|state.S_READ_P2_DATA2~q ),
	.datab(\SDRAM_controller|state.S_READ_P2_NOP2~q ),
	.datac(\SDRAM_controller|state.S_READ_P2_DATA1~q ),
	.datad(\SDRAM_controller|state.S_READ_P2_DATA0~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~1 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \SDRAM_controller|WideOr7~0 (
// Equation(s):
// \SDRAM_controller|WideOr7~0_combout  = (\SDRAM_controller|state.S_READ_P1_DATA2~q ) # ((\SDRAM_controller|state.S_READ_P1_NOP2~q ) # ((\SDRAM_controller|state.S_READ_P1_DATA1~q ) # (\SDRAM_controller|state.S_READ_P1_DATA0~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1_DATA2~q ),
	.datab(\SDRAM_controller|state.S_READ_P1_NOP2~q ),
	.datac(\SDRAM_controller|state.S_READ_P1_DATA1~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_DATA0~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \SDRAM_controller|WideOr7~4 (
// Equation(s):
// \SDRAM_controller|WideOr7~4_combout  = ((\SDRAM_controller|WideOr7~1_combout ) # ((\SDRAM_controller|WideOr7~0_combout ) # (!\SDRAM_controller|WideOr7~3_combout ))) # (!\SDRAM_controller|WideOr7~2_combout )

	.dataa(\SDRAM_controller|WideOr7~2_combout ),
	.datab(\SDRAM_controller|WideOr7~1_combout ),
	.datac(\SDRAM_controller|WideOr7~0_combout ),
	.datad(\SDRAM_controller|WideOr7~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7~4 .lut_mask = 16'hFDFF;
defparam \SDRAM_controller|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \SDRAM_controller|WideOr7 (
// Equation(s):
// \SDRAM_controller|WideOr7~combout  = (\SDRAM_controller|state.S_READ~q ) # ((\SDRAM_controller|WideOr7~5_combout ) # ((\SDRAM_controller|state.S_INC~q ) # (\SDRAM_controller|WideOr7~4_combout )))

	.dataa(\SDRAM_controller|state.S_READ~q ),
	.datab(\SDRAM_controller|WideOr7~5_combout ),
	.datac(\SDRAM_controller|state.S_INC~q ),
	.datad(\SDRAM_controller|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr7 .lut_mask = 16'hFFFE;
defparam \SDRAM_controller|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|WideOr56~0 (
// Equation(s):
// \SDRAM_controller|WideOr56~0_combout  = (!\SDRAM_controller|state.S_ACTIVATE_P2~q  & (!\SDRAM_controller|state.S_ACTIVATE_P1~q  & !\SDRAM_controller|state.S_WRITE_ACTIVATE~q ))

	.dataa(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.datad(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr56~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr56~0 .lut_mask = 16'h0005;
defparam \SDRAM_controller|WideOr56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cycloneive_lcell_comb \SDRAM_controller|Selector1~0 (
// Equation(s):
// \SDRAM_controller|Selector1~0_combout  = (\SDRAM_controller|Selector0~2_combout  & (\SDRAM_controller|WideOr56~0_combout  & (\SDRAM_controller|data_out~0_combout  & !\SDRAM_controller|state.S_REFRESH_NOP1~q )))

	.dataa(\SDRAM_controller|Selector0~2_combout ),
	.datab(\SDRAM_controller|WideOr56~0_combout ),
	.datac(\SDRAM_controller|data_out~0_combout ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector1~0 .lut_mask = 16'h0080;
defparam \SDRAM_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneive_lcell_comb \SDRAM_controller|Selector2~0 (
// Equation(s):
// \SDRAM_controller|Selector2~0_combout  = (\SDRAM_controller|state.S_READ_P2~q ) # ((\SDRAM_controller|state.S_REFRESH~q ) # (\SDRAM_controller|state.S_READ_P1~q ))

	.dataa(gnd),
	.datab(\SDRAM_controller|state.S_READ_P2~q ),
	.datac(\SDRAM_controller|state.S_REFRESH~q ),
	.datad(\SDRAM_controller|state.S_READ_P1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector2~0 .lut_mask = 16'hFFFC;
defparam \SDRAM_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \SDRAM_controller|Selector2~1 (
// Equation(s):
// \SDRAM_controller|Selector2~1_combout  = ((\SDRAM_controller|Selector2~0_combout ) # ((\SDRAM_controller|WideOr7~combout  & \SDRAM_controller|sdram_cmd [0]))) # (!\SDRAM_controller|Selector1~0_combout )

	.dataa(\SDRAM_controller|WideOr7~combout ),
	.datab(\SDRAM_controller|Selector1~0_combout ),
	.datac(\SDRAM_controller|sdram_cmd [0]),
	.datad(\SDRAM_controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector2~1 .lut_mask = 16'hFFB3;
defparam \SDRAM_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \SDRAM_controller|sdram_cmd[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneive_lcell_comb \SDRAM_controller|Selector1~1 (
// Equation(s):
// \SDRAM_controller|Selector1~1_combout  = ((\SDRAM_controller|state.S_INIT_DEVICE~q ) # ((\SDRAM_controller|WideOr7~combout  & \SDRAM_controller|sdram_cmd [1]))) # (!\SDRAM_controller|Selector1~0_combout )

	.dataa(\SDRAM_controller|WideOr7~combout ),
	.datab(\SDRAM_controller|Selector1~0_combout ),
	.datac(\SDRAM_controller|sdram_cmd [1]),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector1~1 .lut_mask = 16'hFFB3;
defparam \SDRAM_controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \SDRAM_controller|sdram_cmd[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneive_lcell_comb \SDRAM_controller|Selector5~0 (
// Equation(s):
// \SDRAM_controller|Selector5~0_combout  = (!\SDRAM_controller|state.S_READ_P1~q  & (!\SDRAM_controller|state.S_WRITE_DATA~q  & (!\SDRAM_controller|state.S_WRITE_P2~q  & !\SDRAM_controller|state.S_READ_P2~q )))

	.dataa(\SDRAM_controller|state.S_READ_P1~q ),
	.datab(\SDRAM_controller|state.S_WRITE_DATA~q ),
	.datac(\SDRAM_controller|state.S_WRITE_P2~q ),
	.datad(\SDRAM_controller|state.S_READ_P2~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cycloneive_lcell_comb \SDRAM_controller|Selector0~4 (
// Equation(s):
// \SDRAM_controller|Selector0~4_combout  = (\SDRAM_controller|Selector0~2_combout  & (!\SDRAM_controller|state.S_WRITE_DATA1~q  & (!\SDRAM_controller|state.S_WRITE_P2_DATA1~q  & !\SDRAM_controller|state.S_REFRESH_NOP1~q )))

	.dataa(\SDRAM_controller|Selector0~2_combout ),
	.datab(\SDRAM_controller|state.S_WRITE_DATA1~q ),
	.datac(\SDRAM_controller|state.S_WRITE_P2_DATA1~q ),
	.datad(\SDRAM_controller|state.S_REFRESH_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~4 .lut_mask = 16'h0002;
defparam \SDRAM_controller|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneive_lcell_comb \SDRAM_controller|Selector0~3 (
// Equation(s):
// \SDRAM_controller|Selector0~3_combout  = (((\SDRAM_controller|WideOr7~combout  & \SDRAM_controller|sdram_cmd [2])) # (!\SDRAM_controller|Selector0~4_combout )) # (!\SDRAM_controller|Selector5~0_combout )

	.dataa(\SDRAM_controller|WideOr7~combout ),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|sdram_cmd [2]),
	.datad(\SDRAM_controller|Selector0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector0~3 .lut_mask = 16'hB3FF;
defparam \SDRAM_controller|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \SDRAM_controller|sdram_cmd[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_cmd[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Selector54~0 (
// Equation(s):
// \SDRAM_controller|Selector54~0_combout  = (!\SDRAM_controller|state.S_ACTIVATE_P2~q  & (!\SDRAM_controller|state.S_MODE~q  & (!\SDRAM_controller|state.S_ACTIVATE_P1~q  & !\SDRAM_controller|state.S_WRITE_ACTIVATE~q )))

	.dataa(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.datab(\SDRAM_controller|state.S_MODE~q ),
	.datac(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.datad(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector54~0 .lut_mask = 16'h0001;
defparam \SDRAM_controller|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|WideOr54~0 (
// Equation(s):
// \SDRAM_controller|WideOr54~0_combout  = (!\SDRAM_controller|Selector54~0_combout ) # (!\SDRAM_controller|Selector5~0_combout )

	.dataa(\SDRAM_controller|Selector5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_controller|Selector54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|WideOr54~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|WideOr54~0 .lut_mask = 16'h55FF;
defparam \SDRAM_controller|WideOr54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Selector64~0 (
// Equation(s):
// \SDRAM_controller|Selector64~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (((\SDRAM_controller|sdram_a [0] & !\SDRAM_controller|WideOr54~0_combout )))) # (!\SDRAM_controller|WideOr56~0_combout  & ((\SDRAM_controller|address_hold [6]) # 
// ((\SDRAM_controller|sdram_a [0] & !\SDRAM_controller|WideOr54~0_combout ))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|address_hold [6]),
	.datac(\SDRAM_controller|sdram_a [0]),
	.datad(\SDRAM_controller|WideOr54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector64~0 .lut_mask = 16'h44F4;
defparam \SDRAM_controller|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \SDRAM_controller|sdram_a[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|Selector63~0 (
// Equation(s):
// \SDRAM_controller|Selector63~0_combout  = (\SDRAM_controller|address_hold [7] & ((\SDRAM_controller|state.S_ACTIVATE_P2~q ) # ((\SDRAM_controller|state.S_ACTIVATE_P1~q ) # (\SDRAM_controller|state.S_WRITE_ACTIVATE~q ))))

	.dataa(\SDRAM_controller|state.S_ACTIVATE_P2~q ),
	.datab(\SDRAM_controller|address_hold [7]),
	.datac(\SDRAM_controller|state.S_ACTIVATE_P1~q ),
	.datad(\SDRAM_controller|state.S_WRITE_ACTIVATE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector63~0 .lut_mask = 16'hCCC8;
defparam \SDRAM_controller|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Selector63~1 (
// Equation(s):
// \SDRAM_controller|Selector63~1_combout  = (\SDRAM_controller|Selector63~0_combout ) # ((\SDRAM_controller|state.S_MODE~q ) # ((!\SDRAM_controller|WideOr54~0_combout  & \SDRAM_controller|sdram_a [1])))

	.dataa(\SDRAM_controller|Selector63~0_combout ),
	.datab(\SDRAM_controller|WideOr54~0_combout ),
	.datac(\SDRAM_controller|sdram_a [1]),
	.datad(\SDRAM_controller|state.S_MODE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector63~1 .lut_mask = 16'hFFBA;
defparam \SDRAM_controller|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \SDRAM_controller|sdram_a[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector63~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N0
cycloneive_lcell_comb \SDRAM_controller|Selector62~0 (
// Equation(s):
// \SDRAM_controller|Selector62~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (!\SDRAM_controller|WideOr56~0_combout  & ((\SDRAM_controller|address_hold [8])))) # (!\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|address_hold [0]))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|address_hold [0]),
	.datac(\SDRAM_controller|address_hold [8]),
	.datad(\SDRAM_controller|Selector5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector62~0 .lut_mask = 16'h50CC;
defparam \SDRAM_controller|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N22
cycloneive_lcell_comb \SDRAM_controller|sdram_a[2]~2 (
// Equation(s):
// \SDRAM_controller|sdram_a[2]~2_combout  = (!\rst~q  & (!button_s[3] & ((!\SDRAM_controller|Selector54~0_combout ) # (!\SDRAM_controller|Selector5~0_combout ))))

	.dataa(\rst~q ),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(button_s[3]),
	.datad(\SDRAM_controller|Selector54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|sdram_a[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[2]~2 .lut_mask = 16'h0105;
defparam \SDRAM_controller|sdram_a[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N1
dffeas \SDRAM_controller|sdram_a[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[2] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N26
cycloneive_lcell_comb \SDRAM_controller|Selector61~0 (
// Equation(s):
// \SDRAM_controller|Selector61~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (!\SDRAM_controller|WideOr56~0_combout  & ((\SDRAM_controller|address_hold [9])))) # (!\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|address_hold [1]))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|address_hold [1]),
	.datad(\SDRAM_controller|address_hold [9]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector61~0 .lut_mask = 16'h7430;
defparam \SDRAM_controller|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N27
dffeas \SDRAM_controller|sdram_a[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[3] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N28
cycloneive_lcell_comb \SDRAM_controller|Selector60~0 (
// Equation(s):
// \SDRAM_controller|Selector60~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (!\SDRAM_controller|WideOr56~0_combout  & (\SDRAM_controller|address_hold [10]))) # (!\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|address_hold [2]))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|address_hold [10]),
	.datad(\SDRAM_controller|address_hold [2]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector60~0 .lut_mask = 16'h7340;
defparam \SDRAM_controller|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N29
dffeas \SDRAM_controller|sdram_a[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[4] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N6
cycloneive_lcell_comb \SDRAM_controller|Selector59~0 (
// Equation(s):
// \SDRAM_controller|Selector59~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|address_hold [11]) # (\SDRAM_controller|WideOr56~0_combout )))) # (!\SDRAM_controller|Selector5~0_combout  & (\SDRAM_controller|address_hold [3]))

	.dataa(\SDRAM_controller|address_hold [3]),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|address_hold [11]),
	.datad(\SDRAM_controller|WideOr56~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector59~0 .lut_mask = 16'hEEE2;
defparam \SDRAM_controller|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N7
dffeas \SDRAM_controller|sdram_a[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[5] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N16
cycloneive_lcell_comb \SDRAM_controller|Selector58~0 (
// Equation(s):
// \SDRAM_controller|Selector58~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (\SDRAM_controller|address_hold [12] & ((!\SDRAM_controller|WideOr56~0_combout )))) # (!\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|address_hold [4]))))

	.dataa(\SDRAM_controller|address_hold [12]),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|address_hold [4]),
	.datad(\SDRAM_controller|WideOr56~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector58~0 .lut_mask = 16'h30B8;
defparam \SDRAM_controller|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N17
dffeas \SDRAM_controller|sdram_a[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[6] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N18
cycloneive_lcell_comb \SDRAM_controller|Selector57~0 (
// Equation(s):
// \SDRAM_controller|Selector57~0_combout  = (\SDRAM_controller|Selector5~0_combout  & (\SDRAM_controller|address_hold [13] & ((!\SDRAM_controller|WideOr56~0_combout )))) # (!\SDRAM_controller|Selector5~0_combout  & (((\SDRAM_controller|address_hold [5]))))

	.dataa(\SDRAM_controller|address_hold [13]),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|address_hold [5]),
	.datad(\SDRAM_controller|WideOr56~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector57~0 .lut_mask = 16'h30B8;
defparam \SDRAM_controller|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N19
dffeas \SDRAM_controller|sdram_a[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_controller|sdram_a[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[7] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N12
cycloneive_lcell_comb \SDRAM_controller|Selector56~0 (
// Equation(s):
// \SDRAM_controller|Selector56~0_combout  = (\SDRAM_controller|address_hold [14] & (((!\SDRAM_controller|WideOr54~0_combout  & \SDRAM_controller|sdram_a [8])) # (!\SDRAM_controller|WideOr56~0_combout ))) # (!\SDRAM_controller|address_hold [14] & 
// (!\SDRAM_controller|WideOr54~0_combout  & (\SDRAM_controller|sdram_a [8])))

	.dataa(\SDRAM_controller|address_hold [14]),
	.datab(\SDRAM_controller|WideOr54~0_combout ),
	.datac(\SDRAM_controller|sdram_a [8]),
	.datad(\SDRAM_controller|WideOr56~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector56~0 .lut_mask = 16'h30BA;
defparam \SDRAM_controller|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N13
dffeas \SDRAM_controller|sdram_a[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[8] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \SDRAM_controller|Selector55~0 (
// Equation(s):
// \SDRAM_controller|Selector55~0_combout  = (\SDRAM_controller|address_hold [15] & (((!\SDRAM_controller|WideOr54~0_combout  & \SDRAM_controller|sdram_a [9])) # (!\SDRAM_controller|WideOr56~0_combout ))) # (!\SDRAM_controller|address_hold [15] & 
// (!\SDRAM_controller|WideOr54~0_combout  & (\SDRAM_controller|sdram_a [9])))

	.dataa(\SDRAM_controller|address_hold [15]),
	.datab(\SDRAM_controller|WideOr54~0_combout ),
	.datac(\SDRAM_controller|sdram_a [9]),
	.datad(\SDRAM_controller|WideOr56~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector55~0 .lut_mask = 16'h30BA;
defparam \SDRAM_controller|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \SDRAM_controller|sdram_a[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[9] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneive_lcell_comb \SDRAM_controller|Selector54~1 (
// Equation(s):
// \SDRAM_controller|Selector54~1_combout  = ((\SDRAM_controller|address_hold [16] & !\SDRAM_controller|WideOr56~0_combout )) # (!\SDRAM_controller|Selector5~0_combout )

	.dataa(\SDRAM_controller|address_hold [16]),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|WideOr56~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector54~1 .lut_mask = 16'h3B3B;
defparam \SDRAM_controller|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \SDRAM_controller|Selector54~2 (
// Equation(s):
// \SDRAM_controller|Selector54~2_combout  = (\SDRAM_controller|Selector54~1_combout ) # ((\SDRAM_controller|state.S_INIT_DEVICE~q ) # ((\SDRAM_controller|Selector54~0_combout  & \SDRAM_controller|sdram_a [10])))

	.dataa(\SDRAM_controller|Selector54~0_combout ),
	.datab(\SDRAM_controller|Selector54~1_combout ),
	.datac(\SDRAM_controller|sdram_a [10]),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector54~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector54~2 .lut_mask = 16'hFFEC;
defparam \SDRAM_controller|Selector54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \SDRAM_controller|sdram_a[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector54~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[10] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N14
cycloneive_lcell_comb \SDRAM_controller|Selector53~0 (
// Equation(s):
// \SDRAM_controller|Selector53~0_combout  = (\SDRAM_controller|WideOr56~0_combout  & (!\SDRAM_controller|WideOr54~0_combout  & (\SDRAM_controller|sdram_a [11]))) # (!\SDRAM_controller|WideOr56~0_combout  & ((\SDRAM_controller|address_hold [17]) # 
// ((!\SDRAM_controller|WideOr54~0_combout  & \SDRAM_controller|sdram_a [11]))))

	.dataa(\SDRAM_controller|WideOr56~0_combout ),
	.datab(\SDRAM_controller|WideOr54~0_combout ),
	.datac(\SDRAM_controller|sdram_a [11]),
	.datad(\SDRAM_controller|address_hold [17]),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector53~0 .lut_mask = 16'h7530;
defparam \SDRAM_controller|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N15
dffeas \SDRAM_controller|sdram_a[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_a[11] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_a[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N24
cycloneive_lcell_comb \SDRAM_controller|Selector66~0 (
// Equation(s):
// \SDRAM_controller|Selector66~0_combout  = (\SDRAM_controller|address_hold [18] & (((\SDRAM_controller|sdram_ba [0] & \SDRAM_controller|Selector54~0_combout )) # (!\SDRAM_controller|WideOr56~0_combout ))) # (!\SDRAM_controller|address_hold [18] & 
// (((\SDRAM_controller|sdram_ba [0] & \SDRAM_controller|Selector54~0_combout ))))

	.dataa(\SDRAM_controller|address_hold [18]),
	.datab(\SDRAM_controller|WideOr56~0_combout ),
	.datac(\SDRAM_controller|sdram_ba [0]),
	.datad(\SDRAM_controller|Selector54~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector66~0 .lut_mask = 16'hF222;
defparam \SDRAM_controller|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N25
dffeas \SDRAM_controller|sdram_ba[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_ba [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_ba[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_ba[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y4_N2
cycloneive_lcell_comb \SDRAM_controller|Selector65~0 (
// Equation(s):
// \SDRAM_controller|Selector65~0_combout  = (\SDRAM_controller|Selector54~0_combout  & ((\SDRAM_controller|sdram_ba [1]) # ((\SDRAM_controller|address_hold [19] & !\SDRAM_controller|WideOr56~0_combout )))) # (!\SDRAM_controller|Selector54~0_combout  & 
// (\SDRAM_controller|address_hold [19] & ((!\SDRAM_controller|WideOr56~0_combout ))))

	.dataa(\SDRAM_controller|Selector54~0_combout ),
	.datab(\SDRAM_controller|address_hold [19]),
	.datac(\SDRAM_controller|sdram_ba [1]),
	.datad(\SDRAM_controller|WideOr56~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector65~0 .lut_mask = 16'hA0EC;
defparam \SDRAM_controller|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y4_N3
dffeas \SDRAM_controller|sdram_ba[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_ba [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_ba[1] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_ba[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneive_lcell_comb \SDRAM_controller|Selector5~2 (
// Equation(s):
// \SDRAM_controller|Selector5~2_combout  = ((\SDRAM_controller|state.S_REFRESH~q ) # (\SDRAM_controller|state.S_INIT_DEVICE~q )) # (!\SDRAM_controller|Selector54~0_combout )

	.dataa(\SDRAM_controller|Selector54~0_combout ),
	.datab(gnd),
	.datac(\SDRAM_controller|state.S_REFRESH~q ),
	.datad(\SDRAM_controller|state.S_INIT_DEVICE~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~2 .lut_mask = 16'hFFF5;
defparam \SDRAM_controller|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneive_lcell_comb \SDRAM_controller|Selector5~1 (
// Equation(s):
// \SDRAM_controller|Selector5~1_combout  = (\SDRAM_controller|sdram_dqm [0] & (\SDRAM_controller|Selector5~0_combout  & (!\SDRAM_controller|state.S_READ_P2_NOP1~q  & !\SDRAM_controller|state.S_READ_P1_NOP1~q )))

	.dataa(\SDRAM_controller|sdram_dqm [0]),
	.datab(\SDRAM_controller|Selector5~0_combout ),
	.datac(\SDRAM_controller|state.S_READ_P2_NOP1~q ),
	.datad(\SDRAM_controller|state.S_READ_P1_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~1 .lut_mask = 16'h0008;
defparam \SDRAM_controller|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneive_lcell_comb \SDRAM_controller|Selector5~3 (
// Equation(s):
// \SDRAM_controller|Selector5~3_combout  = ((\SDRAM_controller|Selector5~2_combout ) # ((\SDRAM_controller|Selector5~1_combout ) # (!\SDRAM_controller|Selector3~0_combout ))) # (!\SDRAM_controller|Selector3~1_combout )

	.dataa(\SDRAM_controller|Selector3~1_combout ),
	.datab(\SDRAM_controller|Selector5~2_combout ),
	.datac(\SDRAM_controller|Selector5~1_combout ),
	.datad(\SDRAM_controller|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_controller|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_controller|Selector5~3 .lut_mask = 16'hFDFF;
defparam \SDRAM_controller|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \SDRAM_controller|sdram_dqm[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM_controller|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_controller|sdram_dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_controller|sdram_dqm[0] .is_wysiwyg = "true";
defparam \SDRAM_controller|sdram_dqm[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \VGA_inst|VDG|DD_s[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[4] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \VGA_inst|VDG|DD_s[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[5] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \VGA_inst|VDG|DD_s[7]~feeder (
// Equation(s):
// \VGA_inst|VDG|DD_s[7]~feeder_combout  = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DD_s[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[7]~feeder .lut_mask = 16'hF0F0;
defparam \VGA_inst|VDG|DD_s[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \VGA_inst|VDG|DD_s[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DD_s[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[7] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \VGA_inst|VDG|H4 (
// Equation(s):
// \VGA_inst|VDG|H4~combout  = (\VGA_inst|VDG|cell_line [3]) # ((\VGA_inst|VDG|cell_line [1] & \VGA_inst|VDG|cell_line [2]))

	.dataa(\VGA_inst|VDG|cell_line [1]),
	.datab(gnd),
	.datac(\VGA_inst|VDG|cell_line [2]),
	.datad(\VGA_inst|VDG|cell_line [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|H4~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|H4 .lut_mask = 16'hFFA0;
defparam \VGA_inst|VDG|H4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \VGA_inst|VDG|DD_s[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[0] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \VGA_inst|VDG|DD_s[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[1] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \VGA_inst|VDG|DD_s[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[3] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \VGA_inst|VDG|DD_s[2]~feeder (
// Equation(s):
// \VGA_inst|VDG|DD_s[2]~feeder_combout  = \VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|DD_s[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|DD_s[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \VGA_inst|VDG|DD_s[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|DD_s[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[2] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \VGA_inst|VDG|E4~0 (
// Equation(s):
// \VGA_inst|VDG|E4~0_combout  = (\VGA_inst|VDG|H4~combout  & (\VGA_inst|VDG|col_count [2])) # (!\VGA_inst|VDG|H4~combout  & ((\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|DD_s [2]))) # (!\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|DD_s [3]))))

	.dataa(\VGA_inst|VDG|H4~combout ),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(\VGA_inst|VDG|DD_s [3]),
	.datad(\VGA_inst|VDG|DD_s [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|E4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|E4~0 .lut_mask = 16'hDC98;
defparam \VGA_inst|VDG|E4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \VGA_inst|VDG|E4~1 (
// Equation(s):
// \VGA_inst|VDG|E4~1_combout  = (\VGA_inst|VDG|H4~combout  & ((\VGA_inst|VDG|E4~0_combout  & (\VGA_inst|VDG|DD_s [0])) # (!\VGA_inst|VDG|E4~0_combout  & ((\VGA_inst|VDG|DD_s [1]))))) # (!\VGA_inst|VDG|H4~combout  & (((\VGA_inst|VDG|E4~0_combout ))))

	.dataa(\VGA_inst|VDG|H4~combout ),
	.datab(\VGA_inst|VDG|DD_s [0]),
	.datac(\VGA_inst|VDG|DD_s [1]),
	.datad(\VGA_inst|VDG|E4~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|E4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|E4~1 .lut_mask = 16'hDDA0;
defparam \VGA_inst|VDG|E4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \VGA_inst|VDG|next_G~0 (
// Equation(s):
// \VGA_inst|VDG|next_G~0_combout  = (!\VGA_inst|VDG|AG_s~q  & (\VGA_inst|VDG|DD_s [7] & \VGA_inst|VDG|E4~1_combout ))

	.dataa(\VGA_inst|VDG|AG_s~q ),
	.datab(gnd),
	.datac(\VGA_inst|VDG|DD_s [7]),
	.datad(\VGA_inst|VDG|E4~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~0 .lut_mask = 16'h5000;
defparam \VGA_inst|VDG|next_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \VGA_inst|VDG|DD_s[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|DD_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|DD_s[6] .is_wysiwyg = "true";
defparam \VGA_inst|VDG|DD_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \VGA_inst|VDG|next_R~0 (
// Equation(s):
// \VGA_inst|VDG|next_R~0_combout  = (\VGA_inst|VDG|next_G~0_combout  & ((\VGA_inst|VDG|DD_s [4] & ((\VGA_inst|VDG|DD_s [5]) # (!\VGA_inst|VDG|DD_s [6]))) # (!\VGA_inst|VDG|DD_s [4] & ((\VGA_inst|VDG|DD_s [6])))))

	.dataa(\VGA_inst|VDG|DD_s [4]),
	.datab(\VGA_inst|VDG|DD_s [5]),
	.datac(\VGA_inst|VDG|next_G~0_combout ),
	.datad(\VGA_inst|VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_R~0 .lut_mask = 16'hD0A0;
defparam \VGA_inst|VDG|next_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \VGA_inst|VDG|active_area_s~feeder (
// Equation(s):
// \VGA_inst|VDG|active_area_s~feeder_combout  = \VGA_inst|VDG|active_area~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_inst|VDG|active_area~q ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|active_area_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|active_area_s~feeder .lut_mask = 16'hFF00;
defparam \VGA_inst|VDG|active_area_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \VGA_inst|VDG|active_area_s (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|active_area_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_inst|VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|active_area_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|active_area_s .is_wysiwyg = "true";
defparam \VGA_inst|VDG|active_area_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \VGA_inst|VDG|Mux2~0 (
// Equation(s):
// \VGA_inst|VDG|Mux2~0_combout  = (\VGA_inst|VDG|col_count [2] & (((\VGA_inst|VDG|col_count [1])))) # (!\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|col_count [1] & (\VGA_inst|VDG|DD_s [4])) # (!\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|DD_s [6])))))

	.dataa(\VGA_inst|VDG|DD_s [4]),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(\VGA_inst|VDG|DD_s [6]),
	.datad(\VGA_inst|VDG|col_count [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux2~0 .lut_mask = 16'hEE30;
defparam \VGA_inst|VDG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb \VGA_inst|VDG|Mux2~1 (
// Equation(s):
// \VGA_inst|VDG|Mux2~1_combout  = (\VGA_inst|VDG|Mux2~0_combout  & (((\VGA_inst|VDG|DD_s [0])) # (!\VGA_inst|VDG|col_count [2]))) # (!\VGA_inst|VDG|Mux2~0_combout  & (\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|DD_s [2]))))

	.dataa(\VGA_inst|VDG|Mux2~0_combout ),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(\VGA_inst|VDG|DD_s [0]),
	.datad(\VGA_inst|VDG|DD_s [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux2~1 .lut_mask = 16'hE6A2;
defparam \VGA_inst|VDG|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \VGA_inst|VDG|next_R~1 (
// Equation(s):
// \VGA_inst|VDG|next_R~1_combout  = (\VGA_inst|VDG|active_area_s~q  & ((\VGA_inst|VDG|next_R~0_combout ) # ((\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|Mux2~1_combout ))))

	.dataa(\VGA_inst|VDG|next_R~0_combout ),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(\VGA_inst|VDG|active_area_s~q ),
	.datad(\VGA_inst|VDG|Mux2~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_R~1 .lut_mask = 16'hE0A0;
defparam \VGA_inst|VDG|next_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \VGA_inst|VDG|R (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_R~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|R .is_wysiwyg = "true";
defparam \VGA_inst|VDG|R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \VGA_inst|VDG|next_G~2 (
// Equation(s):
// \VGA_inst|VDG|next_G~2_combout  = (!\VGA_inst|VDG|DD_s [7] & !\VGA_inst|VDG|AG_s~q )

	.dataa(gnd),
	.datab(\VGA_inst|VDG|DD_s [7]),
	.datac(\VGA_inst|VDG|AG_s~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~2 .lut_mask = 16'h0303;
defparam \VGA_inst|VDG|next_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \VGA_inst|VDG|next_G~3 (
// Equation(s):
// \VGA_inst|VDG|next_G~3_combout  = ((\VGA_inst|VDG|DD_s [4] & \VGA_inst|VDG|DD_s [6])) # (!\VGA_inst|VDG|DD_s [5])

	.dataa(gnd),
	.datab(\VGA_inst|VDG|DD_s [5]),
	.datac(\VGA_inst|VDG|DD_s [4]),
	.datad(\VGA_inst|VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~3 .lut_mask = 16'hF333;
defparam \VGA_inst|VDG|next_G~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VGA_inst|VDG|DD_s[6]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [5],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [4],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [3],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [2],
\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [1],\VGA_inst|RAM_VGA|altsyncram_component|auto_generated|q_b [0],\VGA_inst|VDG|cell_line [3],\VGA_inst|VDG|cell_line [2],\VGA_inst|VDG|cell_line [1],\VGA_inst|VDG|cell_line [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MC10_CHR16.hex";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ALTSYNCRAM";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000000000000002000080401004221107000000000000000008020080200808080808000000000000000000000003F800007F0000000000000000000000808080808020080200800000000000000004010180000030180000000000000000000000030180000030180000000000000000000007004010087C422110878000000;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000784221108784221108780000000000000000201008040100421108FC0000000000000000784221108F84020080380000000000000000784201008047C20100FC000000000000000008043F110884412050180000000000000000784201008081802008FC0000000000000000FC40100600802011087800000000000000007C0804020100814060100000000000000000784221188B44621108780000000000000000008020080200802008000000000000000000C06000000000000000000000000000000000000000001FC00000000000000000000000004010180C0000000000000000000000000000001008041FC10080400000000000000000;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000008150705408000000000000000000000C01004020100804040C000000000000000001810100804020100401800000000000000000000000000020080C0600000000000000000F48445140405044220E000000000000000001C8A27080200872289C0000000000000000020FC09048F890481F820000000000000000088447F11088447F1108800000000000000000000000000000140A0500000000000000000200000040201008040000000000000000000000000000000000000000000000000000000000008080F820080000000000000000000000000000000082220A0200000000000000000700804020100804020700000000000000000020202;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h020202020200000000000000000000702010080402010080700000000000000001FC8020080200802009FC00000000000000002010080402028222090400000000000000010482220A020282220904000000000000000088AA49249248241209040000000000000000202822209048241209040000000000000000784221108844221108840000000000000000201008040201008041FC0000000000000000784201008784020108780000000000000000844424140F84221108F80000000000000000744425108844221108780000000000000000804020100F84221108F8000000000000000078422110884422110878000000000000000104824322924A26;
defparam \VGA_inst|VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h1209040000000000000001048241209249255319040000000000000000FC4020100804020100800000000000000000844424140C050241108400000000000000006048040201008040207C0000000000000000701008040201008040700000000000000000844221108FC42211088400000000000000007446211089C4020108780000000000000000804020100F04020100FC0000000000000000FC4020100F84020100FC0000000000000000F02411088442211090F00000000000000000382220100804020088380000000000000000F82211088782211088F80000000000000000844221108FC4221090300000000000000000F89249248C40201208F800;
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~2 (
// Equation(s):
// \VGA_inst|VDG|Mux0~2_combout  = (\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|MCM_data_s [1]) # ((\VGA_inst|VDG|col_count [0])))) # (!\VGA_inst|VDG|col_count [1] & (((\VGA_inst|VDG|MCM_data_s [3] & !\VGA_inst|VDG|col_count [0]))))

	.dataa(\VGA_inst|VDG|MCM_data_s [1]),
	.datab(\VGA_inst|VDG|MCM_data_s [3]),
	.datac(\VGA_inst|VDG|col_count [1]),
	.datad(\VGA_inst|VDG|col_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~2 .lut_mask = 16'hF0AC;
defparam \VGA_inst|VDG|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~3 (
// Equation(s):
// \VGA_inst|VDG|Mux0~3_combout  = (\VGA_inst|VDG|col_count [0] & ((\VGA_inst|VDG|Mux0~2_combout  & ((\VGA_inst|VDG|MCM_data_s [0]))) # (!\VGA_inst|VDG|Mux0~2_combout  & (\VGA_inst|VDG|MCM_data_s [2])))) # (!\VGA_inst|VDG|col_count [0] & 
// (((\VGA_inst|VDG|Mux0~2_combout ))))

	.dataa(\VGA_inst|VDG|col_count [0]),
	.datab(\VGA_inst|VDG|MCM_data_s [2]),
	.datac(\VGA_inst|VDG|MCM_data_s [0]),
	.datad(\VGA_inst|VDG|Mux0~2_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~3 .lut_mask = 16'hF588;
defparam \VGA_inst|VDG|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~0 (
// Equation(s):
// \VGA_inst|VDG|Mux0~0_combout  = (\VGA_inst|VDG|col_count [1] & (((\VGA_inst|VDG|MCM_data_s [5]) # (\VGA_inst|VDG|col_count [0])))) # (!\VGA_inst|VDG|col_count [1] & (\VGA_inst|VDG|MCM_data_s [7] & ((!\VGA_inst|VDG|col_count [0]))))

	.dataa(\VGA_inst|VDG|MCM_data_s [7]),
	.datab(\VGA_inst|VDG|MCM_data_s [5]),
	.datac(\VGA_inst|VDG|col_count [1]),
	.datad(\VGA_inst|VDG|col_count [0]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~0 .lut_mask = 16'hF0CA;
defparam \VGA_inst|VDG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \VGA_inst|VDG|Mux0~1 (
// Equation(s):
// \VGA_inst|VDG|Mux0~1_combout  = (\VGA_inst|VDG|col_count [0] & ((\VGA_inst|VDG|Mux0~0_combout  & (\VGA_inst|VDG|MCM_data_s [4])) # (!\VGA_inst|VDG|Mux0~0_combout  & ((\VGA_inst|VDG|MCM_data_s [6]))))) # (!\VGA_inst|VDG|col_count [0] & 
// (((\VGA_inst|VDG|Mux0~0_combout ))))

	.dataa(\VGA_inst|VDG|MCM_data_s [4]),
	.datab(\VGA_inst|VDG|col_count [0]),
	.datac(\VGA_inst|VDG|Mux0~0_combout ),
	.datad(\VGA_inst|VDG|MCM_data_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux0~1 .lut_mask = 16'hBCB0;
defparam \VGA_inst|VDG|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \VGA_inst|VDG|next_G~1 (
// Equation(s):
// \VGA_inst|VDG|next_G~1_combout  = \VGA_inst|VDG|DD_s [6] $ (((\VGA_inst|VDG|col_count [2] & (\VGA_inst|VDG|Mux0~3_combout )) # (!\VGA_inst|VDG|col_count [2] & ((\VGA_inst|VDG|Mux0~1_combout )))))

	.dataa(\VGA_inst|VDG|Mux0~3_combout ),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(\VGA_inst|VDG|Mux0~1_combout ),
	.datad(\VGA_inst|VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~1 .lut_mask = 16'h47B8;
defparam \VGA_inst|VDG|next_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \VGA_inst|VDG|next_G~4 (
// Equation(s):
// \VGA_inst|VDG|next_G~4_combout  = (\VGA_inst|VDG|next_G~2_combout  & ((\VGA_inst|VDG|next_G~1_combout ) # ((\VGA_inst|VDG|next_G~3_combout  & \VGA_inst|VDG|next_G~0_combout )))) # (!\VGA_inst|VDG|next_G~2_combout  & (\VGA_inst|VDG|next_G~3_combout  & 
// (\VGA_inst|VDG|next_G~0_combout )))

	.dataa(\VGA_inst|VDG|next_G~2_combout ),
	.datab(\VGA_inst|VDG|next_G~3_combout ),
	.datac(\VGA_inst|VDG|next_G~0_combout ),
	.datad(\VGA_inst|VDG|next_G~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~4 .lut_mask = 16'hEAC0;
defparam \VGA_inst|VDG|next_G~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \VGA_inst|VDG|Mux1~0 (
// Equation(s):
// \VGA_inst|VDG|Mux1~0_combout  = (\VGA_inst|VDG|col_count [1] & (\VGA_inst|VDG|col_count [2])) # (!\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|col_count [2] & ((!\VGA_inst|VDG|DD_s [3]))) # (!\VGA_inst|VDG|col_count [2] & (!\VGA_inst|VDG|DD_s [7]))))

	.dataa(\VGA_inst|VDG|col_count [1]),
	.datab(\VGA_inst|VDG|col_count [2]),
	.datac(\VGA_inst|VDG|DD_s [7]),
	.datad(\VGA_inst|VDG|DD_s [3]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux1~0 .lut_mask = 16'h89CD;
defparam \VGA_inst|VDG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \VGA_inst|VDG|Mux1~1 (
// Equation(s):
// \VGA_inst|VDG|Mux1~1_combout  = (\VGA_inst|VDG|col_count [1] & ((\VGA_inst|VDG|Mux1~0_combout  & ((!\VGA_inst|VDG|DD_s [1]))) # (!\VGA_inst|VDG|Mux1~0_combout  & (!\VGA_inst|VDG|DD_s [5])))) # (!\VGA_inst|VDG|col_count [1] & (\VGA_inst|VDG|Mux1~0_combout 
// ))

	.dataa(\VGA_inst|VDG|col_count [1]),
	.datab(\VGA_inst|VDG|Mux1~0_combout ),
	.datac(\VGA_inst|VDG|DD_s [5]),
	.datad(\VGA_inst|VDG|DD_s [1]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|Mux1~1 .lut_mask = 16'h46CE;
defparam \VGA_inst|VDG|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \VGA_inst|VDG|next_G~5 (
// Equation(s):
// \VGA_inst|VDG|next_G~5_combout  = (\VGA_inst|VDG|active_area_s~q  & ((\VGA_inst|VDG|next_G~4_combout ) # ((\VGA_inst|VDG|AG_s~q  & \VGA_inst|VDG|Mux1~1_combout ))))

	.dataa(\VGA_inst|VDG|next_G~4_combout ),
	.datab(\VGA_inst|VDG|AG_s~q ),
	.datac(\VGA_inst|VDG|active_area_s~q ),
	.datad(\VGA_inst|VDG|Mux1~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_G~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_G~5 .lut_mask = 16'hE0A0;
defparam \VGA_inst|VDG|next_G~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \VGA_inst|VDG|G (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_G~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|G .is_wysiwyg = "true";
defparam \VGA_inst|VDG|G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \VGA_inst|VDG|next_B~1 (
// Equation(s):
// \VGA_inst|VDG|next_B~1_combout  = (\VGA_inst|VDG|DD_s [5] & (!\VGA_inst|VDG|DD_s [4])) # (!\VGA_inst|VDG|DD_s [5] & ((\VGA_inst|VDG|DD_s [6])))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|DD_s [5]),
	.datac(\VGA_inst|VDG|DD_s [4]),
	.datad(\VGA_inst|VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B~1 .lut_mask = 16'h3F0C;
defparam \VGA_inst|VDG|next_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \VGA_inst|VDG|next_B~0 (
// Equation(s):
// \VGA_inst|VDG|next_B~0_combout  = (!\VGA_inst|VDG|Mux1~1_combout  & (\VGA_inst|VDG|AG_s~q  & !\VGA_inst|VDG|Mux2~1_combout ))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|Mux1~1_combout ),
	.datac(\VGA_inst|VDG|AG_s~q ),
	.datad(\VGA_inst|VDG|Mux2~1_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B~0 .lut_mask = 16'h0030;
defparam \VGA_inst|VDG|next_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \VGA_inst|VDG|next_B~2 (
// Equation(s):
// \VGA_inst|VDG|next_B~2_combout  = (\VGA_inst|VDG|active_area_s~q  & ((\VGA_inst|VDG|next_B~0_combout ) # ((\VGA_inst|VDG|next_B~1_combout  & \VGA_inst|VDG|next_G~0_combout ))))

	.dataa(\VGA_inst|VDG|next_B~1_combout ),
	.datab(\VGA_inst|VDG|next_G~0_combout ),
	.datac(\VGA_inst|VDG|active_area_s~q ),
	.datad(\VGA_inst|VDG|next_B~0_combout ),
	.cin(gnd),
	.combout(\VGA_inst|VDG|next_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|next_B~2 .lut_mask = 16'hF080;
defparam \VGA_inst|VDG|next_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \VGA_inst|VDG|B (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|next_B~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|B .is_wysiwyg = "true";
defparam \VGA_inst|VDG|B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \VGA_inst|VDG|always1~0 (
// Equation(s):
// \VGA_inst|VDG|always1~0_combout  = ((\VGA_inst|VDG|pixel_count [4] & (\VGA_inst|VDG|pixel_count [6] & \VGA_inst|VDG|pixel_count [5])) # (!\VGA_inst|VDG|pixel_count [4] & (!\VGA_inst|VDG|pixel_count [6] & !\VGA_inst|VDG|pixel_count [5]))) # 
// (!\VGA_inst|VDG|pixel_count [7])

	.dataa(\VGA_inst|VDG|pixel_count [4]),
	.datab(\VGA_inst|VDG|pixel_count [7]),
	.datac(\VGA_inst|VDG|pixel_count [6]),
	.datad(\VGA_inst|VDG|pixel_count [5]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~0 .lut_mask = 16'hB337;
defparam \VGA_inst|VDG|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \VGA_inst|VDG|always1~1 (
// Equation(s):
// \VGA_inst|VDG|always1~1_combout  = (\VGA_inst|VDG|pixel_count [8]) # ((\VGA_inst|VDG|always1~0_combout ) # (!\VGA_inst|VDG|pixel_count [9]))

	.dataa(gnd),
	.datab(\VGA_inst|VDG|pixel_count [8]),
	.datac(\VGA_inst|VDG|always1~0_combout ),
	.datad(\VGA_inst|VDG|pixel_count [9]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~1 .lut_mask = 16'hFCFF;
defparam \VGA_inst|VDG|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \VGA_inst|VDG|HSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|HSYNC .is_wysiwyg = "true";
defparam \VGA_inst|VDG|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \VGA_inst|VDG|always1~2 (
// Equation(s):
// \VGA_inst|VDG|always1~2_combout  = (\VGA_inst|VDG|line_count [1] & (\VGA_inst|VDG|line_count [0] & !\VGA_inst|VDG|line_count [2])) # (!\VGA_inst|VDG|line_count [1] & (!\VGA_inst|VDG|line_count [0] & \VGA_inst|VDG|line_count [2]))

	.dataa(\VGA_inst|VDG|line_count [1]),
	.datab(gnd),
	.datac(\VGA_inst|VDG|line_count [0]),
	.datad(\VGA_inst|VDG|line_count [2]),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~2 .lut_mask = 16'h05A0;
defparam \VGA_inst|VDG|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \VGA_inst|VDG|always1~3 (
// Equation(s):
// \VGA_inst|VDG|always1~3_combout  = ((!\VGA_inst|VDG|line_count [3]) # (!\VGA_inst|VDG|always1~2_combout )) # (!\VGA_inst|VDG|Equal8~1_combout )

	.dataa(\VGA_inst|VDG|Equal8~1_combout ),
	.datab(\VGA_inst|VDG|always1~2_combout ),
	.datac(\VGA_inst|VDG|line_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_inst|VDG|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_inst|VDG|always1~3 .lut_mask = 16'h7F7F;
defparam \VGA_inst|VDG|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \VGA_inst|VDG|VSYNC (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_inst|VDG|always1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_inst|VDG|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_inst|VDG|VSYNC .is_wysiwyg = "true";
defparam \VGA_inst|VDG|VSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[0]~51 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[0]~51_combout  = !\multi_hex|frame_clk_inst|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\multi_hex|frame_clk_inst|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\multi_hex|frame_clk_inst|count[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[0]~51 .lut_mask = 16'h0F0F;
defparam \multi_hex|frame_clk_inst|count[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \multi_hex|frame_clk_inst|count[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[0]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[0] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[1]~17 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[1]~17_combout  = (\multi_hex|frame_clk_inst|count [1] & (\multi_hex|frame_clk_inst|count [0] $ (VCC))) # (!\multi_hex|frame_clk_inst|count [1] & (\multi_hex|frame_clk_inst|count [0] & VCC))
// \multi_hex|frame_clk_inst|count[1]~18  = CARRY((\multi_hex|frame_clk_inst|count [1] & \multi_hex|frame_clk_inst|count [0]))

	.dataa(\multi_hex|frame_clk_inst|count [1]),
	.datab(\multi_hex|frame_clk_inst|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\multi_hex|frame_clk_inst|count[1]~17_combout ),
	.cout(\multi_hex|frame_clk_inst|count[1]~18 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[1]~17 .lut_mask = 16'h6688;
defparam \multi_hex|frame_clk_inst|count[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \multi_hex|frame_clk_inst|count[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[1]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[1] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[2]~19 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[2]~19_combout  = (\multi_hex|frame_clk_inst|count [2] & (!\multi_hex|frame_clk_inst|count[1]~18 )) # (!\multi_hex|frame_clk_inst|count [2] & ((\multi_hex|frame_clk_inst|count[1]~18 ) # (GND)))
// \multi_hex|frame_clk_inst|count[2]~20  = CARRY((!\multi_hex|frame_clk_inst|count[1]~18 ) # (!\multi_hex|frame_clk_inst|count [2]))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[1]~18 ),
	.combout(\multi_hex|frame_clk_inst|count[2]~19_combout ),
	.cout(\multi_hex|frame_clk_inst|count[2]~20 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[2]~19 .lut_mask = 16'h3C3F;
defparam \multi_hex|frame_clk_inst|count[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \multi_hex|frame_clk_inst|count[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[2] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[3]~21 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[3]~21_combout  = (\multi_hex|frame_clk_inst|count [3] & (\multi_hex|frame_clk_inst|count[2]~20  $ (GND))) # (!\multi_hex|frame_clk_inst|count [3] & (!\multi_hex|frame_clk_inst|count[2]~20  & VCC))
// \multi_hex|frame_clk_inst|count[3]~22  = CARRY((\multi_hex|frame_clk_inst|count [3] & !\multi_hex|frame_clk_inst|count[2]~20 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[2]~20 ),
	.combout(\multi_hex|frame_clk_inst|count[3]~21_combout ),
	.cout(\multi_hex|frame_clk_inst|count[3]~22 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[3]~21 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \multi_hex|frame_clk_inst|count[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[3] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[4]~23 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[4]~23_combout  = (\multi_hex|frame_clk_inst|count [4] & (!\multi_hex|frame_clk_inst|count[3]~22 )) # (!\multi_hex|frame_clk_inst|count [4] & ((\multi_hex|frame_clk_inst|count[3]~22 ) # (GND)))
// \multi_hex|frame_clk_inst|count[4]~24  = CARRY((!\multi_hex|frame_clk_inst|count[3]~22 ) # (!\multi_hex|frame_clk_inst|count [4]))

	.dataa(\multi_hex|frame_clk_inst|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[3]~22 ),
	.combout(\multi_hex|frame_clk_inst|count[4]~23_combout ),
	.cout(\multi_hex|frame_clk_inst|count[4]~24 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[4]~23 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \multi_hex|frame_clk_inst|count[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[4]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[4] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[5]~25 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[5]~25_combout  = (\multi_hex|frame_clk_inst|count [5] & (\multi_hex|frame_clk_inst|count[4]~24  $ (GND))) # (!\multi_hex|frame_clk_inst|count [5] & (!\multi_hex|frame_clk_inst|count[4]~24  & VCC))
// \multi_hex|frame_clk_inst|count[5]~26  = CARRY((\multi_hex|frame_clk_inst|count [5] & !\multi_hex|frame_clk_inst|count[4]~24 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[4]~24 ),
	.combout(\multi_hex|frame_clk_inst|count[5]~25_combout ),
	.cout(\multi_hex|frame_clk_inst|count[5]~26 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[5]~25 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \multi_hex|frame_clk_inst|count[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[5]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[5] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[6]~27 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[6]~27_combout  = (\multi_hex|frame_clk_inst|count [6] & (!\multi_hex|frame_clk_inst|count[5]~26 )) # (!\multi_hex|frame_clk_inst|count [6] & ((\multi_hex|frame_clk_inst|count[5]~26 ) # (GND)))
// \multi_hex|frame_clk_inst|count[6]~28  = CARRY((!\multi_hex|frame_clk_inst|count[5]~26 ) # (!\multi_hex|frame_clk_inst|count [6]))

	.dataa(\multi_hex|frame_clk_inst|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[5]~26 ),
	.combout(\multi_hex|frame_clk_inst|count[6]~27_combout ),
	.cout(\multi_hex|frame_clk_inst|count[6]~28 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[6]~27 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \multi_hex|frame_clk_inst|count[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[6]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[6] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[7]~29 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[7]~29_combout  = (\multi_hex|frame_clk_inst|count [7] & (\multi_hex|frame_clk_inst|count[6]~28  $ (GND))) # (!\multi_hex|frame_clk_inst|count [7] & (!\multi_hex|frame_clk_inst|count[6]~28  & VCC))
// \multi_hex|frame_clk_inst|count[7]~30  = CARRY((\multi_hex|frame_clk_inst|count [7] & !\multi_hex|frame_clk_inst|count[6]~28 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[6]~28 ),
	.combout(\multi_hex|frame_clk_inst|count[7]~29_combout ),
	.cout(\multi_hex|frame_clk_inst|count[7]~30 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[7]~29 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \multi_hex|frame_clk_inst|count[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[7]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[7] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[8]~31 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[8]~31_combout  = (\multi_hex|frame_clk_inst|count [8] & (!\multi_hex|frame_clk_inst|count[7]~30 )) # (!\multi_hex|frame_clk_inst|count [8] & ((\multi_hex|frame_clk_inst|count[7]~30 ) # (GND)))
// \multi_hex|frame_clk_inst|count[8]~32  = CARRY((!\multi_hex|frame_clk_inst|count[7]~30 ) # (!\multi_hex|frame_clk_inst|count [8]))

	.dataa(\multi_hex|frame_clk_inst|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[7]~30 ),
	.combout(\multi_hex|frame_clk_inst|count[8]~31_combout ),
	.cout(\multi_hex|frame_clk_inst|count[8]~32 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[8]~31 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N31
dffeas \multi_hex|frame_clk_inst|count[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[8]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[8] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[9]~33 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[9]~33_combout  = (\multi_hex|frame_clk_inst|count [9] & (\multi_hex|frame_clk_inst|count[8]~32  $ (GND))) # (!\multi_hex|frame_clk_inst|count [9] & (!\multi_hex|frame_clk_inst|count[8]~32  & VCC))
// \multi_hex|frame_clk_inst|count[9]~34  = CARRY((\multi_hex|frame_clk_inst|count [9] & !\multi_hex|frame_clk_inst|count[8]~32 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[8]~32 ),
	.combout(\multi_hex|frame_clk_inst|count[9]~33_combout ),
	.cout(\multi_hex|frame_clk_inst|count[9]~34 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[9]~33 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \multi_hex|frame_clk_inst|count[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[9]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[9] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[10]~35 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[10]~35_combout  = (\multi_hex|frame_clk_inst|count [10] & (!\multi_hex|frame_clk_inst|count[9]~34 )) # (!\multi_hex|frame_clk_inst|count [10] & ((\multi_hex|frame_clk_inst|count[9]~34 ) # (GND)))
// \multi_hex|frame_clk_inst|count[10]~36  = CARRY((!\multi_hex|frame_clk_inst|count[9]~34 ) # (!\multi_hex|frame_clk_inst|count [10]))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[9]~34 ),
	.combout(\multi_hex|frame_clk_inst|count[10]~35_combout ),
	.cout(\multi_hex|frame_clk_inst|count[10]~36 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[10]~35 .lut_mask = 16'h3C3F;
defparam \multi_hex|frame_clk_inst|count[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \multi_hex|frame_clk_inst|count[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[10]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[10] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[11]~37 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[11]~37_combout  = (\multi_hex|frame_clk_inst|count [11] & (\multi_hex|frame_clk_inst|count[10]~36  $ (GND))) # (!\multi_hex|frame_clk_inst|count [11] & (!\multi_hex|frame_clk_inst|count[10]~36  & VCC))
// \multi_hex|frame_clk_inst|count[11]~38  = CARRY((\multi_hex|frame_clk_inst|count [11] & !\multi_hex|frame_clk_inst|count[10]~36 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[10]~36 ),
	.combout(\multi_hex|frame_clk_inst|count[11]~37_combout ),
	.cout(\multi_hex|frame_clk_inst|count[11]~38 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[11]~37 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \multi_hex|frame_clk_inst|count[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[11] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[12]~39 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[12]~39_combout  = (\multi_hex|frame_clk_inst|count [12] & (!\multi_hex|frame_clk_inst|count[11]~38 )) # (!\multi_hex|frame_clk_inst|count [12] & ((\multi_hex|frame_clk_inst|count[11]~38 ) # (GND)))
// \multi_hex|frame_clk_inst|count[12]~40  = CARRY((!\multi_hex|frame_clk_inst|count[11]~38 ) # (!\multi_hex|frame_clk_inst|count [12]))

	.dataa(\multi_hex|frame_clk_inst|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[11]~38 ),
	.combout(\multi_hex|frame_clk_inst|count[12]~39_combout ),
	.cout(\multi_hex|frame_clk_inst|count[12]~40 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[12]~39 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \multi_hex|frame_clk_inst|count[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[12]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[12] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[13]~41 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[13]~41_combout  = (\multi_hex|frame_clk_inst|count [13] & (\multi_hex|frame_clk_inst|count[12]~40  $ (GND))) # (!\multi_hex|frame_clk_inst|count [13] & (!\multi_hex|frame_clk_inst|count[12]~40  & VCC))
// \multi_hex|frame_clk_inst|count[13]~42  = CARRY((\multi_hex|frame_clk_inst|count [13] & !\multi_hex|frame_clk_inst|count[12]~40 ))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[12]~40 ),
	.combout(\multi_hex|frame_clk_inst|count[13]~41_combout ),
	.cout(\multi_hex|frame_clk_inst|count[13]~42 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[13]~41 .lut_mask = 16'hC30C;
defparam \multi_hex|frame_clk_inst|count[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \multi_hex|frame_clk_inst|count[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[13]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[13] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[14]~43 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[14]~43_combout  = (\multi_hex|frame_clk_inst|count [14] & (!\multi_hex|frame_clk_inst|count[13]~42 )) # (!\multi_hex|frame_clk_inst|count [14] & ((\multi_hex|frame_clk_inst|count[13]~42 ) # (GND)))
// \multi_hex|frame_clk_inst|count[14]~44  = CARRY((!\multi_hex|frame_clk_inst|count[13]~42 ) # (!\multi_hex|frame_clk_inst|count [14]))

	.dataa(\multi_hex|frame_clk_inst|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[13]~42 ),
	.combout(\multi_hex|frame_clk_inst|count[14]~43_combout ),
	.cout(\multi_hex|frame_clk_inst|count[14]~44 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[14]~43 .lut_mask = 16'h5A5F;
defparam \multi_hex|frame_clk_inst|count[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \multi_hex|frame_clk_inst|count[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[14]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[14] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[15]~45 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[15]~45_combout  = (\multi_hex|frame_clk_inst|count [15] & (\multi_hex|frame_clk_inst|count[14]~44  $ (GND))) # (!\multi_hex|frame_clk_inst|count [15] & (!\multi_hex|frame_clk_inst|count[14]~44  & VCC))
// \multi_hex|frame_clk_inst|count[15]~46  = CARRY((\multi_hex|frame_clk_inst|count [15] & !\multi_hex|frame_clk_inst|count[14]~44 ))

	.dataa(\multi_hex|frame_clk_inst|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[14]~44 ),
	.combout(\multi_hex|frame_clk_inst|count[15]~45_combout ),
	.cout(\multi_hex|frame_clk_inst|count[15]~46 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[15]~45 .lut_mask = 16'hA50A;
defparam \multi_hex|frame_clk_inst|count[15]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \multi_hex|frame_clk_inst|count[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[15]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[15] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[16]~47 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[16]~47_combout  = (\multi_hex|frame_clk_inst|count [16] & (!\multi_hex|frame_clk_inst|count[15]~46 )) # (!\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|frame_clk_inst|count[15]~46 ) # (GND)))
// \multi_hex|frame_clk_inst|count[16]~48  = CARRY((!\multi_hex|frame_clk_inst|count[15]~46 ) # (!\multi_hex|frame_clk_inst|count [16]))

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\multi_hex|frame_clk_inst|count[15]~46 ),
	.combout(\multi_hex|frame_clk_inst|count[16]~47_combout ),
	.cout(\multi_hex|frame_clk_inst|count[16]~48 ));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[16]~47 .lut_mask = 16'h3C3F;
defparam \multi_hex|frame_clk_inst|count[16]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \multi_hex|frame_clk_inst|count[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[16] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \multi_hex|frame_clk_inst|count[17]~49 (
// Equation(s):
// \multi_hex|frame_clk_inst|count[17]~49_combout  = \multi_hex|frame_clk_inst|count [17] $ (!\multi_hex|frame_clk_inst|count[16]~48 )

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(\multi_hex|frame_clk_inst|count[16]~48 ),
	.combout(\multi_hex|frame_clk_inst|count[17]~49_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[17]~49 .lut_mask = 16'hC3C3;
defparam \multi_hex|frame_clk_inst|count[17]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \multi_hex|frame_clk_inst|count[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\multi_hex|frame_clk_inst|count[17]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multi_hex|frame_clk_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \multi_hex|frame_clk_inst|count[17] .is_wysiwyg = "true";
defparam \multi_hex|frame_clk_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \multi_hex|Decoder0~0 (
// Equation(s):
// \multi_hex|Decoder0~0_combout  = (\multi_hex|frame_clk_inst|count [17]) # (\multi_hex|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(\multi_hex|frame_clk_inst|count [17]),
	.datac(gnd),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Decoder0~0 .lut_mask = 16'hFFCC;
defparam \multi_hex|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \multi_hex|Decoder0~1 (
// Equation(s):
// \multi_hex|Decoder0~1_combout  = (!\multi_hex|frame_clk_inst|count [17] & \multi_hex|frame_clk_inst|count [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Decoder0~1 .lut_mask = 16'h0F00;
defparam \multi_hex|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneive_lcell_comb \multi_hex|Decoder0~2 (
// Equation(s):
// \multi_hex|Decoder0~2_combout  = (!\multi_hex|frame_clk_inst|count [16] & \multi_hex|frame_clk_inst|count [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multi_hex|frame_clk_inst|count [16]),
	.datad(\multi_hex|frame_clk_inst|count [17]),
	.cin(gnd),
	.combout(\multi_hex|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Decoder0~2 .lut_mask = 16'h0F00;
defparam \multi_hex|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \multi_hex|Decoder0~3 (
// Equation(s):
// \multi_hex|Decoder0~3_combout  = (\multi_hex|frame_clk_inst|count [16] & \multi_hex|frame_clk_inst|count [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\multi_hex|frame_clk_inst|count [16]),
	.datad(\multi_hex|frame_clk_inst|count [17]),
	.cin(gnd),
	.combout(\multi_hex|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Decoder0~3 .lut_mask = 16'hF000;
defparam \multi_hex|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \always2~4 (
// Equation(s):
// \always2~4_combout  = (!\CPU_inst|shift_merge0|RBA_reg [1] & (\CPU_inst|shift_merge0|RBA_reg [3] & \WideAnd1~3_combout ))

	.dataa(\CPU_inst|shift_merge0|RBA_reg [1]),
	.datab(gnd),
	.datac(\CPU_inst|shift_merge0|RBA_reg [3]),
	.datad(\WideAnd1~3_combout ),
	.cin(gnd),
	.combout(\always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \always2~4 .lut_mask = 16'h5000;
defparam \always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \always2~7 (
// Equation(s):
// \always2~7_combout  = (!\CPU_inst|n_LB_w6~q  & (\always2~4_combout  & (\CPU_inst|shift_merge0|RBA_reg [0] & \CPU_inst|WC6~q )))

	.dataa(\CPU_inst|n_LB_w6~q ),
	.datab(\always2~4_combout ),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\always2~7_combout ),
	.cout());
// synopsys translate_off
defparam \always2~7 .lut_mask = 16'h4000;
defparam \always2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \hex_high[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[5]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[5] .is_wysiwyg = "true";
defparam \hex_high[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \hex_high[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[7]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[7] .is_wysiwyg = "true";
defparam \hex_high[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \hex_high[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[6]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[6] .is_wysiwyg = "true";
defparam \hex_high[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \hex_high[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[4] .is_wysiwyg = "true";
defparam \hex_high[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr6~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr6~0_combout  = (hex_high[7] & (hex_high[4] & (hex_high[5] $ (hex_high[6])))) # (!hex_high[7] & (!hex_high[5] & (hex_high[6] $ (hex_high[4]))))

	.dataa(hex_high[5]),
	.datab(hex_high[7]),
	.datac(hex_high[6]),
	.datad(hex_high[4]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr6~0 .lut_mask = 16'h4910;
defparam \multi_hex|hex_inst_3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \hex_high[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[2] .is_wysiwyg = "true";
defparam \hex_high[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \hex_high[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[3] .is_wysiwyg = "true";
defparam \hex_high[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \hex_high[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[1] .is_wysiwyg = "true";
defparam \hex_high[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \hex_high[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_high[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_high[0] .is_wysiwyg = "true";
defparam \hex_high[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr6~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr6~0_combout  = (hex_high[2] & (!hex_high[1] & (hex_high[3] $ (!hex_high[0])))) # (!hex_high[2] & (hex_high[0] & (hex_high[3] $ (!hex_high[1]))))

	.dataa(hex_high[2]),
	.datab(hex_high[3]),
	.datac(hex_high[1]),
	.datad(hex_high[0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr6~0 .lut_mask = 16'h4902;
defparam \multi_hex|hex_inst_2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \multi_hex|Mux6~0 (
// Equation(s):
// \multi_hex|Mux6~0_combout  = (\multi_hex|frame_clk_inst|count [16] & (((\multi_hex|frame_clk_inst|count [17]) # (\multi_hex|hex_inst_2|WideOr6~0_combout )))) # (!\multi_hex|frame_clk_inst|count [16] & (\multi_hex|hex_inst_3|WideOr6~0_combout  & 
// (!\multi_hex|frame_clk_inst|count [17])))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_3|WideOr6~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_2|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux6~0 .lut_mask = 16'hAEA4;
defparam \multi_hex|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \always2~6 (
// Equation(s):
// \always2~6_combout  = (!\CPU_inst|n_LB_w6~q  & (\always2~4_combout  & (!\CPU_inst|shift_merge0|RBA_reg [0] & \CPU_inst|WC6~q )))

	.dataa(\CPU_inst|n_LB_w6~q ),
	.datab(\always2~4_combout ),
	.datac(\CPU_inst|shift_merge0|RBA_reg [0]),
	.datad(\CPU_inst|WC6~q ),
	.cin(gnd),
	.combout(\always2~6_combout ),
	.cout());
// synopsys translate_off
defparam \always2~6 .lut_mask = 16'h0400;
defparam \always2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N13
dffeas \hex_low[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [6]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[6]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[6] .is_wysiwyg = "true";
defparam \hex_low[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \hex_low[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [4]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[4] .is_wysiwyg = "true";
defparam \hex_low[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \hex_low[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [7]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[7]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[7] .is_wysiwyg = "true";
defparam \hex_low[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N3
dffeas \hex_low[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [5]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[5]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[5] .is_wysiwyg = "true";
defparam \hex_low[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr6~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr6~0_combout  = (hex_low[6] & (!hex_low[5] & (hex_low[4] $ (!hex_low[7])))) # (!hex_low[6] & (hex_low[4] & (hex_low[7] $ (!hex_low[5]))))

	.dataa(hex_low[6]),
	.datab(hex_low[4]),
	.datac(hex_low[7]),
	.datad(hex_low[5]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr6~0 .lut_mask = 16'h4086;
defparam \multi_hex|hex_inst_1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N7
dffeas \hex_low[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [2]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[2] .is_wysiwyg = "true";
defparam \hex_low[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N9
dffeas \hex_low[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [3]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[3] .is_wysiwyg = "true";
defparam \hex_low[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \hex_low[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [0]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[0] .is_wysiwyg = "true";
defparam \hex_low[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N29
dffeas \hex_low[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_inst|shift_merge0|LBD_reg [1]),
	.clrn(!\rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hex_low[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hex_low[1] .is_wysiwyg = "true";
defparam \hex_low[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr6~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr6~0_combout  = (hex_low[2] & (!hex_low[1] & (hex_low[3] $ (!hex_low[0])))) # (!hex_low[2] & (hex_low[0] & (hex_low[3] $ (!hex_low[1]))))

	.dataa(hex_low[2]),
	.datab(hex_low[3]),
	.datac(hex_low[0]),
	.datad(hex_low[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr6~0 .lut_mask = 16'h4092;
defparam \multi_hex|hex_inst_0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \multi_hex|Mux6~1 (
// Equation(s):
// \multi_hex|Mux6~1_combout  = (\multi_hex|Mux6~0_combout  & (((\multi_hex|hex_inst_0|WideOr6~0_combout ) # (!\multi_hex|frame_clk_inst|count [17])))) # (!\multi_hex|Mux6~0_combout  & (\multi_hex|hex_inst_1|WideOr6~0_combout  & 
// (\multi_hex|frame_clk_inst|count [17])))

	.dataa(\multi_hex|Mux6~0_combout ),
	.datab(\multi_hex|hex_inst_1|WideOr6~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_0|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux6~1 .lut_mask = 16'hEA4A;
defparam \multi_hex|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr5~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr5~0_combout  = (hex_high[3] & ((hex_high[0] & ((hex_high[1]))) # (!hex_high[0] & (hex_high[2])))) # (!hex_high[3] & (hex_high[2] & (hex_high[0] $ (hex_high[1]))))

	.dataa(hex_high[0]),
	.datab(hex_high[3]),
	.datac(hex_high[2]),
	.datad(hex_high[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr5~0 .lut_mask = 16'hD860;
defparam \multi_hex|hex_inst_2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr5~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr5~0_combout  = (hex_low[3] & ((hex_low[0] & ((hex_low[1]))) # (!hex_low[0] & (hex_low[2])))) # (!hex_low[3] & (hex_low[2] & (hex_low[0] $ (hex_low[1]))))

	.dataa(hex_low[2]),
	.datab(hex_low[3]),
	.datac(hex_low[0]),
	.datad(hex_low[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr5~0 .lut_mask = 16'hCA28;
defparam \multi_hex|hex_inst_0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr5~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr5~0_combout  = (hex_high[5] & ((hex_high[4] & (hex_high[7])) # (!hex_high[4] & ((hex_high[6]))))) # (!hex_high[5] & (hex_high[6] & (hex_high[7] $ (hex_high[4]))))

	.dataa(hex_high[5]),
	.datab(hex_high[7]),
	.datac(hex_high[6]),
	.datad(hex_high[4]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr5~0 .lut_mask = 16'h98E0;
defparam \multi_hex|hex_inst_3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr5~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr5~0_combout  = (hex_low[7] & ((hex_low[4] & (hex_low[5])) # (!hex_low[4] & ((hex_low[6]))))) # (!hex_low[7] & (hex_low[6] & (hex_low[4] $ (hex_low[5]))))

	.dataa(hex_low[7]),
	.datab(hex_low[4]),
	.datac(hex_low[5]),
	.datad(hex_low[6]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr5~0 .lut_mask = 16'hB680;
defparam \multi_hex|hex_inst_1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \multi_hex|Mux5~0 (
// Equation(s):
// \multi_hex|Mux5~0_combout  = (\multi_hex|frame_clk_inst|count [16] & (((\multi_hex|frame_clk_inst|count [17])))) # (!\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|frame_clk_inst|count [17] & ((\multi_hex|hex_inst_1|WideOr5~0_combout ))) # 
// (!\multi_hex|frame_clk_inst|count [17] & (\multi_hex|hex_inst_3|WideOr5~0_combout ))))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_3|WideOr5~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_1|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux5~0 .lut_mask = 16'hF4A4;
defparam \multi_hex|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \multi_hex|Mux5~1 (
// Equation(s):
// \multi_hex|Mux5~1_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|Mux5~0_combout  & ((\multi_hex|hex_inst_0|WideOr5~0_combout ))) # (!\multi_hex|Mux5~0_combout  & (\multi_hex|hex_inst_2|WideOr5~0_combout )))) # 
// (!\multi_hex|frame_clk_inst|count [16] & (((\multi_hex|Mux5~0_combout ))))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_2|WideOr5~0_combout ),
	.datac(\multi_hex|hex_inst_0|WideOr5~0_combout ),
	.datad(\multi_hex|Mux5~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux5~1 .lut_mask = 16'hF588;
defparam \multi_hex|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr4~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr4~0_combout  = (hex_high[6] & (hex_high[7] & ((hex_high[5]) # (!hex_high[4])))) # (!hex_high[6] & (hex_high[5] & (!hex_high[4] & !hex_high[7])))

	.dataa(hex_high[5]),
	.datab(hex_high[6]),
	.datac(hex_high[4]),
	.datad(hex_high[7]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr4~0 .lut_mask = 16'h8C02;
defparam \multi_hex|hex_inst_3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr4~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr4~0_combout  = (hex_high[2] & (hex_high[3] & ((hex_high[1]) # (!hex_high[0])))) # (!hex_high[2] & (hex_high[1] & (!hex_high[3] & !hex_high[0])))

	.dataa(hex_high[1]),
	.datab(hex_high[2]),
	.datac(hex_high[3]),
	.datad(hex_high[0]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \multi_hex|hex_inst_2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneive_lcell_comb \multi_hex|Mux4~0 (
// Equation(s):
// \multi_hex|Mux4~0_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|frame_clk_inst|count [17]) # ((\multi_hex|hex_inst_2|WideOr4~0_combout )))) # (!\multi_hex|frame_clk_inst|count [16] & (!\multi_hex|frame_clk_inst|count [17] & 
// (\multi_hex|hex_inst_3|WideOr4~0_combout )))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|frame_clk_inst|count [17]),
	.datac(\multi_hex|hex_inst_3|WideOr4~0_combout ),
	.datad(\multi_hex|hex_inst_2|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux4~0 .lut_mask = 16'hBA98;
defparam \multi_hex|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr4~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr4~0_combout  = (hex_low[2] & (hex_low[3] & ((hex_low[1]) # (!hex_low[0])))) # (!hex_low[2] & (!hex_low[3] & (!hex_low[0] & hex_low[1])))

	.dataa(hex_low[2]),
	.datab(hex_low[3]),
	.datac(hex_low[0]),
	.datad(hex_low[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr4~0 .lut_mask = 16'h8908;
defparam \multi_hex|hex_inst_0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr4~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr4~0_combout  = (hex_low[6] & (hex_low[7] & ((hex_low[5]) # (!hex_low[4])))) # (!hex_low[6] & (!hex_low[4] & (!hex_low[7] & hex_low[5])))

	.dataa(hex_low[6]),
	.datab(hex_low[4]),
	.datac(hex_low[7]),
	.datad(hex_low[5]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr4~0 .lut_mask = 16'hA120;
defparam \multi_hex|hex_inst_1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \multi_hex|Mux4~1 (
// Equation(s):
// \multi_hex|Mux4~1_combout  = (\multi_hex|Mux4~0_combout  & ((\multi_hex|hex_inst_0|WideOr4~0_combout ) # ((!\multi_hex|frame_clk_inst|count [17])))) # (!\multi_hex|Mux4~0_combout  & (((\multi_hex|frame_clk_inst|count [17] & 
// \multi_hex|hex_inst_1|WideOr4~0_combout ))))

	.dataa(\multi_hex|Mux4~0_combout ),
	.datab(\multi_hex|hex_inst_0|WideOr4~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_1|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux4~1 .lut_mask = 16'hDA8A;
defparam \multi_hex|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr3~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr3~0_combout  = (hex_high[5] & ((hex_high[6] & ((hex_high[4]))) # (!hex_high[6] & (hex_high[7] & !hex_high[4])))) # (!hex_high[5] & (!hex_high[7] & (hex_high[6] $ (hex_high[4]))))

	.dataa(hex_high[7]),
	.datab(hex_high[6]),
	.datac(hex_high[5]),
	.datad(hex_high[4]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr3~0 .lut_mask = 16'hC124;
defparam \multi_hex|hex_inst_3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr3~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr3~0_combout  = (hex_low[5] & ((hex_low[4] & ((hex_low[6]))) # (!hex_low[4] & (hex_low[7] & !hex_low[6])))) # (!hex_low[5] & (!hex_low[7] & (hex_low[4] $ (hex_low[6]))))

	.dataa(hex_low[7]),
	.datab(hex_low[4]),
	.datac(hex_low[6]),
	.datad(hex_low[5]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr3~0 .lut_mask = 16'hC214;
defparam \multi_hex|hex_inst_1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \multi_hex|Mux3~0 (
// Equation(s):
// \multi_hex|Mux3~0_combout  = (\multi_hex|frame_clk_inst|count [17] & (((\multi_hex|hex_inst_1|WideOr3~0_combout ) # (\multi_hex|frame_clk_inst|count [16])))) # (!\multi_hex|frame_clk_inst|count [17] & (\multi_hex|hex_inst_3|WideOr3~0_combout  & 
// ((!\multi_hex|frame_clk_inst|count [16]))))

	.dataa(\multi_hex|frame_clk_inst|count [17]),
	.datab(\multi_hex|hex_inst_3|WideOr3~0_combout ),
	.datac(\multi_hex|hex_inst_1|WideOr3~0_combout ),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux3~0 .lut_mask = 16'hAAE4;
defparam \multi_hex|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr3~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr3~0_combout  = (hex_high[1] & ((hex_high[0] & ((hex_high[2]))) # (!hex_high[0] & (hex_high[3] & !hex_high[2])))) # (!hex_high[1] & (!hex_high[3] & (hex_high[0] $ (hex_high[2]))))

	.dataa(hex_high[0]),
	.datab(hex_high[3]),
	.datac(hex_high[2]),
	.datad(hex_high[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr3~0 .lut_mask = 16'hA412;
defparam \multi_hex|hex_inst_2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr3~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr3~0_combout  = (hex_low[1] & ((hex_low[0] & ((hex_low[2]))) # (!hex_low[0] & (hex_low[3] & !hex_low[2])))) # (!hex_low[1] & (!hex_low[3] & (hex_low[0] $ (hex_low[2]))))

	.dataa(hex_low[0]),
	.datab(hex_low[3]),
	.datac(hex_low[1]),
	.datad(hex_low[2]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr3~0 .lut_mask = 16'hA142;
defparam \multi_hex|hex_inst_0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \multi_hex|Mux3~1 (
// Equation(s):
// \multi_hex|Mux3~1_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|Mux3~0_combout  & ((\multi_hex|hex_inst_0|WideOr3~0_combout ))) # (!\multi_hex|Mux3~0_combout  & (\multi_hex|hex_inst_2|WideOr3~0_combout )))) # 
// (!\multi_hex|frame_clk_inst|count [16] & (\multi_hex|Mux3~0_combout ))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|Mux3~0_combout ),
	.datac(\multi_hex|hex_inst_2|WideOr3~0_combout ),
	.datad(\multi_hex|hex_inst_0|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux3~1 .lut_mask = 16'hEC64;
defparam \multi_hex|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr2~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr2~0_combout  = (hex_high[1] & (hex_high[0] & (!hex_high[3]))) # (!hex_high[1] & ((hex_high[2] & ((!hex_high[3]))) # (!hex_high[2] & (hex_high[0]))))

	.dataa(hex_high[0]),
	.datab(hex_high[3]),
	.datac(hex_high[2]),
	.datad(hex_high[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr2~0 .lut_mask = 16'h223A;
defparam \multi_hex|hex_inst_2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr2~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr2~0_combout  = (hex_high[5] & (!hex_high[7] & ((hex_high[4])))) # (!hex_high[5] & ((hex_high[6] & (!hex_high[7])) # (!hex_high[6] & ((hex_high[4])))))

	.dataa(hex_high[5]),
	.datab(hex_high[7]),
	.datac(hex_high[6]),
	.datad(hex_high[4]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr2~0 .lut_mask = 16'h3710;
defparam \multi_hex|hex_inst_3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \multi_hex|Mux2~0 (
// Equation(s):
// \multi_hex|Mux2~0_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|hex_inst_2|WideOr2~0_combout ) # ((\multi_hex|frame_clk_inst|count [17])))) # (!\multi_hex|frame_clk_inst|count [16] & (((!\multi_hex|frame_clk_inst|count [17] & 
// \multi_hex|hex_inst_3|WideOr2~0_combout ))))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_2|WideOr2~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux2~0 .lut_mask = 16'hADA8;
defparam \multi_hex|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr2~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr2~0_combout  = (hex_low[1] & (hex_low[0] & (!hex_low[3]))) # (!hex_low[1] & ((hex_low[2] & ((!hex_low[3]))) # (!hex_low[2] & (hex_low[0]))))

	.dataa(hex_low[0]),
	.datab(hex_low[3]),
	.datac(hex_low[2]),
	.datad(hex_low[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr2~0 .lut_mask = 16'h223A;
defparam \multi_hex|hex_inst_0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr2~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr2~0_combout  = (hex_low[5] & (((hex_low[4] & !hex_low[7])))) # (!hex_low[5] & ((hex_low[6] & ((!hex_low[7]))) # (!hex_low[6] & (hex_low[4]))))

	.dataa(hex_low[6]),
	.datab(hex_low[4]),
	.datac(hex_low[7]),
	.datad(hex_low[5]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \multi_hex|hex_inst_1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \multi_hex|Mux2~1 (
// Equation(s):
// \multi_hex|Mux2~1_combout  = (\multi_hex|Mux2~0_combout  & ((\multi_hex|hex_inst_0|WideOr2~0_combout ) # ((!\multi_hex|frame_clk_inst|count [17])))) # (!\multi_hex|Mux2~0_combout  & (((\multi_hex|frame_clk_inst|count [17] & 
// \multi_hex|hex_inst_1|WideOr2~0_combout ))))

	.dataa(\multi_hex|Mux2~0_combout ),
	.datab(\multi_hex|hex_inst_0|WideOr2~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_1|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux2~1 .lut_mask = 16'hDA8A;
defparam \multi_hex|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr1~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr1~0_combout  = (hex_low[0] & (hex_low[3] $ (((hex_low[1]) # (!hex_low[2]))))) # (!hex_low[0] & (hex_low[1] & (!hex_low[3] & !hex_low[2])))

	.dataa(hex_low[0]),
	.datab(hex_low[1]),
	.datac(hex_low[3]),
	.datad(hex_low[2]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr1~0 .lut_mask = 16'h280E;
defparam \multi_hex|hex_inst_0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr1~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr1~0_combout  = (hex_high[0] & (hex_high[3] $ (((hex_high[1]) # (!hex_high[2]))))) # (!hex_high[0] & (!hex_high[3] & (!hex_high[2] & hex_high[1])))

	.dataa(hex_high[0]),
	.datab(hex_high[3]),
	.datac(hex_high[2]),
	.datad(hex_high[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr1~0 .lut_mask = 16'h2382;
defparam \multi_hex|hex_inst_2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr1~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr1~0_combout  = (hex_low[6] & (hex_low[4] & (hex_low[7] $ (hex_low[5])))) # (!hex_low[6] & (!hex_low[7] & ((hex_low[4]) # (hex_low[5]))))

	.dataa(hex_low[6]),
	.datab(hex_low[4]),
	.datac(hex_low[7]),
	.datad(hex_low[5]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr1~0 .lut_mask = 16'h0D84;
defparam \multi_hex|hex_inst_1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr1~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr1~0_combout  = (hex_high[5] & (!hex_high[7] & ((hex_high[4]) # (!hex_high[6])))) # (!hex_high[5] & (hex_high[4] & (hex_high[6] $ (!hex_high[7]))))

	.dataa(hex_high[5]),
	.datab(hex_high[6]),
	.datac(hex_high[7]),
	.datad(hex_high[4]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr1~0 .lut_mask = 16'h4B02;
defparam \multi_hex|hex_inst_3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \multi_hex|Mux1~0 (
// Equation(s):
// \multi_hex|Mux1~0_combout  = (\multi_hex|frame_clk_inst|count [17] & ((\multi_hex|hex_inst_1|WideOr1~0_combout ) # ((\multi_hex|frame_clk_inst|count [16])))) # (!\multi_hex|frame_clk_inst|count [17] & (((\multi_hex|hex_inst_3|WideOr1~0_combout  & 
// !\multi_hex|frame_clk_inst|count [16]))))

	.dataa(\multi_hex|frame_clk_inst|count [17]),
	.datab(\multi_hex|hex_inst_1|WideOr1~0_combout ),
	.datac(\multi_hex|hex_inst_3|WideOr1~0_combout ),
	.datad(\multi_hex|frame_clk_inst|count [16]),
	.cin(gnd),
	.combout(\multi_hex|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux1~0 .lut_mask = 16'hAAD8;
defparam \multi_hex|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \multi_hex|Mux1~1 (
// Equation(s):
// \multi_hex|Mux1~1_combout  = (\multi_hex|frame_clk_inst|count [16] & ((\multi_hex|Mux1~0_combout  & (\multi_hex|hex_inst_0|WideOr1~0_combout )) # (!\multi_hex|Mux1~0_combout  & ((\multi_hex|hex_inst_2|WideOr1~0_combout ))))) # 
// (!\multi_hex|frame_clk_inst|count [16] & (((\multi_hex|Mux1~0_combout ))))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_0|WideOr1~0_combout ),
	.datac(\multi_hex|hex_inst_2|WideOr1~0_combout ),
	.datad(\multi_hex|Mux1~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux1~1 .lut_mask = 16'hDDA0;
defparam \multi_hex|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \multi_hex|hex_inst_3|WideOr0~0 (
// Equation(s):
// \multi_hex|hex_inst_3|WideOr0~0_combout  = (hex_high[4] & ((hex_high[7]) # (hex_high[5] $ (hex_high[6])))) # (!hex_high[4] & ((hex_high[5]) # (hex_high[7] $ (hex_high[6]))))

	.dataa(hex_high[7]),
	.datab(hex_high[5]),
	.datac(hex_high[6]),
	.datad(hex_high[4]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_3|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \multi_hex|hex_inst_3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \multi_hex|hex_inst_2|WideOr0~0 (
// Equation(s):
// \multi_hex|hex_inst_2|WideOr0~0_combout  = (hex_high[0] & ((hex_high[3]) # (hex_high[2] $ (hex_high[1])))) # (!hex_high[0] & ((hex_high[1]) # (hex_high[2] $ (hex_high[3]))))

	.dataa(hex_high[2]),
	.datab(hex_high[3]),
	.datac(hex_high[0]),
	.datad(hex_high[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_2|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \multi_hex|hex_inst_2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \multi_hex|Mux0~0 (
// Equation(s):
// \multi_hex|Mux0~0_combout  = (\multi_hex|frame_clk_inst|count [16] & (((\multi_hex|frame_clk_inst|count [17]) # (!\multi_hex|hex_inst_2|WideOr0~0_combout )))) # (!\multi_hex|frame_clk_inst|count [16] & (!\multi_hex|hex_inst_3|WideOr0~0_combout  & 
// (!\multi_hex|frame_clk_inst|count [17])))

	.dataa(\multi_hex|frame_clk_inst|count [16]),
	.datab(\multi_hex|hex_inst_3|WideOr0~0_combout ),
	.datac(\multi_hex|frame_clk_inst|count [17]),
	.datad(\multi_hex|hex_inst_2|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux0~0 .lut_mask = 16'hA1AB;
defparam \multi_hex|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \multi_hex|hex_inst_0|WideOr0~0 (
// Equation(s):
// \multi_hex|hex_inst_0|WideOr0~0_combout  = (hex_low[0] & ((hex_low[3]) # (hex_low[2] $ (hex_low[1])))) # (!hex_low[0] & ((hex_low[1]) # (hex_low[2] $ (hex_low[3]))))

	.dataa(hex_low[2]),
	.datab(hex_low[3]),
	.datac(hex_low[0]),
	.datad(hex_low[1]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_0|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \multi_hex|hex_inst_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \multi_hex|hex_inst_1|WideOr0~0 (
// Equation(s):
// \multi_hex|hex_inst_1|WideOr0~0_combout  = (hex_low[4] & ((hex_low[7]) # (hex_low[6] $ (hex_low[5])))) # (!hex_low[4] & ((hex_low[5]) # (hex_low[6] $ (hex_low[7]))))

	.dataa(hex_low[6]),
	.datab(hex_low[5]),
	.datac(hex_low[4]),
	.datad(hex_low[7]),
	.cin(gnd),
	.combout(\multi_hex|hex_inst_1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|hex_inst_1|WideOr0~0 .lut_mask = 16'hFD6E;
defparam \multi_hex|hex_inst_1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \multi_hex|Mux0~1 (
// Equation(s):
// \multi_hex|Mux0~1_combout  = (\multi_hex|frame_clk_inst|count [17] & ((\multi_hex|Mux0~0_combout  & (!\multi_hex|hex_inst_0|WideOr0~0_combout )) # (!\multi_hex|Mux0~0_combout  & ((!\multi_hex|hex_inst_1|WideOr0~0_combout ))))) # 
// (!\multi_hex|frame_clk_inst|count [17] & (\multi_hex|Mux0~0_combout ))

	.dataa(\multi_hex|frame_clk_inst|count [17]),
	.datab(\multi_hex|Mux0~0_combout ),
	.datac(\multi_hex|hex_inst_0|WideOr0~0_combout ),
	.datad(\multi_hex|hex_inst_1|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\multi_hex|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \multi_hex|Mux0~1 .lut_mask = 16'h4C6E;
defparam \multi_hex|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
