
*** Running vivado
    with args -log ulp_edge_detect_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_edge_detect_1_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ulp_edge_detect_1_0.tcl -notrace
INFO: Dispatch client connection id - 35001
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1342.211 ; gain = 45.836 ; free physical = 570199 ; free virtual = 583272
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/share/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0' will take precedence over the same IP in location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_edge_detect_1_0
Command: synth_design -top ulp_edge_detect_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46527
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3133.203 ; gain = 389.711 ; free physical = 568121 ; free virtual = 581194
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_edge_detect_1_0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_edge_detect_1_0/synth/ulp_edge_detect_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'edge_detect' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_blur_RAM_AUTO_1R1W' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_blur_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_blur_RAM_AUTO_1R1W' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_blur_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_grad_mag_RAM_AUTO_1R1W' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_grad_mag_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_grad_mag_RAM_AUTO_1R1W' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_grad_mag_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_mul_31ns_33ns_63_1_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_mul_31ns_33ns_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_mul_31ns_33ns_63_1_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_mul_31ns_33ns_63_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_urem_31ns_3ns_2_35_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_urem_31ns_3ns_2_35_1_divider' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_urem_31ns_3ns_2_35_1_divider' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_urem_31ns_3ns_2_35_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_flow_control_loop_pipe_sequential_init' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_flow_control_loop_pipe_sequential_init' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_sparsemux_7_2_8_1_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_sparsemux_7_2_8_1_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_sparsemux_7_2_8_1_1__parameterized0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_sparsemux_7_2_8_1_1__parameterized0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_sparsemux_7_2_8_1_1__parameterized1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_sparsemux_7_2_8_1_1__parameterized1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_sparsemux_7_2_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_control_s_axi' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_control_s_axi.v:225]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_control_s_axi' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_control_r_s_axi' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_control_r_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_control_r_s_axi.v:179]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_control_r_s_axi' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_control_r_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_store' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_srl' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_srl' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_mem' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_mem' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized3' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized3' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_store' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_load' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized4' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized3' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized3' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized4' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized5' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_mem__parameterized0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_mem__parameterized0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized5' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_load' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_write' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_burst_converter' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_reg_slice' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_reg_slice' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_burst_converter' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized6' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized4' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized4' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized6' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_throttle' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_reg_slice__parameterized0' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_reg_slice__parameterized0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized7' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized5' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized5' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized7' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized8' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized6' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_srl__parameterized6' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_fifo__parameterized8' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_throttle' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_reg_slice__parameterized1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_reg_slice__parameterized1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_write' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_read' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_gmem_m_axi_reg_slice__parameterized2' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_reg_slice__parameterized2' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi_read' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_gmem_m_axi' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detect_mul_31ns_32ns_63_1_1' [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_mul_31ns_32ns_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect_mul_31ns_32ns_63_1_1' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_mul_31ns_32ns_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'edge_detect' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ulp_edge_detect_1_0' (0#1) [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_edge_detect_1_0/synth/ulp_edge_detect_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element loop[30].divisor_tmp_reg[31] was removed.  [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_control_s_axi.v:298]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module edge_detect_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module edge_detect_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module edge_detect_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module edge_detect_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module edge_detect_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module edge_detect_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module edge_detect_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module edge_detect_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[10] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[9] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module edge_detect_urem_31ns_3ns_2_35_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_WREADY in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[10] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[9] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module edge_detect_grad_mag_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module edge_detect_blur_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3334.352 ; gain = 590.859 ; free physical = 567899 ; free virtual = 580974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3334.352 ; gain = 590.859 ; free physical = 567899 ; free virtual = 580974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3334.352 ; gain = 590.859 ; free physical = 567899 ; free virtual = 580974
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3334.352 ; gain = 0.000 ; free physical = 567899 ; free virtual = 580974
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_edge_detect_1_0/constraints/edge_detect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_edge_detect_1_0/constraints/edge_detect_ooc.xdc] for cell 'inst'
Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/ulp_edge_detect_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/ulp_edge_detect_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.168 ; gain = 0.000 ; free physical = 567884 ; free virtual = 580959
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3397.203 ; gain = 0.000 ; free physical = 567884 ; free virtual = 580958
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3397.203 ; gain = 653.711 ; free physical = 567878 ; free virtual = 580952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3397.203 ; gain = 653.711 ; free physical = 567878 ; free virtual = 580952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/ulp_edge_detect_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3397.203 ; gain = 653.711 ; free physical = 567878 ; free virtual = 580952
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '31' to '2' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].dividend_tmp_reg[31]' and it is trimmed from '31' to '2' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '31' to '30' bits. [/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/a888/hdl/verilog/edge_detect_urem_31ns_3ns_2_35_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'edge_detect_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'edge_detect_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'edge_detect_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'edge_detect_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'edge_detect_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'edge_detect_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'edge_detect_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'edge_detect_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "edge_detect_blur_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "edge_detect_blur_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "edge_detect_blur_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6792] Large memory block ("edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
INFO: [Synth 8-6793] RAM ("edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 9 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 18 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 9 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 1 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 1 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 1 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 1 for RAM "edge_detect_grad_mag_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'edge_detect_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'edge_detect_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'edge_detect_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'edge_detect_control_r_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "edge_detect_gmem_m_axi_mem:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'edge_detect_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'edge_detect_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'edge_detect_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'edge_detect_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3397.203 ; gain = 653.711 ; free physical = 567883 ; free virtual = 580959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 4     
	   2 Input   64 Bit       Adders := 1     
	   2 Input   63 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   3 Input   42 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 124   
	   2 Input   32 Bit       Adders := 9     
	   2 Input   31 Bit       Adders := 11    
	   4 Input   19 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 5     
	   5 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   4 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 21    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 9     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 14    
	               63 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 247   
	               30 Bit    Registers := 120   
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 37    
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 47    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 132   
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 220   
+---Multipliers : 
	              32x34  Multipliers := 7     
	              32x33  Multipliers := 1     
+---RAMs : 
	           16200K Bit	(518400 X 32 bit)          RAMs := 1     
	             450K Bit	(57600 X 8 bit)          RAMs := 9     
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              567 Bit	(63 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   9 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 9     
	   2 Input   30 Bit        Muxes := 120   
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 19    
	   2 Input    7 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 20    
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 75    
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 154   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U1/tmp_product, operation Mode is: (A:0xaaab)*B.
DSP Report: operator mul_31ns_33ns_63_1_1_U1/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U1/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U1/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_31ns_33ns_63_1_1_U1/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U1/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U1/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U1/tmp_product, operation Mode is: A*(B:0xaaab).
DSP Report: operator mul_31ns_33ns_63_1_1_U1/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U1/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U1/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U1/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_31ns_33ns_63_1_1_U1/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U1/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U1/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U1/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U24/tmp_product, operation Mode is: (A:0xaaab)*B''.
DSP Report: register add_ln42_reg_1898_pp0_iter33_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: register add_ln42_reg_1898_pp0_iter34_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U24/tmp_product, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register add_ln42_reg_1898_pp0_iter33_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: register add_ln42_reg_1898_pp0_iter34_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U24/tmp_product, operation Mode is: A''*(B:0xaaab).
DSP Report: register mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: register mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U24/tmp_product, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: register mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U24/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U19/tmp_product, operation Mode is: (A:0xaaab)*B.
DSP Report: operator mul_31ns_33ns_63_1_1_U19/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U19/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U19/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U19/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_31ns_33ns_63_1_1_U19/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U19/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U19/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U19/tmp_product, operation Mode is: A*(B:0xaaab).
DSP Report: operator mul_31ns_33ns_63_1_1_U19/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U19/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U19/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U19/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_31ns_33ns_63_1_1_U19/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U19/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U19/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U21/tmp_product, operation Mode is: (A:0xaaab)*B''.
DSP Report: register select_ln41_reg_1869_pp0_iter33_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: register select_ln41_reg_1869_pp0_iter34_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U21/tmp_product, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register select_ln41_reg_1869_pp0_iter33_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: register select_ln41_reg_1869_pp0_iter34_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U21/tmp_product, operation Mode is: A''*(B:0xaaab).
DSP Report: register mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: register mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U21/tmp_product, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: register mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U21/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U23/tmp_product, operation Mode is: (A:0xaaab)*B2.
DSP Report: register add_ln46_reg_1935_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U23/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln46_reg_1935_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U23/tmp_product, operation Mode is: A2*(B:0xaaab).
DSP Report: register mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U23/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U23/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U20/tmp_product, operation Mode is: (A:0xaaab)*B''.
DSP Report: register select_ln41_2_reg_1886_pp0_iter32_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: register select_ln41_2_reg_1886_pp0_iter33_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U20/tmp_product, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register select_ln41_2_reg_1886_pp0_iter32_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: register select_ln41_2_reg_1886_pp0_iter33_reg_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U20/tmp_product, operation Mode is: A''*(B:0xaaab).
DSP Report: register mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: register mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U20/tmp_product, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: register mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U20/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U22/tmp_product, operation Mode is: (A:0xaaab)*B2.
DSP Report: register empty_reg_1930_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U22/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_reg_1930_reg is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U22/tmp_product, operation Mode is: A2*(B:0xaaab).
DSP Report: register mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_63_1_1_U22/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: operator mul_31ns_33ns_63_1_1_U22/tmp_product is absorbed into DSP mul_31ns_33ns_63_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_31ns_32ns_63_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_32ns_63_1_1_U66/tmp_product is absorbed into DSP mul_31ns_32ns_63_1_1_U66/tmp_product.
DSP Report: operator mul_31ns_32ns_63_1_1_U66/tmp_product is absorbed into DSP mul_31ns_32ns_63_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_ln27_reg_323_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln27_reg_323_reg is absorbed into DSP mul_ln27_reg_323_reg.
DSP Report: operator mul_31ns_32ns_63_1_1_U66/tmp_product is absorbed into DSP mul_ln27_reg_323_reg.
DSP Report: operator mul_31ns_32ns_63_1_1_U66/tmp_product is absorbed into DSP mul_ln27_reg_323_reg.
DSP Report: Generating DSP mul_31ns_32ns_63_1_1_U66/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_32ns_63_1_1_U66/tmp_product is absorbed into DSP mul_31ns_32ns_63_1_1_U66/tmp_product.
DSP Report: operator mul_31ns_32ns_63_1_1_U66/tmp_product is absorbed into DSP mul_31ns_32ns_63_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_ln27_reg_323_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln27_reg_323_reg is absorbed into DSP mul_ln27_reg_323_reg.
DSP Report: operator mul_31ns_32ns_63_1_1_U66/tmp_product is absorbed into DSP mul_ln27_reg_323_reg.
DSP Report: operator mul_31ns_32ns_63_1_1_U66/tmp_product is absorbed into DSP mul_ln27_reg_323_reg.
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_1_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_1_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_2_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_2_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_2_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_3_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_3_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_3_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_3_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_4_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_4_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_4_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_4_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_5_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_5_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_5_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_5_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_6_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_6_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_6_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_6_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_7_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_7_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_7_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_7_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/i_2/blur_8_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "inst/i_2/blur_8_U/ram_reg"
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/blur_8_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 7 and width 8 for RAM "inst/i_2/blur_8_U/ram_reg"
INFO: [Synth 8-6792] Large memory block ("inst/i_2/grad_mag_U/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Use of ram_style="ultra" and/or providing sufficient pipeline registers is recommended
INFO: [Synth 8-6793] RAM ("inst/i_2/grad_mag_U/ram_reg") is implemented using BRAM instead of URAM due to insufficient pipeline registers. Available pipeline stages = 0, Minimum required pipeline stages = 9 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "inst/i_2/grad_mag_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/i_2/grad_mag_U/ram_reg" is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 7 because memory depth for RAM "inst/i_2/grad_mag_U/ram_reg" is not power of 2. 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/i_2/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg"
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module edge_detect_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module edge_detect_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module edge_detect_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module edge_detect_control_r_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 3397.203 ; gain = 653.711 ; free physical = 567871 ; free virtual = 580947
---------------------------------------------------------------------------------
 Sort Area is edge_detect__GC0 mul_31ns_32ns_63_1_1_U66/tmp_product_1a : 0 0 : 3101 5927 : Used 1 time 0
 Sort Area is edge_detect__GC0 mul_31ns_32ns_63_1_1_U66/tmp_product_1a : 0 1 : 2826 5927 : Used 1 time 0
 Sort Area is edge_detect__GC0 mul_31ns_32ns_63_1_1_U66/tmp_product_1d : 0 0 : 2634 5225 : Used 1 time 0
 Sort Area is edge_detect__GC0 mul_31ns_32ns_63_1_1_U66/tmp_product_1d : 0 1 : 2591 5225 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U20/tmp_product_16 : 0 0 : 2044 4858 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U20/tmp_product_16 : 0 1 : 2814 4858 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U21/tmp_product_e : 0 0 : 2044 4858 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U21/tmp_product_e : 0 1 : 2814 4858 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U24/tmp_product_14 : 0 0 : 2044 4858 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U24/tmp_product_14 : 0 1 : 2814 4858 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U22/tmp_product_6 : 0 0 : 1636 3964 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U22/tmp_product_6 : 0 1 : 2328 3964 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U23/tmp_product_c : 0 0 : 1636 3964 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U23/tmp_product_c : 0 1 : 2328 3964 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1__GC0 mul_31ns_33ns_63_1_1_U1/tmp_product_0 : 0 0 : 1618 3928 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1__GC0 mul_31ns_33ns_63_1_1_U1/tmp_product_0 : 0 1 : 2310 3928 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U19/tmp_product_18 : 0 0 : 1618 3928 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U19/tmp_product_18 : 0 1 : 2310 3928 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U20/tmp_product_17 : 0 0 : 1290 3863 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U20/tmp_product_17 : 0 1 : 2573 3863 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U21/tmp_product_11 : 0 0 : 1290 3863 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U21/tmp_product_11 : 0 1 : 2573 3863 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U24/tmp_product_15 : 0 0 : 1290 3863 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U24/tmp_product_15 : 0 1 : 2573 3863 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U22/tmp_product_9 : 0 0 : 967 2930 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U22/tmp_product_9 : 0 1 : 1963 2930 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U23/tmp_product_d : 0 0 : 967 2930 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U23/tmp_product_d : 0 1 : 1963 2930 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1__GC0 mul_31ns_33ns_63_1_1_U1/tmp_product_3 : 0 0 : 952 2900 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1__GC0 mul_31ns_33ns_63_1_1_U1/tmp_product_3 : 0 1 : 1948 2900 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U19/tmp_product_19 : 0 0 : 952 2900 : Used 1 time 0
 Sort Area is edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4__GC0 mul_31ns_33ns_63_1_1_U19/tmp_product_19 : 0 1 : 1948 2900 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
|Module Name           | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                                                                                         | 
+----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
|inst/i_2/blur_U       | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/blur_1_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/blur_2_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/blur_3_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/blur_4_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/blur_5_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/blur_6_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/blur_7_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/blur_8_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 15     | 8,7                                                                                                                                     | 
|inst/i_2/grad_mag_U   | ram_reg                                  | 506 K x 32(READ_FIRST) | W | R |                        |   |   | Port A           | 0      | 461    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,7,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4,4 | 
|inst/i_2/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 9(WRITE_FIRST)    |   | R | 63 x 9(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1                                                                                                                                       | 
|inst/i_2/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                                                                                                                                         | 
+----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|edge_detect | (A:0xaaab)*B     | 15     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B   | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A*(B:0xaaab)     | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (A:0xaaab)*B''   | 15     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B'' | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*(B:0xaaab)   | 18     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (A:0xaaab)*B     | 15     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B   | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A*(B:0xaaab)     | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (A:0xaaab)*B''   | 15     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B'' | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*(B:0xaaab)   | 18     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (A:0xaaab)*B2    | 15     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B2  | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|edge_detect | A2*(B:0xaaab)    | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (A:0xaaab)*B''   | 15     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B'' | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*(B:0xaaab)   | 18     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (A:0xaaab)*B2    | 15     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B2  | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|edge_detect | A2*(B:0xaaab)    | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B   | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|edge_detect | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3751.434 ; gain = 1007.941 ; free physical = 567518 ; free virtual = 580595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_1_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_3_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_4_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_2_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_5_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_6_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_7_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/blur_8_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM "inst/i_1/grad_mag_U/ram_reg" originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 3887.496 ; gain = 1144.004 ; free physical = 567380 ; free virtual = 580457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/i_1/blur_U       | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/blur_1_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/blur_3_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/blur_4_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/blur_2_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/blur_5_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/blur_6_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/blur_7_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/blur_8_U     | ram_reg                                  | 56 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     |                 | 
|inst/i_1/grad_mag_U   | ram_reg                                  | 506 K x 32(READ_FIRST) | W | R |                        |   |   | Port A           | 0      | 512    |                 | 
|inst/i_2/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 9(WRITE_FIRST)    |   | R | 63 x 9(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|inst/i_2/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_1_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_3_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_4_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_2_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_5_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_6_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_6_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_6_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/blur_6_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 3944.941 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 3944.941 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 3944.941 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 3944.941 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 3944.941 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 3944.941 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 3944.941 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[0].dividend_tmp_reg[1][30]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[1].dividend_tmp_reg[2][30]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[2].dividend_tmp_reg[3][30]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[3].dividend_tmp_reg[4][30]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[4].dividend_tmp_reg[5][30]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[5].dividend_tmp_reg[6][30]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[6].dividend_tmp_reg[7][30]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[7].dividend_tmp_reg[8][30]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[8].dividend_tmp_reg[9][30]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[9].dividend_tmp_reg[10][30]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[10].dividend_tmp_reg[11][30]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[11].dividend_tmp_reg[12][30]  | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[12].dividend_tmp_reg[13][30]  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[13].dividend_tmp_reg[14][30]  | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[14].dividend_tmp_reg[15][30]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[15].dividend_tmp_reg[16][30]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[16].dividend_tmp_reg[17][30]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[17].dividend_tmp_reg[18][30]  | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[18].dividend_tmp_reg[19][30]  | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[19].dividend_tmp_reg[20][30]  | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[20].dividend_tmp_reg[21][30]  | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[21].dividend_tmp_reg[22][30]  | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[22].dividend_tmp_reg[23][30]  | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[23].dividend_tmp_reg[24][30]  | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[24].dividend_tmp_reg[25][30]  | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[25].dividend_tmp_reg[26][30]  | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[26].dividend_tmp_reg[27][30]  | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[27].dividend_tmp_reg[28][30]  | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[28].dividend_tmp_reg[29][30]  | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U2/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[29].dividend_tmp_reg[30][30]  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[0].dividend_tmp_reg[1][30]    | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[1].dividend_tmp_reg[2][30]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[2].dividend_tmp_reg[3][30]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[3].dividend_tmp_reg[4][30]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[4].dividend_tmp_reg[5][30]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[5].dividend_tmp_reg[6][30]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[6].dividend_tmp_reg[7][30]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[7].dividend_tmp_reg[8][30]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[8].dividend_tmp_reg[9][30]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[9].dividend_tmp_reg[10][30]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[10].dividend_tmp_reg[11][30]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[11].dividend_tmp_reg[12][30]  | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[12].dividend_tmp_reg[13][30]  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[13].dividend_tmp_reg[14][30]  | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[14].dividend_tmp_reg[15][30]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[15].dividend_tmp_reg[16][30]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[16].dividend_tmp_reg[17][30]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[17].dividend_tmp_reg[18][30]  | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[18].dividend_tmp_reg[19][30]  | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[19].dividend_tmp_reg[20][30]  | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[20].dividend_tmp_reg[21][30]  | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[21].dividend_tmp_reg[22][30]  | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[22].dividend_tmp_reg[23][30]  | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[23].dividend_tmp_reg[24][30]  | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[24].dividend_tmp_reg[25][30]  | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[25].dividend_tmp_reg[26][30]  | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[26].dividend_tmp_reg[27][30]  | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[27].dividend_tmp_reg[28][30]  | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[28].dividend_tmp_reg[29][30]  | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/urem_31ns_3ns_2_35_1_U3/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[29].dividend_tmp_reg[30][30]  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/add_ln35_1_reg_921_pp0_iter3_reg_reg[15]                                                              | 4      | 11    | NO           | YES                | YES               | 11     | 0       | 
|edge_detect | grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156/add_ln35_1_reg_921_pp0_iter3_reg_reg[4]                                                               | 4      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[1].dividend_tmp_reg[2][30]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[2].dividend_tmp_reg[3][30]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[3].dividend_tmp_reg[4][30]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[4].dividend_tmp_reg[5][30]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[5].dividend_tmp_reg[6][30]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[6].dividend_tmp_reg[7][30]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[7].dividend_tmp_reg[8][30]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[8].dividend_tmp_reg[9][30]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[9].dividend_tmp_reg[10][30]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[10].dividend_tmp_reg[11][30] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[11].dividend_tmp_reg[12][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[12].dividend_tmp_reg[13][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[13].dividend_tmp_reg[14][30] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[14].dividend_tmp_reg[15][30] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[15].dividend_tmp_reg[16][30] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[16].dividend_tmp_reg[17][30] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[17].dividend_tmp_reg[18][30] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[18].dividend_tmp_reg[19][30] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[19].dividend_tmp_reg[20][30] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[20].dividend_tmp_reg[21][30] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[21].dividend_tmp_reg[22][30] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[22].dividend_tmp_reg[23][30] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[23].dividend_tmp_reg[24][30] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[24].dividend_tmp_reg[25][30] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[25].dividend_tmp_reg[26][30] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[26].dividend_tmp_reg[27][30] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[27].dividend_tmp_reg[28][30] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[28].dividend_tmp_reg[29][30] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U34/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[29].dividend_tmp_reg[30][30] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[1].dividend_tmp_reg[2][30]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[2].dividend_tmp_reg[3][30]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[3].dividend_tmp_reg[4][30]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[4].dividend_tmp_reg[5][30]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[5].dividend_tmp_reg[6][30]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[6].dividend_tmp_reg[7][30]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[7].dividend_tmp_reg[8][30]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[8].dividend_tmp_reg[9][30]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[9].dividend_tmp_reg[10][30]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[10].dividend_tmp_reg[11][30] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[11].dividend_tmp_reg[12][30] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[12].dividend_tmp_reg[13][30] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[13].dividend_tmp_reg[14][30] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[14].dividend_tmp_reg[15][30] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[15].dividend_tmp_reg[16][30] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[16].dividend_tmp_reg[17][30] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[17].dividend_tmp_reg[18][30] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[18].dividend_tmp_reg[19][30] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[19].dividend_tmp_reg[20][30] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[20].dividend_tmp_reg[21][30] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[21].dividend_tmp_reg[22][30] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[22].dividend_tmp_reg[23][30] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[23].dividend_tmp_reg[24][30] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[24].dividend_tmp_reg[25][30] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[25].dividend_tmp_reg[26][30] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[26].dividend_tmp_reg[27][30] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[27].dividend_tmp_reg[28][30] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[28].dividend_tmp_reg[29][30] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/urem_31ns_3ns_2_35_1_U35/edge_detect_urem_31ns_3ns_2_35_1_divider_u/loop[29].dividend_tmp_reg[30][30] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/ap_loop_exit_ready_pp0_iter37_reg_reg                                                                 | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/select_ln41_reg_1869_pp0_iter32_reg_reg[0]                                                            | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/select_ln41_reg_1869_pp0_iter32_reg_reg[1]                                                            | 31     | 30    | NO           | NO                 | YES               | 0      | 30      | 
|edge_detect | grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190/ap_loop_exit_ready_pp0_iter8_reg_reg                                                                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/add_ln51_1_reg_1893_pp0_iter37_reg_reg[18]                                                            | 37     | 13    | NO           | YES                | YES               | 0      | 26      | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/add_ln51_1_reg_1893_pp0_iter37_reg_reg[5]                                                             | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/trunc_ln42_reg_1964_reg[1]                                                                            | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/trunc_ln41_reg_1946_reg[1]                                                                            | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/add_ln42_reg_1898_pp0_iter32_reg_reg[30]                                                              | 32     | 30    | NO           | YES                | YES               | 0      | 30      | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/add_ln42_reg_1898_pp0_iter32_reg_reg[0]                                                               | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/add_ln46_8_reg_1913_pp0_iter35_reg_reg[15]                                                            | 33     | 9     | NO           | YES                | YES               | 0      | 9       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/add_ln46_8_reg_1913_pp0_iter35_reg_reg[6]                                                             | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|edge_detect | grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174/select_ln41_2_reg_1886_pp0_iter31_reg_reg[30]                                                         | 30     | 31    | NO           | NO                 | YES               | 0      | 31      | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14] | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[5]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|edge_detect | (PCIN>>17+A'*B)'  | 15     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|edge_detect | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|edge_detect | A*B               | 14     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B      | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A*B               | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B      | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A*B               | 14     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B      | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A*B               | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B      | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*B             | 14     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B''    | 15     | 14     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*B             | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A''*B    | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*B             | 14     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B''    | 15     | 14     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*B             | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A''*B    | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A'*B              | 14     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B'     | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|edge_detect | A'*B              | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B      | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A'*B              | 14     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B'     | 15     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|edge_detect | A'*B              | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B      | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*B             | 14     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A*B''    | 15     | 14     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|edge_detect | A''*B             | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | PCIN>>17+A''*B    | 17     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|edge_detect | A'*B'             | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|edge_detect | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   630|
|2     |DSP_ALU         |    32|
|3     |DSP_A_B_DATA    |    32|
|9     |DSP_C_DATA      |    32|
|10    |DSP_MULTIPLIER  |    32|
|11    |DSP_M_DATA      |    32|
|12    |DSP_OUTPUT      |    32|
|14    |DSP_PREADD      |    32|
|15    |DSP_PREADD_DATA |    32|
|16    |LUT1            |  2008|
|17    |LUT2            |   990|
|18    |LUT3            |  3020|
|19    |LUT4            |   982|
|20    |LUT5            |   779|
|21    |LUT6            |   929|
|22    |MUXF7           |    32|
|23    |RAMB18E2        |     2|
|25    |RAMB36E2        |   656|
|26    |SRL16E          |   368|
|27    |SRLC32E         |   189|
|28    |FDRE            |  6321|
|29    |FDSE            |    23|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 3944.941 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 3944.941 ; gain = 1138.598 ; free physical = 567325 ; free virtual = 580402
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 3944.949 ; gain = 1201.449 ; free physical = 567325 ; free virtual = 580402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3944.949 ; gain = 0.000 ; free physical = 567609 ; free virtual = 580686
INFO: [Netlist 29-17] Analyzing 694 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3960.207 ; gain = 0.000 ; free physical = 567593 ; free virtual = 580670
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances

Synth Design complete | Checksum: 467b0a5e
INFO: [Common 17-83] Releasing license: Synthesis
382 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 3960.242 ; gain = 2568.344 ; free physical = 567593 ; free virtual = 580670
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3590.092; main = 3267.521; forked = 383.894
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4926.531; main = 3960.211; forked = 981.586
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3960.242 ; gain = 0.000 ; free physical = 567554 ; free virtual = 580671
INFO: [Common 17-1381] The checkpoint '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/ulp_edge_detect_1_0_synth_1/ulp_edge_detect_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_edge_detect_1_0, cache-ID = 5b0e521dd9580a90
INFO: [Coretcl 2-1174] Renamed 90 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3960.242 ; gain = 0.000 ; free physical = 567515 ; free virtual = 580657
INFO: [Common 17-1381] The checkpoint '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/prj/prj.runs/ulp_edge_detect_1_0_synth_1/ulp_edge_detect_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_edge_detect_1_0_utilization_synth.rpt -pb ulp_edge_detect_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 14:03:50 2025...
