{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512576343331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512576343337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 17:05:43 2017 " "Processing started: Wed Dec 06 17:05:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512576343337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512576343337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_segment_decoder -c seven_segment_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_segment_decoder -c seven_segment_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512576343338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512576344484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-segment_control " "Found design unit 1: seven_segment_decoder-segment_control" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576344960 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576344960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576344960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_decoder " "Elaborating entity \"seven_segment_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512576345142 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_counter seven_segment_decoder.vhd(22) " "VHDL Process Statement warning at seven_segment_decoder.vhd(22): inferring latch(es) for signal or variable \"internal_counter\", which holds its previous value in one or more paths through the process" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512576345143 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[0\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[0\]\" at seven_segment_decoder.vhd(27)" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512576345144 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[1\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[1\]\" at seven_segment_decoder.vhd(27)" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512576345144 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[2\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[2\]\" at seven_segment_decoder.vhd(27)" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512576345149 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[3\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[3\]\" at seven_segment_decoder.vhd(27)" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512576345149 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[4\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[4\]\" at seven_segment_decoder.vhd(27)" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512576345149 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[5\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[5\]\" at seven_segment_decoder.vhd(27)" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512576345149 "|seven_segment_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[6\] seven_segment_decoder.vhd(27) " "Inferred latch for \"internal_counter\[6\]\" at seven_segment_decoder.vhd(27)" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512576345149 "|seven_segment_decoder"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "seven_segment_decoder.vhd" "Div0" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512576346029 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "seven_segment_decoder.vhd" "Mod0" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512576346029 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512576346029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512576346117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512576346117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512576346117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512576346117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512576346117 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512576346117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576346228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576346228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576346310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576346310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576346398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576346398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576346506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576346506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576346620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576346620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512576346646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512576346646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512576346646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512576346646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512576346646 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512576346646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576346753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576346753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576346818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576346818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512576346903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512576346903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_counter\[0\] " "Latch internal_counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_8\[0\] " "Ports D and ENA on the latch are fed by the same signal count_8\[0\]" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512576347507 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512576347507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_counter\[1\] " "Latch internal_counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_8\[0\] " "Ports D and ENA on the latch are fed by the same signal count_8\[0\]" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512576347507 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512576347507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_counter\[2\] " "Latch internal_counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_8\[0\] " "Ports D and ENA on the latch are fed by the same signal count_8\[0\]" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512576347507 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512576347507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_counter\[3\] " "Latch internal_counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_8\[0\] " "Ports D and ENA on the latch are fed by the same signal count_8\[0\]" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512576347512 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512576347512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_counter\[5\] " "Latch internal_counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_8\[0\] " "Ports D and ENA on the latch are fed by the same signal count_8\[0\]" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512576347512 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512576347512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_counter\[6\] " "Latch internal_counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_8\[0\] " "Ports D and ENA on the latch are fed by the same signal count_8\[0\]" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512576347513 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512576347513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "internal_counter\[4\] " "Latch internal_counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_8\[0\] " "Ports D and ENA on the latch are fed by the same signal count_8\[0\]" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1512576347513 ""}  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1512576347513 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "u32\[0\] VCC " "Pin \"u32\[0\]\" is stuck at VCC" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512576347542 "|seven_segment_decoder|u32[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "u33\[0\] VCC " "Pin \"u33\[0\]\" is stuck at VCC" {  } { { "seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/seven_segment_decoder/seven_segment_decoder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512576347542 "|seven_segment_decoder|u33[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512576347542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512576348805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512576348805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512576349371 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512576349371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512576349371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512576349371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "558 " "Peak virtual memory: 558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512576349769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 17:05:49 2017 " "Processing ended: Wed Dec 06 17:05:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512576349769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512576349769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512576349769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512576349769 ""}
