Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Fri Aug 12 13:18:09 2016
| Host              : wintermute running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y1
9. Cell Type Counts per Global Clock: Region X0Y2
10. Load Cell Placement Summary for Global Clock g0
11. Load Cell Placement Summary for Global Clock g1
12. Load Cell Placement Summary for Global Clock g2
13. Load Cell Placement Summary for Global Clock g3
14. Load Cell Placement Summary for Global Clock g4
15. Load Cell Placement Summary for Global Clock g5
16. Load Cell Placement Summary for Global Clock g6
17. Load Cell Placement Summary for Global Clock g7
18. Load Cell Placement Summary for Global Clock g8
19. Load Cell Placement Summary for Global Clock g9
20. Load Cell Placement Summary for Global Clock g10

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    8 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    3 |        16 |   0 |            0 |      0 |
| MMCM     |    1 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                             | Driver Pin                                                                                                                                                                | Net                                                                                                                                                               |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y29 | n/a          |      |                   |             2 |         594 |               0 |        5.000 | clk_fpga_1                        | design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O                                                                                                  | design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |
| g1    | src1  | BUFGCTRL/O      | None       | BUFGCTRL_X0Y1  | n/a          |      |                   |             1 |         132 |               0 |        8.000 | gmii_clk_125m_out                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O                                                                          | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |
| g2    | src2  | BUFGCTRL/O      | None       | BUFGCTRL_X0Y3  | n/a          |      |                   |             1 |         132 |               0 |        8.000 | gmii_clk_125m_out                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O                                                                                                | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |
| g3    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y31 | n/a          |      |                   |             1 |         116 |               0 |        8.000 | C                                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
| g4    | src4  | BUFG/O          | None       | BUFGCTRL_X0Y30 | n/a          |      |                   |             1 |         116 |               0 |        8.000 | C_1                               | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O                       | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |
| g5    | src5  | BUFR/O          | None       | BUFR_X1Y4      | X1Y1         |      |                   |             2 |          12 |               1 |        8.000 | C                                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C           |
| g6    | src6  | BUFR/O          | None       | BUFR_X1Y5      | X1Y1         |      |                   |             2 |          12 |               1 |        8.000 | C_1                               | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O                       | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C                                 |
| g7    | src7  | BUFR/O          | None       | BUFR_X0Y0      | X0Y0         |      |                   |             1 |           2 |               0 |      400.000 | gmii_to_rgmii_0_gmii_clk_2_5m_out | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O                                                     | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out                                           |
| g8    | src8  | BUFGCTRL/O      | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |             1 |           1 |               0 |       40.000 | Multiple                          | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/O                                                                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I0                                                                                    |
| g9    | src8  | BUFGCTRL/O      | None       | BUFGCTRL_X0Y2  | n/a          |      |                   |             1 |           1 |               0 |       40.000 | Multiple                          | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                       | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I0                                                                                                          |
| g10   | src0  | BUFG/O          | None       | BUFGCTRL_X0Y28 | n/a          |      |                   |             1 |           1 |               0 |       10.000 | clk_fpga_0                        | design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O                                                                                                  | design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                    |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin    | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                      | Driver Pin                                                                                                                                                                | Net                                                                                                                                                     |
+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0  | g10    | PS7/FCLKCLK[0]     | PS7_X0Y0   | PS7_X0Y0        | X0Y2         |           0 |               1 |              10.000 | clk_fpga_0                        | design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]                                                                                                                     | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                             |
| src0  | g0     | PS7/FCLKCLK[1]     | PS7_X0Y0   | PS7_X0Y0        | X0Y2         |           0 |               1 |               5.000 | clk_fpga_1                        | design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]                                                                                                                     | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                                                                             |
| src1  | g1     | BUFGCTRL/O         | None       | BUFGCTRL_X0Y0   | n/a          |           1 |               0 |              40.000 | Multiple                          | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/O                                                                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I0                                                                          |
| src2  | g2     | BUFGCTRL/O         | None       | BUFGCTRL_X0Y2   | n/a          |           1 |               0 |              40.000 | Multiple                          | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m/O                                                                                       | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I0                                                                                                |
| src3  | g3     | BUFR/O             | None       | BUFR_X1Y4       | X1Y1         |          12 |               1 |               8.000 | C                                 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C |
| src4  | g4     | BUFR/O             | None       | BUFR_X1Y5       | X1Y1         |          12 |               1 |               8.000 | C_1                               | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O                       | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C                       |
| src5  | g5     | IBUF/O             | IOB_X1Y74  | IOB_X1Y74       | X1Y1         |           0 |               1 |               8.000 | design_1_eth_mac_0_rgmii_rx_clk   | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O                                                                            | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i_n_0                                                        |
| src6  | g6     | IBUF/O             | IOB_X1Y72  | IOB_X1Y72       | X1Y1         |           0 |               1 |               8.000 | design_1_eth_mac_1_rgmii_rx_clk   | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O                                                                                                  | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i_n_0                                                                              |
| src7  | g7     | MMCME2_ADV/CLKOUT2 | None       | MMCME2_ADV_X0Y0 | X0Y0         |           0 |               1 |             100.000 | clk_10                            | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2                                               | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clk_10                                            |
| src8  | g8, g9 | BUFR/O             | None       | BUFR_X0Y0       | X0Y0         |           2 |               0 |             400.000 | gmii_to_rgmii_0_gmii_clk_2_5m_out | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O                                                     | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out                                 |
+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  4000 |    0 |     0 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 25600 |    0 |  3400 |    0 |     0 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y1              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   10 |    50 |   12 |    50 |  811 | 20800 |   49 |  3400 |    0 |     0 |    4 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |     0 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  1 |  0 |
| Y1 |  0 |  7 |
| Y0 |  1 |  0 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                            |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | design_1_i/processing_system7_0/inst/FCLK_CLK1 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X1Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                               |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             429 | 424 |     29 |    4 |   0 |  0 |    0 |   0 |       0 | design_1_i/processing_system7_0/inst/FCLK_CLK1                                                                                                                    |
| g1    | n/a   | BUFGCTRL/O      | None       |           0 |              77 |  70 |      6 |    1 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                           |
| g2    | n/a   | BUFGCTRL/O      | None       |           0 |             119 | 112 |      4 |    1 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk                                                                                                 |
| g3    | n/a   | BUFG/O          | None       |           0 |             105 | 104 |      7 |    1 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
| g4    | n/a   | BUFG/O          | None       |           0 |              92 |  91 |      6 |    1 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk                       |
| g5    | n/a   | BUFR/O          | None       |           0 |              12 |   7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C           |
| g6    | n/a   | BUFR/O          | None       |           0 |              12 |   7 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C                                 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X0Y2
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                            |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
| g10   | n/a   | BUFG/O          | None       |           0 |               1 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                            |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------+
| g0    | BUFG/O          | n/a               | clk_fpga_1 |       5.000 | {0.000 2.500} |          |         429 |        0 |           1 |  0 | design_1_i/processing_system7_0/inst/FCLK_CLK1 |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y2 |  0 |    0 |
| Y1 |  0 |  429 |
| Y0 |  1 |    0 |
+----+----+------+


11. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                     |
+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+
| g1    | BUFGCTRL/O      | n/a               | gmii_clk_125m_out |       8.000 | {0.000 4.000} |          |          77 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk |
+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  77 |
| Y0 |  0 |   0 |
+----+----+-----+


12. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                               |
+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------+
| g2    | BUFGCTRL/O      | n/a               | gmii_clk_125m_out |       8.000 | {0.000 4.000} |          |         119 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk |
+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y2 |  0 |    0 |
| Y1 |  0 |  119 |
| Y0 |  0 |    0 |
+----+----+------+


13. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                                                                                               |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3    | BUFG/O          | n/a               | C     |       8.000 | {0.000 4.000} |          |         105 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y2 |  0 |    0 |
| Y1 |  0 |  105 |
| Y0 |  0 |    0 |
+----+----+------+


14. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                                                                         |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------------------------------------+
| g4    | BUFG/O          | n/a               | C_1   |       8.000 | {0.000 4.000} |          |          92 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |  92 |
| Y0 |  0 |   0 |
+----+----+-----+


15. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                                                                                     |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| g5    | BUFR/O          | X1Y1              | C     |       8.000 | {0.000 4.000} |          |          12 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y2 |  0 |       0 |
| Y1 |  0 |  (D) 12 |
| Y0 |  0 |       0 |
+----+----+---------+


16. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                                                               |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------------------------------------------------+
| g6    | BUFR/O          | X1Y1              | C_1   |       8.000 | {0.000 4.000} |          |          12 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------------------------------------------------------------------------------------------------------------------------+


+----+----+---------+
|    | X0 | X1      |
+----+----+---------+
| Y2 |  0 |       0 |
| Y1 |  0 |  (D) 12 |
| Y0 |  0 |       0 |
+----+----+---------+


17. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+-----------------------------------+-------------+-----------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                             | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                                                                     |
+-------+-----------------+-------------------+-----------------------------------+-------------+-----------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------------------------------------+
| g7    | BUFR/O          | X0Y0              | gmii_to_rgmii_0_gmii_clk_2_5m_out |     400.000 | {0.000 200.000} |          |           0 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out |
+-------+-----------------+-------------------+-----------------------------------+-------------+-----------------+----------+-------------+----------+-------------+----+-------------------------------------------------------------------------------------------------------------------------+


+----+--------+----+
|    | X0     | X1 |
+----+--------+----+
| Y2 |      0 |  0 |
| Y1 |      0 |  0 |
| Y0 |  (D) 0 |  0 |
+----+--------+----+


18. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                                            |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+
| g8    | BUFGCTRL/O      | n/a               | Multiple |      40.000 | {0.000 20.000} |          |           0 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I0 |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


19. Load Cell Placement Summary for Global Clock g9
---------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                                      |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------------------------+
| g9    | BUFGCTRL/O      | n/a               | Multiple |      40.000 | {0.000 20.000} |          |           0 |        0 |           0 |  0 | design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I0 |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


20. Load Cell Placement Summary for Global Clock g10
----------------------------------------------------

+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                            |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------+
| g10   | BUFG/O          | n/a               | clk_fpga_0 |      10.000 | {0.000 5.000} |          |           1 |        0 |           0 |  0 | design_1_i/processing_system7_0/inst/FCLK_CLK0 |
+-------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  1 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y29 [get_cells design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG]
set_property LOC BUFGCTRL_X0Y28 [get_cells design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y3 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk]
set_property LOC BUFGCTRL_X0Y30 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk]
set_property LOC BUFGCTRL_X0Y2 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m]
set_property LOC BUFGCTRL_X0Y1 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk]
set_property LOC BUFGCTRL_X0Y31 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk]
set_property LOC BUFGCTRL_X0Y0 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m]

# Location of BUFR Primitives 
set_property LOC BUFR_X1Y5 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk]
set_property LOC BUFR_X1Y4 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk]
set_property LOC BUFR_X0Y0 [get_cells design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clk10_div_buf]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y74 [get_ports rgmii_port_0_rxc]
set_property LOC IOB_X1Y72 [get_ports rgmii_port_1_rxc]

# Clock net "design_1_i/processing_system7_0/inst/FCLK_CLK1" driven by instance "design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG" located at site "BUFGCTRL_X0Y29"
#startgroup
create_pblock {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK1}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/processing_system7_0/inst/FCLK_CLK1"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK1}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y28"
#startgroup
create_pblock {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/processing_system7_0/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk" driven by instance "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_tx_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk" driven by instance "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk" located at site "BUFGCTRL_X0Y30"
#startgroup
create_pblock {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C" driven by instance "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk" located at site "BUFR_X1Y5"
#startgroup
create_pblock {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk" driven by instance "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk" driven by instance "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk" located at site "BUFGCTRL_X0Y31"
#startgroup
create_pblock {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C" driven by instance "design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk" located at site "BUFR_X1Y4"
#startgroup
create_pblock {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
