;redcode
;assert 1
	SPL 0, <-22
	SPL 900, 680
	SPL 900, 680
	MOV -507, <-27
	MOV -507, <-27
	MOV -17, <-20
	SUB 300, 90
	MOV -507, <-27
	MOV -4, <-20
	MOV -507, <-27
	ADD 3, 140
	MOV -11, <-25
	SPL 0, #400
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, 80
	DJN <121, @101
	SUB 0, -9
	SLT 900, 680
	JMN 0, #2
	JMN 0, #2
	SLT -21, <-23
	DJN -1, @-20
	SUB 7, 105
	SLT -21, <-23
	SLT -21, <-23
	DJN <121, @101
	SUB 0, -9
	SUB 0, 0
	MOV -11, <-25
	ADD 10, 8
	JMN 0, #2
	JMP <121, #106
	JMP <121, #106
	DJN <121, @101
	SPL 900, 680
	JMN 0, #2
	MOV #70, 800
	JMN 0, #2
	DAT #10, #8
	JMN 0, #2
	JMN 0, #2
	MOV -11, <-25
	ADD 10, 8
	JMN 0, #2
	JMN 0, #2
	SPL 900, 680
	JMP <121, 103
	JMP <0, -1
	SPL 900, 680
	SUB 0, 0
	SPL 900, 680
	SPL 900, 680
	SPL 900, 680
	JMP -7, -20
	SUB 7, <-920
	SUB @0, 2
	ADD @1, <-8
	SUB @107, 105
	ADD 290, 60
	ADD 12, @60
	ADD 12, @60
	SUB 290, 60
	SUB @121, 103
	ADD -130, 9
	ADD 290, 60
	SUB <0, @1
	SUB <0, @1
	SUB #0, -0
	JMP -1, @-22
	JMP -1, @-22
	JMP -1, @-22
	MOV -1, <-20
	SUB 210, 290
	SUB 210, 290
	ADD 290, 60
	SUB 300, 90
	ADD 230, -60
	JMP <124, 106
	SUB @121, 106
	SUB @121, 106
	SPL <1, @-1
	MOV -1, <-20
	SUB 12, @10
	ADD 12, @10
	ADD @121, 105
	SUB @124, 106
	SUB @124, 106
	SPL 0, #400
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-25
	SPL 0, <-22
	SUB 3, <428
	MOV -4, <-20
