// Seed: 2257271193
module module_0 (
    output id_0,
    input logic id_1,
    input reg id_2,
    input id_3,
    output reg id_4
);
  assign id_4 = id_2;
  always @(posedge id_1) begin
    id_4 <= 1;
  end
endmodule
