{
	"name": "rocket-chip",
	"env" : {
		"RISCV" :"/srv/artifactory/riscv/opt",
		"PATH" : "srv/artifactory/riscv/opt/bin:${PATH}"
	},

	"codebases" :
	[
		{
			"rocket-chip" : {
				"url": "https://github.com/ucb-bar/rocket-chip.git",
				"branch" : "master",
				"configurations":
				[
					{
						"name": "vsim SUITE=@suite@ TORTURE_CONFIG=@torture_config@",
						"parameters":
						[
							{
								"pattern": "@suite@",
								"values": ["RocketSuiteA", "RocketSuiteB", "RocketSuiteC", "GroundtestSuiteA", "GroundtestSuiteB","UnittestSuite", "JtagDtmSuite"]
							}, {
								"pattern": "@torture_config@",
								"values": ["default"]
							}
						],
						"steps":
						[
					        	{
								"type" : "git",
								"submodules" : "True"
					        	},
							{
								"type" : "compile",
								"name": "submodules",
								"command": ["make", "submodules", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							},
							{
								"type" : "compile",
						               "name": "tools",
						               "command": ["make", "tools", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							},
							{
								"type" : "compile",
						               "name": "vsim-debug",
							       "command": ["make", "vsim-debug", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							},
							{
								"type" : "compile",
						               "name": "vsim-ndebug",
						               "command": ["make", "vsim-ndebug", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
				          		 },
							 {
								"type" : "compile",
						               "name": "vsim-asm-tests",
						               "command": ["make", "vsim-asm-tests", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							 },
							 {
								"type" : "compile",
						               "name": "vsim-bmark-tests",
						               "command": ["make", "vsim-bmark-tests", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							 },
							 {
								"type" : "compile",
						               "name": "vsim-torture",
						               "command": ["make", "vsim-torture", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"],
							       "warnOnFailures": "true"
							 }
						]
					},
					{
						"name": "fsim SUITE=@suite@ TORTURE_CONFIG=@torture_config@",
					        "parameters":
						[
					            {
					                 "pattern": "@config@",
							 "values": ["DefaultFPGAConfig"]
					            },
					            {
					                  "pattern": "@torture_config@",
					                  "values": ["default"]
					            }
					         ],
					        "steps":
						[
					        	{
								"type" : "git",
								"submodules" : "True"
					        	},

							{
								"type" : "compile",
								"name": "submodules",
								"command": ["make", "submodules", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							},
							{
								"type" : "compile",
								"name": "tools",
								"command": ["make", "tools", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							},
							{
								"type" : "compile",
								"name": "fsim-debug",
								"command": ["make", "fsim-debug", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							},
							{
								"type" : "compile",
								"name": "fsim-ndebug",
								"command": ["make", "fsim-ndebug", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							},
							{
								"type" : "compile",
								"name": "fsim-asm-tests",
								"command": ["make", "fsim-asm-tests", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							},
							{
								"type" : "compile",
								"name": "fsim-bmark-tests",
								"command": ["make", "fsim-bmark-tests", "-C", "regression", "SUITE=@suite@", "TORTURE_CONFIG=@torture_config@"]
							}
						]
					}
				]
			}
		}
	]
}
