TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += ../../rtl/control/input_mode.sv
TOPLEVEL = input_mode
MODULE = test_control_input_mode

include $(shell cocotb-config --makefiles)/Makefile.sim
