<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="575" />
   <irq preferredWidth="79" />
   <name preferredWidth="211" />
   <inputclock preferredWidth="141" />
   <autoexport visible="1" />
   <security visible="1" />
   <defaultSlave visible="1" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project,Library/OpenCores" />
 <window width="2762" height="1790" x="-13" y="-13" />
 <generation simulation="NONE" />
 <hdlexample language="VERILOG" />
</preferences>
