digraph manager_compiler_graph {
prf_v2_Input_Generator[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input_vector" ROWSPAN="1" COLSPAN="1">input_vector<BR/>clk=STREAM (100MHz)<BR/>width=768<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : prf_v2_Input_Generator</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_0" ROWSPAN="1" COLSPAN="1">input_data_arr0_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_1" ROWSPAN="1" COLSPAN="1">input_data_arr0_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_2" ROWSPAN="1" COLSPAN="1">input_data_arr0_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_3" ROWSPAN="1" COLSPAN="1">input_data_arr0_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_0" ROWSPAN="1" COLSPAN="1">input_data_arr1_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_1" ROWSPAN="1" COLSPAN="1">input_data_arr1_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_2" ROWSPAN="1" COLSPAN="1">input_data_arr1_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_3" ROWSPAN="1" COLSPAN="1">input_data_arr1_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="index_i" ROWSPAN="1" COLSPAN="1">index_i<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="index_j" ROWSPAN="1" COLSPAN="1">index_j<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="acc_type" ROWSPAN="1" COLSPAN="1">acc_type<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="write_enable" ROWSPAN="1" COLSPAN="1">write_enable<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
PRFOutputGen[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="o_0_0" ROWSPAN="1" COLSPAN="1">o_0_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_1" ROWSPAN="1" COLSPAN="1">o_0_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_2" ROWSPAN="1" COLSPAN="1">o_0_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_3" ROWSPAN="1" COLSPAN="1">o_0_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_0" ROWSPAN="1" COLSPAN="1">o_1_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_1" ROWSPAN="1" COLSPAN="1">o_1_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_2" ROWSPAN="1" COLSPAN="1">o_1_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_3" ROWSPAN="1" COLSPAN="1">o_1_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : PRFOutputGen</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (100MHz)<BR/>width=512<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
prf_v2_Kernel[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="index_i" ROWSPAN="1" COLSPAN="1">index_i<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="index_j" ROWSPAN="1" COLSPAN="1">index_j<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="acc_type" ROWSPAN="1" COLSPAN="1">acc_type<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="write_enable" ROWSPAN="1" COLSPAN="1">write_enable<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_0" ROWSPAN="1" COLSPAN="1">input_data_arr0_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_1" ROWSPAN="1" COLSPAN="1">input_data_arr0_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_2" ROWSPAN="1" COLSPAN="1">input_data_arr0_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr0_3" ROWSPAN="1" COLSPAN="1">input_data_arr0_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_0" ROWSPAN="1" COLSPAN="1">input_data_arr1_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_1" ROWSPAN="1" COLSPAN="1">input_data_arr1_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_2" ROWSPAN="1" COLSPAN="1">input_data_arr1_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_data_arr1_3" ROWSPAN="1" COLSPAN="1">input_data_arr1_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : prf_v2_Kernel</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="o_0_0" ROWSPAN="1" COLSPAN="1">o_0_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_1" ROWSPAN="1" COLSPAN="1">o_0_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_2" ROWSPAN="1" COLSPAN="1">o_0_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_0_3" ROWSPAN="1" COLSPAN="1">o_0_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_0" ROWSPAN="1" COLSPAN="1">o_1_0<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_1" ROWSPAN="1" COLSPAN="1">o_1_1<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_2" ROWSPAN="1" COLSPAN="1">o_1_2<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="o_1_3" ROWSPAN="1" COLSPAN="1">o_1_3<BR/>clk=STREAM (100MHz)<BR/>width=64<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
input_vector[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host_fwd : input_vector</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input_vector" ROWSPAN="1" COLSPAN="1">input_vector<BR/>clk=STREAM (100MHz)<BR/>width=128<BR/>PULL el=1 ael=8</TD></TR></TABLE></TD></TR></TABLE>>];
output[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (100MHz)<BR/>width=128<BR/>PUSH 64</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_To_Host_fwd : output</TD></TR></TABLE>>];
input_vector -> prf_v2_Input_Generator [headport="input_vector" tailport="input_vector" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="index_i" tailport="index_i" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="index_j" tailport="index_j" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="acc_type" tailport="acc_type" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="write_enable" tailport="write_enable" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr0_0" tailport="input_data_arr0_0" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_0_0" tailport="o_0_0" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr0_1" tailport="input_data_arr0_1" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_0_1" tailport="o_0_1" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr0_2" tailport="input_data_arr0_2" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_0_2" tailport="o_0_2" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr0_3" tailport="input_data_arr0_3" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_0_3" tailport="o_0_3" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr1_0" tailport="input_data_arr1_0" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_1_0" tailport="o_1_0" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr1_1" tailport="input_data_arr1_1" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_1_1" tailport="o_1_1" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr1_2" tailport="input_data_arr1_2" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_1_2" tailport="o_1_2" label="{D{data:1}}"]
prf_v2_Input_Generator -> prf_v2_Kernel [headport="input_data_arr1_3" tailport="input_data_arr1_3" label="{D{data:1}}"]
prf_v2_Kernel -> PRFOutputGen [headport="o_1_3" tailport="o_1_3" label="{D{data:1}}"]
PRFOutputGen -> output [headport="output" tailport="output" label="{D{data:1}}"]
}
