/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  reg [13:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [31:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_10z | celloutsig_0_4z;
  assign celloutsig_1_7z = celloutsig_1_0z | celloutsig_1_5z;
  assign celloutsig_1_17z = celloutsig_1_16z[8:0] + in_data[186:178];
  assign celloutsig_1_18z = celloutsig_1_2z[27:22] + { celloutsig_1_8z[3:0], celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_11z = { celloutsig_0_7z[8:5], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z } + celloutsig_0_7z[17:1];
  assign celloutsig_1_2z = { in_data[126:98], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + in_data[128:97];
  assign celloutsig_1_3z = in_data[165:157] + celloutsig_1_2z[25:17];
  assign celloutsig_1_8z = celloutsig_1_2z[26:20] + celloutsig_1_3z[6:0];
  assign celloutsig_0_0z = in_data[54:48] == in_data[80:74];
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_3z } == { celloutsig_0_3z[2:0], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_7z[2], celloutsig_0_3z } == { celloutsig_0_7z[11:9], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[64:58] == in_data[90:84];
  assign celloutsig_0_14z = { celloutsig_0_12z[4:2], celloutsig_0_13z } == celloutsig_0_9z[3:0];
  assign celloutsig_1_0z = in_data[156:154] == in_data[117:115];
  assign celloutsig_1_5z = celloutsig_1_4z[25:10] == celloutsig_1_2z[28:13];
  assign celloutsig_1_12z = celloutsig_1_4z[19:4] == { celloutsig_1_4z[17:4], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_3z[3:0] <= { celloutsig_1_17z[4:2], celloutsig_1_11z };
  assign celloutsig_0_10z = { celloutsig_0_7z[14:4], celloutsig_0_1z } <= { in_data[53:46], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_11z = { celloutsig_1_4z[3:2], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_3z } <= { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_12z[2:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_1z } < { celloutsig_0_11z[15:13], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[19:4], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z } < celloutsig_1_2z[30:11];
  assign celloutsig_0_2z = in_data[53:45] < { in_data[25:20], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_4z[22:9], celloutsig_1_12z } < { in_data[120:109], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_4z = in_data[131] ? { in_data[176:150], celloutsig_1_0z } : celloutsig_1_2z[30:3];
  assign celloutsig_0_4z = | { celloutsig_0_3z, in_data[48:42] };
  assign celloutsig_0_5z = | in_data[93:78];
  assign celloutsig_1_9z = | { celloutsig_1_5z, celloutsig_1_4z[16:4] };
  assign celloutsig_0_7z = in_data[35:18] ~^ { in_data[65:59], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_9z = in_data[83:79] ~^ { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z } ~^ { celloutsig_0_11z[12:9], celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_16z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_1_16z = { celloutsig_1_4z[5], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_6z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
