# Arithmetic Logic Unit

 1. Implementation in system verilog of a simple arithmetic logic unit (ALU) of 6 bits and 16 operations

![Figure](https://github.com/roscibely/arithmetic-logic-unit/blob/master/ula.jpg)


• Inputs: Operating A (6bits), Operating B (6bits), Reset, Clock, Mode Selection (Arithmetic or Logical), Operation Selection (3bits).
• Outputs: Output ALU (6bits), Carryout, Zero
