#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60d2c36b99b0 .scope module, "dual_clock_fifo_tb" "dual_clock_fifo_tb" 2 3;
 .timescale -9 -12;
v0x60d2c36d35b0_0 .var "clk1", 0 0;
v0x60d2c36d3670_0 .var "clk2", 0 0;
v0x60d2c36d3740_0 .var "data_in", 7 0;
v0x60d2c36d3840_0 .net "data_out", 7 0, v0x60d2c36d2d20_0;  1 drivers
v0x60d2c36d3910_0 .net "empty", 0 0, v0x60d2c36d2e50_0;  1 drivers
v0x60d2c36d39b0_0 .net "full", 0 0, v0x60d2c36d2fd0_0;  1 drivers
v0x60d2c36d3a80_0 .var "read_en", 0 0;
v0x60d2c36d3b50_0 .var "reset", 0 0;
v0x60d2c36d3c20_0 .var "write_en", 0 0;
S_0x60d2c36b9b40 .scope module, "uut" "dual_clock_fifo" 2 12, 3 1 0, S_0x60d2c36b99b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 1 "read_en";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "empty";
P_0x60d2c369d260 .param/l "ADDR_WIDTH" 0 3 15, +C4<00000000000000000000000000000100>;
P_0x60d2c369d2a0 .param/l "FIFO_DEPTH" 0 3 14, +C4<00000000000000000000000000010000>;
v0x60d2c3678e10_0 .net "clk1", 0 0, v0x60d2c36d35b0_0;  1 drivers
v0x60d2c36d2a90_0 .net "clk2", 0 0, v0x60d2c36d3670_0;  1 drivers
v0x60d2c36d2b50_0 .var "count", 4 0;
v0x60d2c36d2c40_0 .net "data_in", 7 0, v0x60d2c36d3740_0;  1 drivers
v0x60d2c36d2d20_0 .var "data_out", 7 0;
v0x60d2c36d2e50_0 .var "empty", 0 0;
v0x60d2c36d2f10 .array "fifo_mem", 15 0, 7 0;
v0x60d2c36d2fd0_0 .var "full", 0 0;
v0x60d2c36d3090_0 .net "read_en", 0 0, v0x60d2c36d3a80_0;  1 drivers
v0x60d2c36d3150_0 .var "read_ptr", 3 0;
v0x60d2c36d3230_0 .net "reset", 0 0, v0x60d2c36d3b50_0;  1 drivers
v0x60d2c36d32f0_0 .net "write_en", 0 0, v0x60d2c36d3c20_0;  1 drivers
v0x60d2c36d33b0_0 .var "write_ptr", 3 0;
E_0x60d2c36797b0 .event posedge, v0x60d2c36d3230_0, v0x60d2c36d2a90_0, v0x60d2c3678e10_0;
E_0x60d2c36b1ea0 .event posedge, v0x60d2c36d3230_0, v0x60d2c36d2a90_0;
E_0x60d2c36b3830 .event posedge, v0x60d2c36d3230_0, v0x60d2c3678e10_0;
    .scope S_0x60d2c36b9b40;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60d2c36d33b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60d2c36d3150_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x60d2c36d2b50_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x60d2c36b9b40;
T_1 ;
    %wait E_0x60d2c36b3830;
    %load/vec4 v0x60d2c36d3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60d2c36d33b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60d2c36d2fd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x60d2c36d32f0_0;
    %load/vec4 v0x60d2c36d2fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x60d2c36d2c40_0;
    %load/vec4 v0x60d2c36d33b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60d2c36d2f10, 0, 4;
    %load/vec4 v0x60d2c36d33b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60d2c36d33b0_0, 0;
    %load/vec4 v0x60d2c36d33b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60d2c36d3150_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60d2c36d2fd0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60d2c36d2fd0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x60d2c36b9b40;
T_2 ;
    %wait E_0x60d2c36b1ea0;
    %load/vec4 v0x60d2c36d3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60d2c36d3150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60d2c36d2e50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60d2c36d3090_0;
    %load/vec4 v0x60d2c36d2e50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60d2c36d3150_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x60d2c36d2f10, 4;
    %assign/vec4 v0x60d2c36d2d20_0, 0;
    %load/vec4 v0x60d2c36d3150_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x60d2c36d3150_0, 0;
    %load/vec4 v0x60d2c36d3150_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x60d2c36d33b0_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60d2c36d2e50_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60d2c36d2e50_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x60d2c36b9b40;
T_3 ;
    %wait E_0x60d2c36797b0;
    %load/vec4 v0x60d2c36d3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60d2c36d2b50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60d2c36d32f0_0;
    %load/vec4 v0x60d2c36d2fd0_0;
    %nor/r;
    %and;
    %load/vec4 v0x60d2c36d3090_0;
    %load/vec4 v0x60d2c36d2e50_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x60d2c36d2b50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60d2c36d2b50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x60d2c36d3090_0;
    %load/vec4 v0x60d2c36d2e50_0;
    %nor/r;
    %and;
    %load/vec4 v0x60d2c36d32f0_0;
    %load/vec4 v0x60d2c36d2fd0_0;
    %nor/r;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x60d2c36d2b50_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x60d2c36d2b50_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x60d2c36b99b0;
T_4 ;
    %delay 50000, 0;
    %load/vec4 v0x60d2c36d35b0_0;
    %inv;
    %store/vec4 v0x60d2c36d35b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x60d2c36b99b0;
T_5 ;
    %delay 30000, 0;
    %load/vec4 v0x60d2c36d3670_0;
    %inv;
    %store/vec4 v0x60d2c36d3670_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x60d2c36b99b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60d2c36d35b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60d2c36d3670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60d2c36d3b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60d2c36d3c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60d2c36d3a80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x60d2c36d3740_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60d2c36d3b50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60d2c36d3c20_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x60d2c36d3740_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60d2c36d3c20_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60d2c36d3a80_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60d2c36d3a80_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x60d2c36b99b0;
T_7 ;
    %vpi_call 2 55 "$dumpfile", "sim/dual_clock_fifo.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60d2c36b99b0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/dual_clock_fifo_tb.v";
    "src/dual_clock_fifo.v";
