// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/09/2023 08:26:10"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module task3 (
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_CLK,
	VGA_X,
	VGA_Y,
	VGA_COLOUR,
	VGA_PLOT);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_CLK;
output 	[7:0] VGA_X;
output 	[6:0] VGA_Y;
output 	[2:0] VGA_COLOUR;
output 	VGA_PLOT;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_X[7]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[3]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[4]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[5]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_Y[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_COLOUR[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_COLOUR[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_COLOUR[2]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_PLOT	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \state.state_b~0_combout ;
wire \KEY[3]~input_o ;
wire \state.state_b~q ;
wire \startb~0_combout ;
wire \startb~q ;
wire \b|state.state_rest~0_combout ;
wire \rst_n~0_combout ;
wire \rst_n~q ;
wire \b|state.state_rest~q ;
wire \b|always0~1_combout ;
wire \b|state.state_start~q ;
wire \b|Add0~1_sumout ;
wire \b|Add1~1_sumout ;
wire \b|Add1~6 ;
wire \b|Add1~9_sumout ;
wire \b|vga_x[0]~0_combout ;
wire \b|Add1~10 ;
wire \b|Add1~13_sumout ;
wire \b|Equal0~1_combout ;
wire \b|Equal1~0_combout ;
wire \b|Selector2~0_combout ;
wire \b|state.state_filly~q ;
wire \b|Add1~2 ;
wire \b|Add1~5_sumout ;
wire \b|Add1~14 ;
wire \b|Add1~17_sumout ;
wire \b|Add1~18 ;
wire \b|Add1~21_sumout ;
wire \b|Add1~22 ;
wire \b|Add1~25_sumout ;
wire \b|Add1~26 ;
wire \b|Add1~29_sumout ;
wire \b|Equal0~0_combout ;
wire \b|done~0_combout ;
wire \b|state.state_done~q ;
wire \b|vga_y[0]~1_combout ;
wire \b|Add0~2 ;
wire \b|Add0~5_sumout ;
wire \b|Add0~6 ;
wire \b|Add0~9_sumout ;
wire \b|Add0~10 ;
wire \b|Add0~13_sumout ;
wire \b|Add0~14 ;
wire \b|Add0~17_sumout ;
wire \b|Add0~18 ;
wire \b|Add0~21_sumout ;
wire \b|Add0~22 ;
wire \b|Add0~25_sumout ;
wire \b|vga_y[0]~0_combout ;
wire \b|state.state_fillx~q ;
wire \vga_plot~0_combout ;
wire \b|done~1_combout ;
wire \b|done~q ;
wire \c|state.state_start~q ;
wire \c|state.p4~q ;
wire \c|state.p5~q ;
wire \c|state.p6~q ;
wire \c|state.p7~q ;
wire \c|state.p8~q ;
wire \c|state~20_combout ;
wire \c|state.state_rest~q ;
wire \c|done~0_combout ;
wire \c|done~q ;
wire \Selector1~0_combout ;
wire \state.state_c~q ;
wire \startc~2_combout ;
wire \startc~q ;
wire \c|always0~1_combout ;
wire \c|state.state_start~DUPLICATE_q ;
wire \c|Selector4~0_combout ;
wire \c|crit[2]~0_combout ;
wire \c|Add1~1_sumout ;
wire \c|Selector12~0_combout ;
wire \c|Add1~2 ;
wire \c|Add1~5_sumout ;
wire \c|offset_y[1]~DUPLICATE_q ;
wire \c|Selector11~0_combout ;
wire \c|Add1~6 ;
wire \c|Add1~9_sumout ;
wire \c|offset_y[2]~DUPLICATE_q ;
wire \c|Selector10~0_combout ;
wire \c|Add1~10 ;
wire \c|Add1~13_sumout ;
wire \c|Selector9~0_combout ;
wire \c|Add1~14 ;
wire \c|Add1~17_sumout ;
wire \c|Selector8~0_combout ;
wire \c|Add1~18 ;
wire \c|Add1~21_sumout ;
wire \c|offset_y[5]~DUPLICATE_q ;
wire \c|Selector7~0_combout ;
wire \c|Add1~22 ;
wire \c|Add1~25_sumout ;
wire \c|offset_y[6]~DUPLICATE_q ;
wire \c|Selector6~0_combout ;
wire \c|Add1~26 ;
wire \c|Add1~29_sumout ;
wire \c|Selector5~0_combout ;
wire \c|Add1~30 ;
wire \c|Add1~33_sumout ;
wire \c|offset_y[8]~DUPLICATE_q ;
wire \c|Selector31~0_combout ;
wire \c|Add6~5_sumout ;
wire \c|LessThan1~2_combout ;
wire \c|Selector30~0_combout ;
wire \c|crit[2]~DUPLICATE_q ;
wire \c|Add4~1_sumout ;
wire \c|offset_x~0_combout ;
wire \c|offset_x[0]~DUPLICATE_q ;
wire \c|Selector22~0_combout ;
wire \c|Add4~2 ;
wire \c|Add4~5_sumout ;
wire \c|offset_x~1_combout ;
wire \c|Selector21~0_combout ;
wire \c|Add5~34 ;
wire \c|Add5~35 ;
wire \c|Add5~29_sumout ;
wire \c|Add5~33_sumout ;
wire \c|Add6~6 ;
wire \c|Add6~38 ;
wire \c|Add6~33_sumout ;
wire \c|Add2~38 ;
wire \c|Add2~33_sumout ;
wire \c|crit~3_combout ;
wire \c|Add2~34 ;
wire \c|Add2~25_sumout ;
wire \c|Add4~6 ;
wire \c|Add4~9_sumout ;
wire \c|offset_x~2_combout ;
wire \c|offset_x[2]~feeder_combout ;
wire \c|Selector20~0_combout ;
wire \c|offset_x[2]~DUPLICATE_q ;
wire \c|Add5~30 ;
wire \c|Add5~31 ;
wire \c|Add5~21_sumout ;
wire \c|Add6~34 ;
wire \c|Add6~25_sumout ;
wire \c|Selector29~0_combout ;
wire \c|crit[9]~1_combout ;
wire \c|offset_x[5]~3_combout ;
wire \c|Add4~10 ;
wire \c|Add4~13_sumout ;
wire \c|offset_x[3]~DUPLICATE_q ;
wire \c|Add5~22 ;
wire \c|Add5~23 ;
wire \c|Add5~17_sumout ;
wire \c|Add6~26 ;
wire \c|Add6~21_sumout ;
wire \c|Add2~26 ;
wire \c|Add2~21_sumout ;
wire \c|Selector28~0_combout ;
wire \c|Add2~22 ;
wire \c|Add2~29_sumout ;
wire \c|Selector27~0_combout ;
wire \c|crit[5]~DUPLICATE_q ;
wire \c|Add4~14 ;
wire \c|Add4~33_sumout ;
wire \c|offset_x~7_combout ;
wire \c|Selector18~0_combout ;
wire \c|Add5~18 ;
wire \c|Add5~19 ;
wire \c|Add5~25_sumout ;
wire \c|Add6~22 ;
wire \c|Add6~29_sumout ;
wire \c|crit~2_combout ;
wire \c|Add2~30 ;
wire \c|Add2~17_sumout ;
wire \c|Add4~34 ;
wire \c|Add4~25_sumout ;
wire \c|Add5~26 ;
wire \c|Add5~27 ;
wire \c|Add5~13_sumout ;
wire \c|Add6~30 ;
wire \c|Add6~17_sumout ;
wire \c|Selector26~0_combout ;
wire \c|offset_y[7]~DUPLICATE_q ;
wire \c|Add2~18 ;
wire \c|Add2~13_sumout ;
wire \c|Add4~26 ;
wire \c|Add4~29_sumout ;
wire \c|offset_x~6_combout ;
wire \c|Selector16~0_combout ;
wire \c|Add5~14 ;
wire \c|Add5~15 ;
wire \c|Add5~9_sumout ;
wire \c|Add6~18 ;
wire \c|Add6~13_sumout ;
wire \c|Selector25~0_combout ;
wire \c|Add2~14 ;
wire \c|Add2~9_sumout ;
wire \c|Add4~30 ;
wire \c|Add4~21_sumout ;
wire \c|offset_x~5_combout ;
wire \c|Selector15~0_combout ;
wire \c|Add5~10 ;
wire \c|Add5~11 ;
wire \c|Add5~5_sumout ;
wire \c|Add6~14 ;
wire \c|Add6~9_sumout ;
wire \c|Selector24~0_combout ;
wire \c|LessThan1~0_combout ;
wire \c|Add2~5_sumout ;
wire \c|Selector32~0_combout ;
wire \c|Add2~6 ;
wire \c|Add2~37_sumout ;
wire \c|Add6~37_sumout ;
wire \c|crit~4_combout ;
wire \c|crit[1]~DUPLICATE_q ;
wire \c|LessThan1~1_combout ;
wire \c|Selector14~0_combout ;
wire \c|offset_x[8]~DUPLICATE_q ;
wire \c|Add4~22 ;
wire \c|Add4~17_sumout ;
wire \c|offset_x~4_combout ;
wire \c|Add5~6 ;
wire \c|Add5~7 ;
wire \c|Add5~1_sumout ;
wire \c|Add6~10 ;
wire \c|Add6~1_sumout ;
wire \c|Add2~10 ;
wire \c|Add2~1_sumout ;
wire \c|Selector23~0_combout ;
wire \c|crit[9]~DUPLICATE_q ;
wire \c|Add4~18 ;
wire \c|Add4~37_sumout ;
wire \c|offset_x~8_combout ;
wire \c|Selector13~0_combout ;
wire \c|LessThan2~0_combout ;
wire \c|Add1~34 ;
wire \c|Add1~37_sumout ;
wire \c|Selector3~0_combout ;
wire \c|offset_y[0]~DUPLICATE_q ;
wire \c|LessThan2~2_combout ;
wire \c|LessThan2~3_combout ;
wire \c|LessThan2~1_combout ;
wire \c|LessThan2~4_combout ;
wire \c|LessThan2~5_combout ;
wire \c|Selector1~0_combout ;
wire \c|state.p1~q ;
wire \c|state.p2~q ;
wire \c|state.p3~q ;
wire \c|offset_x[5]~DUPLICATE_q ;
wire \c|Add15~30 ;
wire \c|Add15~34 ;
wire \c|Add15~38 ;
wire \c|Add15~6 ;
wire \c|Add15~10 ;
wire \c|Add15~14 ;
wire \c|Add15~17_sumout ;
wire \c|Add15~9_sumout ;
wire \c|Add15~18 ;
wire \c|Add15~22 ;
wire \c|Add15~25_sumout ;
wire \c|Add15~5_sumout ;
wire \c|Add15~13_sumout ;
wire \c|Add15~21_sumout ;
wire \c|LessThan21~0_combout ;
wire \c|Add12~22 ;
wire \c|Add12~26 ;
wire \c|Add12~30 ;
wire \c|Add12~34 ;
wire \c|Add12~38 ;
wire \c|Add12~14 ;
wire \c|Add12~18 ;
wire \c|Add12~10 ;
wire \c|Add12~2 ;
wire \c|Add12~5_sumout ;
wire \c|Add12~13_sumout ;
wire \c|Add12~1_sumout ;
wire \c|Add12~9_sumout ;
wire \c|Add12~17_sumout ;
wire \c|LessThan11~0_combout ;
wire \c|Add15~26 ;
wire \c|Add15~1_sumout ;
wire \vga_x[0]~5_combout ;
wire \vga_x[0]~1_combout ;
wire \vga_x[0]~0_combout ;
wire \c|Add14~30 ;
wire \c|Add14~34 ;
wire \c|Add14~38 ;
wire \c|Add14~6 ;
wire \c|Add14~10 ;
wire \c|Add14~14 ;
wire \c|Add14~18 ;
wire \c|Add14~22 ;
wire \c|Add14~26 ;
wire \c|Add14~1_sumout ;
wire \c|Add14~17_sumout ;
wire \c|Add14~13_sumout ;
wire \c|Add14~25_sumout ;
wire \c|Add14~9_sumout ;
wire \c|Add14~21_sumout ;
wire \c|Add14~5_sumout ;
wire \c|LessThan17~0_combout ;
wire \vga_x[0]~2_combout ;
wire \c|Add8~30 ;
wire \c|Add8~6 ;
wire \c|Add8~10 ;
wire \c|Add8~14 ;
wire \c|Add8~18 ;
wire \c|Add8~22 ;
wire \c|Add8~25_sumout ;
wire \c|Add8~13_sumout ;
wire \c|Add8~5_sumout ;
wire \c|Add8~21_sumout ;
wire \c|Add8~9_sumout ;
wire \c|Add8~17_sumout ;
wire \c|LessThan5~0_combout ;
wire \vga_x[0]~3_combout ;
wire \c|Add8~26 ;
wire \c|Add8~1_sumout ;
wire \vga_x[0]~4_combout ;
wire \c|Add10~30 ;
wire \c|Add10~22 ;
wire \c|Add10~26 ;
wire \c|Add10~2 ;
wire \c|Add10~6 ;
wire \c|Add10~10 ;
wire \c|Add10~14 ;
wire \c|Add10~17_sumout ;
wire \c|offset_y[3]~DUPLICATE_q ;
wire \c|Add13~22 ;
wire \c|Add13~26 ;
wire \c|Add13~30 ;
wire \c|Add13~34 ;
wire \c|Add13~38 ;
wire \c|Add13~14 ;
wire \c|Add13~17_sumout ;
wire \c|Add13~18 ;
wire \c|Add13~10 ;
wire \c|Add13~2 ;
wire \c|Add13~5_sumout ;
wire \c|Add13~1_sumout ;
wire \c|Add13~13_sumout ;
wire \c|Add13~9_sumout ;
wire \c|LessThan13~0_combout ;
wire \c|Add10~9_sumout ;
wire \c|Add10~25_sumout ;
wire \c|Add10~13_sumout ;
wire \c|Add10~5_sumout ;
wire \c|Add10~21_sumout ;
wire \c|Add10~1_sumout ;
wire \c|LessThan9~2_combout ;
wire \vga_x[0]~6_combout ;
wire \c|Add11~22 ;
wire \c|Add11~13_sumout ;
wire \c|Add11~14 ;
wire \c|Add11~18 ;
wire \c|Add11~10 ;
wire \c|Add11~1_sumout ;
wire \c|Add11~17_sumout ;
wire \c|Add11~9_sumout ;
wire \c|Add11~2 ;
wire \c|Add11~5_sumout ;
wire \c|LessThan7~0_combout ;
wire \c|LessThan9~0_combout ;
wire \c|LessThan9~1_combout ;
wire \c|Add9~22 ;
wire \c|Add9~13_sumout ;
wire \c|Add9~14 ;
wire \c|Add9~18 ;
wire \c|Add9~10 ;
wire \c|Add9~2 ;
wire \c|Add9~5_sumout ;
wire \c|Add9~9_sumout ;
wire \c|Add9~17_sumout ;
wire \c|Add9~1_sumout ;
wire \c|LessThan3~0_combout ;
wire \vga_x[0]~45_combout ;
wire \vga_x[0]~7_combout ;
wire \vga_x[0]~8_combout ;
wire \vga_x[0]~9_combout ;
wire \vga_x[0]~44_combout ;
wire \vga_x[0]~10_combout ;
wire \c|LessThan17~1_combout ;
wire \vga_x[0]~11_combout ;
wire \vga_x[0]~13_combout ;
wire \c|LessThan5~1_combout ;
wire \vga_x[0]~12_combout ;
wire \vga_x[0]~14_combout ;
wire \c|LessThan21~1_combout ;
wire \vga_x[0]~15_combout ;
wire \vga_x[0]~16_combout ;
wire \vga_x[5]~35_combout ;
wire \vga_x[0]~18_combout ;
wire \vga_x[5]~19_combout ;
wire \vga_x[0]~20_combout ;
wire \vga_x[5]~36_combout ;
wire \vga_x[5]~37_combout ;
wire \vga_x[6]~38_combout ;
wire \vga_x[6]~39_combout ;
wire \vga_x[6]~40_combout ;
wire \vga_x[7]~41_combout ;
wire \vga_x[7]~42_combout ;
wire \vga_x[7]~43_combout ;
wire \vga_y[2]~2_combout ;
wire \vga_y[2]~9_combout ;
wire \vga_y[2]~8_combout ;
wire \c|LessThan5~2_combout ;
wire \c|LessThan5~3_combout ;
wire \vga_y[2]~1_combout ;
wire \vga_y[2]~20_combout ;
wire \c|LessThan13~1_combout ;
wire \vga_y[2]~14_combout ;
wire \vga_y[2]~11_combout ;
wire \vga_y[2]~6_combout ;
wire \vga_y[2]~5_combout ;
wire \c|LessThan17~2_combout ;
wire \vga_y[2]~3_combout ;
wire \vga_y[2]~21_combout ;
wire \c|LessThan21~2_combout ;
wire \vga_y[2]~16_combout ;
wire \vga_y[2]~15_combout ;
wire \vga_y[0]~17_combout ;
wire \vga_y[0]~22_combout ;
wire \vga_y[2]~7_combout ;
wire \vga_y[2]~4_combout ;
wire \c|LessThan3~1_combout ;
wire \c|LessThan7~1_combout ;
wire \vga_y[2]~10_combout ;
wire \vga_y[2]~12_combout ;
wire \vga_y[2]~13_combout ;
wire \vga_y[2]~0_combout ;
wire \vga_y[0]~18_combout ;
wire \vga_y[5]~38_combout ;
wire \vga_y[2]~23_combout ;
wire \vga_y[5]~39_combout ;
wire \vga_y[5]~40_combout ;
wire \vga_y[3]~32_combout ;
wire \vga_y[3]~33_combout ;
wire \vga_y[3]~34_combout ;
wire \b|vga_y[6]~DUPLICATE_q ;
wire \vga_y[6]~42_combout ;
wire \vga_y[6]~41_combout ;
wire \vga_y[6]~43_combout ;
wire \c|Selector48~0_combout ;
wire \c|Selector48~3_combout ;
wire \c|Selector48~1_combout ;
wire \c|Selector48~2_combout ;
wire \vga_plot~1_combout ;
wire \vga_y[4]~35_combout ;
wire \vga_y[4]~36_combout ;
wire \vga_y[4]~37_combout ;
wire \vga_u0|writeEn~0_combout ;
wire \c|Add15~37_sumout ;
wire \vga_y[2]~30_combout ;
wire \c|Add8~29_sumout ;
wire \c|Add10~29_sumout ;
wire \c|Add14~37_sumout ;
wire \vga_y[2]~29_combout ;
wire \vga_y[2]~31_combout ;
wire \vga_u0|user_input_translator|Add1~2 ;
wire \vga_u0|user_input_translator|Add1~6 ;
wire \vga_u0|user_input_translator|Add1~10 ;
wire \vga_u0|user_input_translator|Add1~14 ;
wire \vga_u0|user_input_translator|Add1~18 ;
wire \vga_u0|user_input_translator|Add1~21_sumout ;
wire \vga_u0|user_input_translator|Add1~17_sumout ;
wire \vga_u0|user_input_translator|Add1~13_sumout ;
wire \vga_u0|user_input_translator|Add1~9_sumout ;
wire \vga_u0|user_input_translator|Add1~5_sumout ;
wire \c|Add14~33_sumout ;
wire \vga_y[1]~26_combout ;
wire \c|Add15~33_sumout ;
wire \vga_y[1]~27_combout ;
wire \vga_y[1]~28_combout ;
wire \vga_u0|user_input_translator|Add1~1_sumout ;
wire \c|Add14~29_sumout ;
wire \vga_y[0]~19_combout ;
wire \c|Add15~29_sumout ;
wire \vga_y[0]~24_combout ;
wire \vga_y[0]~25_combout ;
wire \vga_u0|user_input_translator|Add0~10 ;
wire \vga_u0|user_input_translator|Add0~14 ;
wire \vga_u0|user_input_translator|Add0~18 ;
wire \vga_u0|user_input_translator|Add0~22 ;
wire \vga_u0|user_input_translator|Add0~26 ;
wire \vga_u0|user_input_translator|Add0~30 ;
wire \vga_u0|user_input_translator|Add0~34 ;
wire \vga_u0|user_input_translator|Add0~38 ;
wire \vga_u0|user_input_translator|Add0~5_sumout ;
wire \vga_u0|user_input_translator|Add0~6 ;
wire \vga_u0|user_input_translator|Add0~1_sumout ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \vga_u0|mypll|altpll_component|auto_generated|fb_clkin ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \vga_u0|controller|Add1~37_sumout ;
wire \vga_u0|controller|Add0~37_sumout ;
wire \vga_u0|controller|xCounter[5]~DUPLICATE_q ;
wire \vga_u0|controller|Equal0~1_combout ;
wire \vga_u0|controller|Equal0~2_combout ;
wire \vga_u0|controller|Add0~38 ;
wire \vga_u0|controller|Add0~17_sumout ;
wire \vga_u0|controller|Add0~18 ;
wire \vga_u0|controller|Add0~33_sumout ;
wire \vga_u0|controller|Add0~34 ;
wire \vga_u0|controller|Add0~29_sumout ;
wire \vga_u0|controller|Add0~30 ;
wire \vga_u0|controller|Add0~13_sumout ;
wire \vga_u0|controller|Add0~14 ;
wire \vga_u0|controller|Add0~25_sumout ;
wire \vga_u0|controller|Add0~26 ;
wire \vga_u0|controller|Add0~21_sumout ;
wire \vga_u0|controller|Add0~22 ;
wire \vga_u0|controller|Add0~9_sumout ;
wire \vga_u0|controller|Add0~10 ;
wire \vga_u0|controller|Add0~5_sumout ;
wire \vga_u0|controller|Add0~6 ;
wire \vga_u0|controller|Add0~1_sumout ;
wire \vga_u0|controller|xCounter[9]~DUPLICATE_q ;
wire \vga_u0|controller|Equal0~0_combout ;
wire \vga_u0|controller|Add1~6 ;
wire \vga_u0|controller|Add1~1_sumout ;
wire \vga_u0|controller|yCounter[9]~DUPLICATE_q ;
wire \vga_u0|controller|always1~0_combout ;
wire \vga_u0|controller|xCounter[2]~DUPLICATE_q ;
wire \vga_u0|controller|yCounter[0]~DUPLICATE_q ;
wire \vga_u0|controller|always1~1_combout ;
wire \vga_u0|controller|always1~2_combout ;
wire \vga_u0|controller|Add1~38 ;
wire \vga_u0|controller|Add1~33_sumout ;
wire \vga_u0|controller|Add1~34 ;
wire \vga_u0|controller|Add1~29_sumout ;
wire \vga_u0|controller|Add1~30 ;
wire \vga_u0|controller|Add1~25_sumout ;
wire \vga_u0|controller|Add1~26 ;
wire \vga_u0|controller|Add1~21_sumout ;
wire \vga_u0|controller|Add1~22 ;
wire \vga_u0|controller|Add1~17_sumout ;
wire \vga_u0|controller|Add1~18 ;
wire \vga_u0|controller|Add1~13_sumout ;
wire \vga_u0|controller|Add1~14 ;
wire \vga_u0|controller|Add1~9_sumout ;
wire \vga_u0|controller|Add1~10 ;
wire \vga_u0|controller|Add1~5_sumout ;
wire \vga_u0|controller|xCounter[8]~DUPLICATE_q ;
wire \vga_u0|controller|controller_translator|Add1~10 ;
wire \vga_u0|controller|controller_translator|Add1~11 ;
wire \vga_u0|controller|controller_translator|Add1~14 ;
wire \vga_u0|controller|controller_translator|Add1~15 ;
wire \vga_u0|controller|controller_translator|Add1~18 ;
wire \vga_u0|controller|controller_translator|Add1~19 ;
wire \vga_u0|controller|controller_translator|Add1~22 ;
wire \vga_u0|controller|controller_translator|Add1~23 ;
wire \vga_u0|controller|controller_translator|Add1~26 ;
wire \vga_u0|controller|controller_translator|Add1~27 ;
wire \vga_u0|controller|controller_translator|Add1~30 ;
wire \vga_u0|controller|controller_translator|Add1~31 ;
wire \vga_u0|controller|controller_translator|Add1~34 ;
wire \vga_u0|controller|controller_translator|Add1~35 ;
wire \vga_u0|controller|controller_translator|Add1~38 ;
wire \vga_u0|controller|controller_translator|Add1~39 ;
wire \vga_u0|controller|controller_translator|Add1~2 ;
wire \vga_u0|controller|controller_translator|Add1~3 ;
wire \vga_u0|controller|controller_translator|Add1~5_sumout ;
wire \vga_u0|controller|controller_translator|Add1~1_sumout ;
wire \~GND~combout ;
wire \c|Add13~21_sumout ;
wire \vga_x[0]~21_combout ;
wire \c|Add12~21_sumout ;
wire \vga_x[0]~17_combout ;
wire \vga_x[0]~22_combout ;
wire \c|Add12~25_sumout ;
wire \vga_x[1]~23_combout ;
wire \c|Add13~25_sumout ;
wire \vga_x[1]~24_combout ;
wire \vga_x[1]~25_combout ;
wire \c|Add13~29_sumout ;
wire \vga_x[2]~27_combout ;
wire \c|Add12~29_sumout ;
wire \vga_x[2]~26_combout ;
wire \vga_x[2]~28_combout ;
wire \b|vga_x[3]~DUPLICATE_q ;
wire \c|Add13~33_sumout ;
wire \vga_x[3]~30_combout ;
wire \c|Add12~33_sumout ;
wire \vga_x[3]~29_combout ;
wire \vga_x[3]~31_combout ;
wire \c|Add13~37_sumout ;
wire \vga_x[4]~33_combout ;
wire \c|Add11~21_sumout ;
wire \c|Add12~37_sumout ;
wire \vga_x[4]~32_combout ;
wire \c|Add9~21_sumout ;
wire \vga_x[4]~34_combout ;
wire \vga_u0|user_input_translator|Add0~9_sumout ;
wire \vga_u0|user_input_translator|Add0~13_sumout ;
wire \vga_u0|user_input_translator|Add0~17_sumout ;
wire \vga_u0|user_input_translator|Add0~21_sumout ;
wire \vga_u0|user_input_translator|Add0~25_sumout ;
wire \vga_u0|user_input_translator|Add0~29_sumout ;
wire \vga_u0|user_input_translator|Add0~33_sumout ;
wire \vga_u0|user_input_translator|Add0~37_sumout ;
wire \vga_u0|controller|controller_translator|Add1~9_sumout ;
wire \vga_u0|controller|controller_translator|Add1~13_sumout ;
wire \vga_u0|controller|controller_translator|Add1~17_sumout ;
wire \vga_u0|controller|controller_translator|Add1~21_sumout ;
wire \vga_u0|controller|controller_translator|Add1~25_sumout ;
wire \vga_u0|controller|controller_translator|Add1~29_sumout ;
wire \vga_u0|controller|controller_translator|Add1~33_sumout ;
wire \vga_u0|controller|controller_translator|Add1~37_sumout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \vga_u0|controller|on_screen~0_combout ;
wire \vga_u0|controller|VGA_VS1~0_combout ;
wire \vga_u0|controller|on_screen~1_combout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a8 ;
wire \vga_u0|controller|VGA_R[2]~0_combout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \vga_u0|controller|VGA_G[2]~0_combout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \vga_u0|controller|VGA_B[2]~0_combout ;
wire \vga_u0|controller|VGA_HS1~0_combout ;
wire \vga_u0|controller|VGA_HS1~1_combout ;
wire \vga_u0|controller|VGA_HS1~q ;
wire \vga_u0|controller|VGA_HS~q ;
wire \vga_u0|controller|always1~3_combout ;
wire \vga_u0|controller|VGA_VS1~1_combout ;
wire \vga_u0|controller|VGA_VS1~q ;
wire \vga_u0|controller|VGA_VS~q ;
wire [9:0] \vga_u0|controller|yCounter ;
wire [9:0] \vga_u0|controller|xCounter ;
wire [9:0] \c|offset_x ;
wire [1:0] \vga_u0|VideoMemory|auto_generated|out_address_reg_b ;
wire [7:0] \b|vga_x ;
wire [9:0] \c|offset_y ;
wire [6:0] \b|vga_y ;
wire [9:0] \c|crit ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [1:0] \vga_u0|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [5:0] \vga_u0|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \vga_u0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \vga_u0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vga_u0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \vga_u0|VideoMemory|auto_generated|ram_block1a8  = \vga_u0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \vga_u0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_u0|controller|VGA_R[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_u0|controller|VGA_G[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_u0|controller|VGA_B[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_u0|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_u0|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \VGA_X[0]~output (
	.i(\vga_x[0]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[0]),
	.obar());
// synopsys translate_off
defparam \VGA_X[0]~output .bus_hold = "false";
defparam \VGA_X[0]~output .open_drain_output = "false";
defparam \VGA_X[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_X[1]~output (
	.i(\vga_x[1]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[1]),
	.obar());
// synopsys translate_off
defparam \VGA_X[1]~output .bus_hold = "false";
defparam \VGA_X[1]~output .open_drain_output = "false";
defparam \VGA_X[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \VGA_X[2]~output (
	.i(\vga_x[2]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[2]),
	.obar());
// synopsys translate_off
defparam \VGA_X[2]~output .bus_hold = "false";
defparam \VGA_X[2]~output .open_drain_output = "false";
defparam \VGA_X[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \VGA_X[3]~output (
	.i(\vga_x[3]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[3]),
	.obar());
// synopsys translate_off
defparam \VGA_X[3]~output .bus_hold = "false";
defparam \VGA_X[3]~output .open_drain_output = "false";
defparam \VGA_X[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \VGA_X[4]~output (
	.i(\vga_x[4]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[4]),
	.obar());
// synopsys translate_off
defparam \VGA_X[4]~output .bus_hold = "false";
defparam \VGA_X[4]~output .open_drain_output = "false";
defparam \VGA_X[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \VGA_X[5]~output (
	.i(\vga_x[5]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[5]),
	.obar());
// synopsys translate_off
defparam \VGA_X[5]~output .bus_hold = "false";
defparam \VGA_X[5]~output .open_drain_output = "false";
defparam \VGA_X[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_X[6]~output (
	.i(\vga_x[6]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[6]),
	.obar());
// synopsys translate_off
defparam \VGA_X[6]~output .bus_hold = "false";
defparam \VGA_X[6]~output .open_drain_output = "false";
defparam \VGA_X[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \VGA_X[7]~output (
	.i(\vga_x[7]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_X[7]),
	.obar());
// synopsys translate_off
defparam \VGA_X[7]~output .bus_hold = "false";
defparam \VGA_X[7]~output .open_drain_output = "false";
defparam \VGA_X[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \VGA_Y[0]~output (
	.i(\vga_y[0]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[0]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[0]~output .bus_hold = "false";
defparam \VGA_Y[0]~output .open_drain_output = "false";
defparam \VGA_Y[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \VGA_Y[1]~output (
	.i(\vga_y[1]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[1]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[1]~output .bus_hold = "false";
defparam \VGA_Y[1]~output .open_drain_output = "false";
defparam \VGA_Y[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \VGA_Y[2]~output (
	.i(\vga_y[2]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[2]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[2]~output .bus_hold = "false";
defparam \VGA_Y[2]~output .open_drain_output = "false";
defparam \VGA_Y[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \VGA_Y[3]~output (
	.i(\vga_y[3]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[3]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[3]~output .bus_hold = "false";
defparam \VGA_Y[3]~output .open_drain_output = "false";
defparam \VGA_Y[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \VGA_Y[4]~output (
	.i(\vga_y[4]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[4]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[4]~output .bus_hold = "false";
defparam \VGA_Y[4]~output .open_drain_output = "false";
defparam \VGA_Y[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \VGA_Y[5]~output (
	.i(\vga_y[5]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[5]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[5]~output .bus_hold = "false";
defparam \VGA_Y[5]~output .open_drain_output = "false";
defparam \VGA_Y[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \VGA_Y[6]~output (
	.i(\vga_y[6]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_Y[6]),
	.obar());
// synopsys translate_off
defparam \VGA_Y[6]~output .bus_hold = "false";
defparam \VGA_Y[6]~output .open_drain_output = "false";
defparam \VGA_Y[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \VGA_COLOUR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_COLOUR[0]),
	.obar());
// synopsys translate_off
defparam \VGA_COLOUR[0]~output .bus_hold = "false";
defparam \VGA_COLOUR[0]~output .open_drain_output = "false";
defparam \VGA_COLOUR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \VGA_COLOUR[1]~output (
	.i(\b|done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_COLOUR[1]),
	.obar());
// synopsys translate_off
defparam \VGA_COLOUR[1]~output .bus_hold = "false";
defparam \VGA_COLOUR[1]~output .open_drain_output = "false";
defparam \VGA_COLOUR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \VGA_COLOUR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_COLOUR[2]),
	.obar());
// synopsys translate_off
defparam \VGA_COLOUR[2]~output .bus_hold = "false";
defparam \VGA_COLOUR[2]~output .open_drain_output = "false";
defparam \VGA_COLOUR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \VGA_PLOT~output (
	.i(\vga_plot~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_PLOT),
	.obar());
// synopsys translate_off
defparam \VGA_PLOT~output .bus_hold = "false";
defparam \VGA_PLOT~output .open_drain_output = "false";
defparam \VGA_PLOT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N9
cyclonev_lcell_comb \state.state_b~0 (
// Equation(s):
// \state.state_b~0_combout  = ( \state.state_b~q  & ( \b|done~q  ) ) # ( !\state.state_b~q  & ( \b|done~q  ) ) # ( \state.state_b~q  & ( !\b|done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\state.state_b~q ),
	.dataf(!\b|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state.state_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state.state_b~0 .extended_lut = "off";
defparam \state.state_b~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \state.state_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y75_N10
dffeas \state.state_b (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state.state_b~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state_b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state_b .is_wysiwyg = "true";
defparam \state.state_b .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N21
cyclonev_lcell_comb \startb~0 (
// Equation(s):
// \startb~0_combout  = ( \state.state_b~q  & ( \startb~q  ) ) # ( !\state.state_b~q  & ( (\startb~q ) # (\b|done~q ) ) )

	.dataa(!\b|done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\startb~q ),
	.datae(gnd),
	.dataf(!\state.state_b~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\startb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \startb~0 .extended_lut = "off";
defparam \startb~0 .lut_mask = 64'h55FF55FF00FF00FF;
defparam \startb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N22
dffeas startb(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\startb~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\startb~q ),
	.prn(vcc));
// synopsys translate_off
defparam startb.is_wysiwyg = "true";
defparam startb.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N12
cyclonev_lcell_comb \b|state.state_rest~0 (
// Equation(s):
// \b|state.state_rest~0_combout  = ( \startb~q  & ( \b|state.state_rest~q  ) ) # ( !\startb~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|state.state_rest~q ),
	.datae(gnd),
	.dataf(!\startb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|state.state_rest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|state.state_rest~0 .extended_lut = "off";
defparam \b|state.state_rest~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \b|state.state_rest~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N30
cyclonev_lcell_comb \rst_n~0 (
// Equation(s):
// \rst_n~0_combout  = ( \rst_n~q  & ( \state.state_b~q  ) ) # ( \rst_n~q  & ( !\state.state_b~q  ) ) # ( !\rst_n~q  & ( !\state.state_b~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rst_n~q ),
	.dataf(!\state.state_b~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_n~0 .extended_lut = "off";
defparam \rst_n~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \rst_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N32
dffeas rst_n(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rst_n~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam rst_n.is_wysiwyg = "true";
defparam rst_n.power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y75_N13
dffeas \b|state.state_rest (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|state.state_rest~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|state.state_rest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|state.state_rest .is_wysiwyg = "true";
defparam \b|state.state_rest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N3
cyclonev_lcell_comb \b|always0~1 (
// Equation(s):
// \b|always0~1_combout  = ( !\startb~q  & ( !\b|state.state_rest~q  ) )

	.dataa(gnd),
	.datab(!\b|state.state_rest~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\startb~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|always0~1 .extended_lut = "off";
defparam \b|always0~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \b|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N5
dffeas \b|state.state_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|always0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|state.state_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|state.state_start .is_wysiwyg = "true";
defparam \b|state.state_start .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N0
cyclonev_lcell_comb \b|Add0~1 (
// Equation(s):
// \b|Add0~1_sumout  = SUM(( \b|vga_y [0] ) + ( VCC ) + ( !VCC ))
// \b|Add0~2  = CARRY(( \b|vga_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add0~1_sumout ),
	.cout(\b|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \b|Add0~1 .extended_lut = "off";
defparam \b|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \b|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N30
cyclonev_lcell_comb \b|Add1~1 (
// Equation(s):
// \b|Add1~1_sumout  = SUM(( \b|vga_x [0] ) + ( VCC ) + ( !VCC ))
// \b|Add1~2  = CARRY(( \b|vga_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~1_sumout ),
	.cout(\b|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~1 .extended_lut = "off";
defparam \b|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \b|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N33
cyclonev_lcell_comb \b|Add1~5 (
// Equation(s):
// \b|Add1~5_sumout  = SUM(( \b|vga_x [1] ) + ( GND ) + ( \b|Add1~2  ))
// \b|Add1~6  = CARRY(( \b|vga_x [1] ) + ( GND ) + ( \b|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~5_sumout ),
	.cout(\b|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~5 .extended_lut = "off";
defparam \b|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N36
cyclonev_lcell_comb \b|Add1~9 (
// Equation(s):
// \b|Add1~9_sumout  = SUM(( \b|vga_x [2] ) + ( GND ) + ( \b|Add1~6  ))
// \b|Add1~10  = CARRY(( \b|vga_x [2] ) + ( GND ) + ( \b|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~9_sumout ),
	.cout(\b|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~9 .extended_lut = "off";
defparam \b|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N57
cyclonev_lcell_comb \b|vga_x[0]~0 (
// Equation(s):
// \b|vga_x[0]~0_combout  = ( !\b|Selector2~0_combout  & ( (\rst_n~q  & (!\b|state.state_done~q  & \b|state.state_rest~q )) ) )

	.dataa(!\rst_n~q ),
	.datab(gnd),
	.datac(!\b|state.state_done~q ),
	.datad(!\b|state.state_rest~q ),
	.datae(gnd),
	.dataf(!\b|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|vga_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|vga_x[0]~0 .extended_lut = "off";
defparam \b|vga_x[0]~0 .lut_mask = 64'h0050005000000000;
defparam \b|vga_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N37
dffeas \b|vga_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[2] .is_wysiwyg = "true";
defparam \b|vga_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N39
cyclonev_lcell_comb \b|Add1~13 (
// Equation(s):
// \b|Add1~13_sumout  = SUM(( \b|vga_x [3] ) + ( GND ) + ( \b|Add1~10  ))
// \b|Add1~14  = CARRY(( \b|vga_x [3] ) + ( GND ) + ( \b|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~13_sumout ),
	.cout(\b|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~13 .extended_lut = "off";
defparam \b|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N41
dffeas \b|vga_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[3] .is_wysiwyg = "true";
defparam \b|vga_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N54
cyclonev_lcell_comb \b|Equal0~1 (
// Equation(s):
// \b|Equal0~1_combout  = ( !\b|vga_x [0] & ( !\b|vga_x [3] ) )

	.dataa(gnd),
	.datab(!\b|vga_x [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b|vga_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Equal0~1 .extended_lut = "off";
defparam \b|Equal0~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \b|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N24
cyclonev_lcell_comb \b|Equal1~0 (
// Equation(s):
// \b|Equal1~0_combout  = ( \b|vga_y [1] & ( \b|vga_y [4] & ( (\b|vga_y [5] & (\b|vga_y [0] & (\b|vga_y [2] & !\b|vga_y [3]))) ) ) )

	.dataa(!\b|vga_y [5]),
	.datab(!\b|vga_y [0]),
	.datac(!\b|vga_y [2]),
	.datad(!\b|vga_y [3]),
	.datae(!\b|vga_y [1]),
	.dataf(!\b|vga_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Equal1~0 .extended_lut = "off";
defparam \b|Equal1~0 .lut_mask = 64'h0000000000000100;
defparam \b|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N6
cyclonev_lcell_comb \b|Selector2~0 (
// Equation(s):
// \b|Selector2~0_combout  = ( \b|state.state_filly~q  & ( \b|state.state_fillx~q  & ( (!\b|Equal0~1_combout ) # ((!\b|vga_y [6]) # ((!\b|Equal0~0_combout ) # (!\b|Equal1~0_combout ))) ) ) ) # ( !\b|state.state_filly~q  & ( \b|state.state_fillx~q  & ( 
// (!\b|Equal0~1_combout ) # (!\b|Equal0~0_combout ) ) ) ) # ( \b|state.state_filly~q  & ( !\b|state.state_fillx~q  & ( (!\b|vga_y [6]) # (!\b|Equal1~0_combout ) ) ) )

	.dataa(!\b|Equal0~1_combout ),
	.datab(!\b|vga_y [6]),
	.datac(!\b|Equal0~0_combout ),
	.datad(!\b|Equal1~0_combout ),
	.datae(!\b|state.state_filly~q ),
	.dataf(!\b|state.state_fillx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Selector2~0 .extended_lut = "off";
defparam \b|Selector2~0 .lut_mask = 64'h0000FFCCFAFAFFFE;
defparam \b|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N8
dffeas \b|state.state_filly (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|state.state_filly~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|state.state_filly .is_wysiwyg = "true";
defparam \b|state.state_filly .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y76_N31
dffeas \b|vga_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[0] .is_wysiwyg = "true";
defparam \b|vga_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y76_N34
dffeas \b|vga_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[1] .is_wysiwyg = "true";
defparam \b|vga_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N42
cyclonev_lcell_comb \b|Add1~17 (
// Equation(s):
// \b|Add1~17_sumout  = SUM(( \b|vga_x [4] ) + ( GND ) + ( \b|Add1~14  ))
// \b|Add1~18  = CARRY(( \b|vga_x [4] ) + ( GND ) + ( \b|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~17_sumout ),
	.cout(\b|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~17 .extended_lut = "off";
defparam \b|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N44
dffeas \b|vga_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[4] .is_wysiwyg = "true";
defparam \b|vga_x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N45
cyclonev_lcell_comb \b|Add1~21 (
// Equation(s):
// \b|Add1~21_sumout  = SUM(( \b|vga_x [5] ) + ( GND ) + ( \b|Add1~18  ))
// \b|Add1~22  = CARRY(( \b|vga_x [5] ) + ( GND ) + ( \b|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~21_sumout ),
	.cout(\b|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~21 .extended_lut = "off";
defparam \b|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N46
dffeas \b|vga_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[5] .is_wysiwyg = "true";
defparam \b|vga_x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N48
cyclonev_lcell_comb \b|Add1~25 (
// Equation(s):
// \b|Add1~25_sumout  = SUM(( \b|vga_x [6] ) + ( GND ) + ( \b|Add1~22  ))
// \b|Add1~26  = CARRY(( \b|vga_x [6] ) + ( GND ) + ( \b|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~25_sumout ),
	.cout(\b|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \b|Add1~25 .extended_lut = "off";
defparam \b|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N50
dffeas \b|vga_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[6] .is_wysiwyg = "true";
defparam \b|vga_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N51
cyclonev_lcell_comb \b|Add1~29 (
// Equation(s):
// \b|Add1~29_sumout  = SUM(( \b|vga_x [7] ) + ( GND ) + ( \b|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Add1~29 .extended_lut = "off";
defparam \b|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N52
dffeas \b|vga_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[7] .is_wysiwyg = "true";
defparam \b|vga_x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N18
cyclonev_lcell_comb \b|Equal0~0 (
// Equation(s):
// \b|Equal0~0_combout  = ( !\b|vga_x [2] & ( !\b|vga_x [4] & ( (!\b|vga_x [1] & (\b|vga_x [7] & (!\b|vga_x [6] & \b|vga_x [5]))) ) ) )

	.dataa(!\b|vga_x [1]),
	.datab(!\b|vga_x [7]),
	.datac(!\b|vga_x [6]),
	.datad(!\b|vga_x [5]),
	.datae(!\b|vga_x [2]),
	.dataf(!\b|vga_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Equal0~0 .extended_lut = "off";
defparam \b|Equal0~0 .lut_mask = 64'h0020000000000000;
defparam \b|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N12
cyclonev_lcell_comb \b|done~0 (
// Equation(s):
// \b|done~0_combout  = ( \b|state.state_done~q  & ( \b|state.state_fillx~q  ) ) # ( !\b|state.state_done~q  & ( \b|state.state_fillx~q  & ( (\b|Equal0~0_combout  & \b|Equal0~1_combout ) ) ) ) # ( \b|state.state_done~q  & ( !\b|state.state_fillx~q  ) )

	.dataa(!\b|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\b|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\b|state.state_done~q ),
	.dataf(!\b|state.state_fillx~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|done~0 .extended_lut = "off";
defparam \b|done~0 .lut_mask = 64'h0000FFFF0505FFFF;
defparam \b|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N14
dffeas \b|state.state_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|done~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|state.state_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|state.state_done .is_wysiwyg = "true";
defparam \b|state.state_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N24
cyclonev_lcell_comb \b|vga_y[0]~1 (
// Equation(s):
// \b|vga_y[0]~1_combout  = ( \b|Equal0~1_combout  & ( \b|Equal0~0_combout  & ( (\rst_n~q  & (!\b|state.state_done~q  & (\b|state.state_rest~q  & !\b|state.state_fillx~q ))) ) ) ) # ( !\b|Equal0~1_combout  & ( \b|Equal0~0_combout  & ( (\rst_n~q  & 
// (!\b|state.state_done~q  & \b|state.state_rest~q )) ) ) ) # ( \b|Equal0~1_combout  & ( !\b|Equal0~0_combout  & ( (\rst_n~q  & (!\b|state.state_done~q  & \b|state.state_rest~q )) ) ) ) # ( !\b|Equal0~1_combout  & ( !\b|Equal0~0_combout  & ( (\rst_n~q  & 
// (!\b|state.state_done~q  & \b|state.state_rest~q )) ) ) )

	.dataa(!\rst_n~q ),
	.datab(!\b|state.state_done~q ),
	.datac(!\b|state.state_rest~q ),
	.datad(!\b|state.state_fillx~q ),
	.datae(!\b|Equal0~1_combout ),
	.dataf(!\b|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|vga_y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|vga_y[0]~1 .extended_lut = "off";
defparam \b|vga_y[0]~1 .lut_mask = 64'h0404040404040400;
defparam \b|vga_y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N1
dffeas \b|vga_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|vga_y[0]~0_combout ),
	.sload(gnd),
	.ena(\b|vga_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_y[0] .is_wysiwyg = "true";
defparam \b|vga_y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N3
cyclonev_lcell_comb \b|Add0~5 (
// Equation(s):
// \b|Add0~5_sumout  = SUM(( \b|vga_y [1] ) + ( GND ) + ( \b|Add0~2  ))
// \b|Add0~6  = CARRY(( \b|vga_y [1] ) + ( GND ) + ( \b|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add0~5_sumout ),
	.cout(\b|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \b|Add0~5 .extended_lut = "off";
defparam \b|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N5
dffeas \b|vga_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|vga_y[0]~0_combout ),
	.sload(gnd),
	.ena(\b|vga_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_y[1] .is_wysiwyg = "true";
defparam \b|vga_y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N6
cyclonev_lcell_comb \b|Add0~9 (
// Equation(s):
// \b|Add0~9_sumout  = SUM(( \b|vga_y [2] ) + ( GND ) + ( \b|Add0~6  ))
// \b|Add0~10  = CARRY(( \b|vga_y [2] ) + ( GND ) + ( \b|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add0~9_sumout ),
	.cout(\b|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \b|Add0~9 .extended_lut = "off";
defparam \b|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N7
dffeas \b|vga_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|vga_y[0]~0_combout ),
	.sload(gnd),
	.ena(\b|vga_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_y[2] .is_wysiwyg = "true";
defparam \b|vga_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N9
cyclonev_lcell_comb \b|Add0~13 (
// Equation(s):
// \b|Add0~13_sumout  = SUM(( \b|vga_y [3] ) + ( GND ) + ( \b|Add0~10  ))
// \b|Add0~14  = CARRY(( \b|vga_y [3] ) + ( GND ) + ( \b|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add0~13_sumout ),
	.cout(\b|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \b|Add0~13 .extended_lut = "off";
defparam \b|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N11
dffeas \b|vga_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|vga_y[0]~0_combout ),
	.sload(gnd),
	.ena(\b|vga_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_y[3] .is_wysiwyg = "true";
defparam \b|vga_y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N12
cyclonev_lcell_comb \b|Add0~17 (
// Equation(s):
// \b|Add0~17_sumout  = SUM(( \b|vga_y [4] ) + ( GND ) + ( \b|Add0~14  ))
// \b|Add0~18  = CARRY(( \b|vga_y [4] ) + ( GND ) + ( \b|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add0~17_sumout ),
	.cout(\b|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \b|Add0~17 .extended_lut = "off";
defparam \b|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N14
dffeas \b|vga_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|vga_y[0]~0_combout ),
	.sload(gnd),
	.ena(\b|vga_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_y[4] .is_wysiwyg = "true";
defparam \b|vga_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N15
cyclonev_lcell_comb \b|Add0~21 (
// Equation(s):
// \b|Add0~21_sumout  = SUM(( \b|vga_y [5] ) + ( GND ) + ( \b|Add0~18  ))
// \b|Add0~22  = CARRY(( \b|vga_y [5] ) + ( GND ) + ( \b|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add0~21_sumout ),
	.cout(\b|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \b|Add0~21 .extended_lut = "off";
defparam \b|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N16
dffeas \b|vga_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|vga_y[0]~0_combout ),
	.sload(gnd),
	.ena(\b|vga_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_y[5] .is_wysiwyg = "true";
defparam \b|vga_y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N18
cyclonev_lcell_comb \b|Add0~25 (
// Equation(s):
// \b|Add0~25_sumout  = SUM(( \b|vga_y [6] ) + ( GND ) + ( \b|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\b|vga_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\b|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\b|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|Add0~25 .extended_lut = "off";
defparam \b|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \b|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N19
dffeas \b|vga_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|vga_y[0]~0_combout ),
	.sload(gnd),
	.ena(\b|vga_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_y[6] .is_wysiwyg = "true";
defparam \b|vga_y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y76_N0
cyclonev_lcell_comb \b|vga_y[0]~0 (
// Equation(s):
// \b|vga_y[0]~0_combout  = ( \b|state.state_filly~q  & ( ((\b|vga_y [6] & \b|Equal1~0_combout )) # (\b|state.state_start~q ) ) ) # ( !\b|state.state_filly~q  & ( \b|state.state_start~q  ) )

	.dataa(!\b|state.state_start~q ),
	.datab(!\b|vga_y [6]),
	.datac(!\b|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\b|state.state_filly~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|vga_y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|vga_y[0]~0 .extended_lut = "off";
defparam \b|vga_y[0]~0 .lut_mask = 64'h5555575755555757;
defparam \b|vga_y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N4
dffeas \b|state.state_fillx (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b|vga_y[0]~0_combout ),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|state.state_fillx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|state.state_fillx .is_wysiwyg = "true";
defparam \b|state.state_fillx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N0
cyclonev_lcell_comb \vga_plot~0 (
// Equation(s):
// \vga_plot~0_combout  = ( !\b|state.state_filly~q  & ( !\b|state.state_fillx~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b|state.state_fillx~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b|state.state_filly~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_plot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_plot~0 .extended_lut = "off";
defparam \vga_plot~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \vga_plot~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N36
cyclonev_lcell_comb \b|done~1 (
// Equation(s):
// \b|done~1_combout  = ( \b|done~q  & ( \b|done~0_combout  ) ) # ( !\b|done~q  & ( \b|done~0_combout  & ( (\rst_n~q  & !\b|always0~1_combout ) ) ) ) # ( \b|done~q  & ( !\b|done~0_combout  & ( ((!\rst_n~q ) # ((!\vga_plot~0_combout ) # (\b|always0~1_combout 
// ))) # (\b|state.state_start~q ) ) ) )

	.dataa(!\b|state.state_start~q ),
	.datab(!\rst_n~q ),
	.datac(!\vga_plot~0_combout ),
	.datad(!\b|always0~1_combout ),
	.datae(!\b|done~q ),
	.dataf(!\b|done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b|done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b|done~1 .extended_lut = "off";
defparam \b|done~1 .lut_mask = 64'h0000FDFF3300FFFF;
defparam \b|done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N38
dffeas \b|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|done~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|done .is_wysiwyg = "true";
defparam \b|done .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y75_N53
dffeas \c|state.state_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|always0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.state_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.state_start .is_wysiwyg = "true";
defparam \c|state.state_start .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y78_N44
dffeas \c|state.p4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c|state.p3~q ),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.p4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.p4 .is_wysiwyg = "true";
defparam \c|state.p4 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N35
dffeas \c|state.p5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c|state.p4~q ),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.p5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.p5 .is_wysiwyg = "true";
defparam \c|state.p5 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y77_N8
dffeas \c|state.p6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c|state.p5~q ),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.p6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.p6 .is_wysiwyg = "true";
defparam \c|state.p6 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y78_N32
dffeas \c|state.p7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c|state.p6~q ),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.p7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.p7 .is_wysiwyg = "true";
defparam \c|state.p7 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y78_N35
dffeas \c|state.p8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c|state.p7~q ),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.p8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.p8 .is_wysiwyg = "true";
defparam \c|state.p8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N45
cyclonev_lcell_comb \c|state~20 (
// Equation(s):
// \c|state~20_combout  = ( \c|LessThan2~5_combout  & ( (\c|state.state_rest~q ) # (\startc~q ) ) ) # ( !\c|LessThan2~5_combout  & ( (!\c|state.state_rest~q  & ((\startc~q ))) # (\c|state.state_rest~q  & (!\c|state.p8~q )) ) )

	.dataa(!\c|state.p8~q ),
	.datab(gnd),
	.datac(!\startc~q ),
	.datad(!\c|state.state_rest~q ),
	.datae(gnd),
	.dataf(!\c|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|state~20 .extended_lut = "off";
defparam \c|state~20 .lut_mask = 64'h0FAA0FAA0FFF0FFF;
defparam \c|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N46
dffeas \c|state.state_rest (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|state~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.state_rest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.state_rest .is_wysiwyg = "true";
defparam \c|state.state_rest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N24
cyclonev_lcell_comb \c|done~0 (
// Equation(s):
// \c|done~0_combout  = ( \c|done~q  & ( \c|state.state_rest~q  & ( (!\c|state.state_start~q ) # (\c|state.p8~q ) ) ) ) # ( !\c|done~q  & ( \c|state.state_rest~q  & ( (!\c|LessThan2~5_combout  & \c|state.p8~q ) ) ) ) # ( \c|done~q  & ( !\c|state.state_rest~q 
//  & ( (!\c|state.state_start~q ) # ((\startc~q ) # (\c|state.p8~q )) ) ) ) # ( !\c|done~q  & ( !\c|state.state_rest~q  & ( (!\c|LessThan2~5_combout  & (\c|state.p8~q  & !\startc~q )) ) ) )

	.dataa(!\c|state.state_start~q ),
	.datab(!\c|LessThan2~5_combout ),
	.datac(!\c|state.p8~q ),
	.datad(!\startc~q ),
	.datae(!\c|done~q ),
	.dataf(!\c|state.state_rest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|done~0 .extended_lut = "off";
defparam \c|done~0 .lut_mask = 64'h0C00AFFF0C0CAFAF;
defparam \c|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N25
dffeas \c|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|done~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|done .is_wysiwyg = "true";
defparam \c|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N42
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \state.state_c~q  & ( \state.state_b~q  & ( !\c|done~q  ) ) ) # ( \state.state_c~q  & ( !\state.state_b~q  & ( (!\c|done~q ) # (\b|done~q ) ) ) ) # ( !\state.state_c~q  & ( !\state.state_b~q  & ( \b|done~q  ) ) )

	.dataa(!\b|done~q ),
	.datab(gnd),
	.datac(!\c|done~q ),
	.datad(gnd),
	.datae(!\state.state_c~q ),
	.dataf(!\state.state_b~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h5555F5F50000F0F0;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N43
dffeas \state.state_c (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.state_c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.state_c .is_wysiwyg = "true";
defparam \state.state_c .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N6
cyclonev_lcell_comb \startc~2 (
// Equation(s):
// \startc~2_combout  = ( \startc~q  & ( \b|done~q  & ( (!\state.state_c~q ) # ((!\KEY[3]~input_o ) # ((!\state.state_b~q ) # (!\c|done~q ))) ) ) ) # ( !\startc~q  & ( \b|done~q  & ( (\KEY[3]~input_o  & !\state.state_b~q ) ) ) ) # ( \startc~q  & ( !\b|done~q 
//  & ( (!\state.state_c~q ) # ((!\KEY[3]~input_o ) # ((!\state.state_b~q ) # (!\c|done~q ))) ) ) )

	.dataa(!\state.state_c~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\state.state_b~q ),
	.datad(!\c|done~q ),
	.datae(!\startc~q ),
	.dataf(!\b|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\startc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \startc~2 .extended_lut = "off";
defparam \startc~2 .lut_mask = 64'h0000FFFE3030FFFE;
defparam \startc~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N8
dffeas startc(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\startc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\startc~q ),
	.prn(vcc));
// synopsys translate_off
defparam startc.is_wysiwyg = "true";
defparam startc.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N51
cyclonev_lcell_comb \c|always0~1 (
// Equation(s):
// \c|always0~1_combout  = ( !\c|state.state_rest~q  & ( \startc~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\startc~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_rest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|always0~1 .extended_lut = "off";
defparam \c|always0~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \c|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N52
dffeas \c|state.state_start~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|always0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.state_start~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.state_start~DUPLICATE .is_wysiwyg = "true";
defparam \c|state.state_start~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N33
cyclonev_lcell_comb \c|Selector4~0 (
// Equation(s):
// \c|Selector4~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_y[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector4~0 .extended_lut = "off";
defparam \c|Selector4~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \c|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N48
cyclonev_lcell_comb \c|crit[2]~0 (
// Equation(s):
// \c|crit[2]~0_combout  = ( \rst_n~q  & ( (!\startc~q ) # (\c|state.state_rest~q ) ) )

	.dataa(!\c|state.state_rest~q ),
	.datab(!\startc~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|crit[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|crit[2]~0 .extended_lut = "off";
defparam \c|crit[2]~0 .lut_mask = 64'h00000000DDDDDDDD;
defparam \c|crit[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N25
dffeas \c|offset_y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~33_sumout ),
	.asdata(\c|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[8] .is_wysiwyg = "true";
defparam \c|offset_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N0
cyclonev_lcell_comb \c|Add1~1 (
// Equation(s):
// \c|Add1~1_sumout  = SUM(( \c|offset_y [0] ) + ( VCC ) + ( !VCC ))
// \c|Add1~2  = CARRY(( \c|offset_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~1_sumout ),
	.cout(\c|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~1 .extended_lut = "off";
defparam \c|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \c|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N30
cyclonev_lcell_comb \c|Selector12~0 (
// Equation(s):
// \c|Selector12~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_y [0] ) )

	.dataa(gnd),
	.datab(!\c|offset_y [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector12~0 .extended_lut = "off";
defparam \c|Selector12~0 .lut_mask = 64'h3333333300000000;
defparam \c|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N2
dffeas \c|offset_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~1_sumout ),
	.asdata(\c|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[0] .is_wysiwyg = "true";
defparam \c|offset_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N3
cyclonev_lcell_comb \c|Add1~5 (
// Equation(s):
// \c|Add1~5_sumout  = SUM(( \c|offset_y [1] ) + ( GND ) + ( \c|Add1~2  ))
// \c|Add1~6  = CARRY(( \c|offset_y [1] ) + ( GND ) + ( \c|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~5_sumout ),
	.cout(\c|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~5 .extended_lut = "off";
defparam \c|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N4
dffeas \c|offset_y[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~5_sumout ),
	.asdata(\c|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N42
cyclonev_lcell_comb \c|Selector11~0 (
// Equation(s):
// \c|Selector11~0_combout  = ( \c|offset_y[1]~DUPLICATE_q  & ( !\c|state.state_start~DUPLICATE_q  ) )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|offset_y[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector11~0 .extended_lut = "off";
defparam \c|Selector11~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \c|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N5
dffeas \c|offset_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~5_sumout ),
	.asdata(\c|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[1] .is_wysiwyg = "true";
defparam \c|offset_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N6
cyclonev_lcell_comb \c|Add1~9 (
// Equation(s):
// \c|Add1~9_sumout  = SUM(( \c|offset_y [2] ) + ( GND ) + ( \c|Add1~6  ))
// \c|Add1~10  = CARRY(( \c|offset_y [2] ) + ( GND ) + ( \c|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~9_sumout ),
	.cout(\c|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~9 .extended_lut = "off";
defparam \c|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N7
dffeas \c|offset_y[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~9_sumout ),
	.asdata(\c|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_y[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N21
cyclonev_lcell_comb \c|Selector10~0 (
// Equation(s):
// \c|Selector10~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_y[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector10~0 .extended_lut = "off";
defparam \c|Selector10~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \c|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N8
dffeas \c|offset_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~9_sumout ),
	.asdata(\c|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[2] .is_wysiwyg = "true";
defparam \c|offset_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N9
cyclonev_lcell_comb \c|Add1~13 (
// Equation(s):
// \c|Add1~13_sumout  = SUM(( \c|offset_y [3] ) + ( GND ) + ( \c|Add1~10  ))
// \c|Add1~14  = CARRY(( \c|offset_y [3] ) + ( GND ) + ( \c|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~13_sumout ),
	.cout(\c|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~13 .extended_lut = "off";
defparam \c|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N57
cyclonev_lcell_comb \c|Selector9~0 (
// Equation(s):
// \c|Selector9~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_y [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector9~0 .extended_lut = "off";
defparam \c|Selector9~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \c|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N11
dffeas \c|offset_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~13_sumout ),
	.asdata(\c|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[3] .is_wysiwyg = "true";
defparam \c|offset_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N12
cyclonev_lcell_comb \c|Add1~17 (
// Equation(s):
// \c|Add1~17_sumout  = SUM(( \c|offset_y [4] ) + ( GND ) + ( \c|Add1~14  ))
// \c|Add1~18  = CARRY(( \c|offset_y [4] ) + ( GND ) + ( \c|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~17_sumout ),
	.cout(\c|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~17 .extended_lut = "off";
defparam \c|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N15
cyclonev_lcell_comb \c|Selector8~0 (
// Equation(s):
// \c|Selector8~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_y [4] ) )

	.dataa(!\c|offset_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector8~0 .extended_lut = "off";
defparam \c|Selector8~0 .lut_mask = 64'h5555555500000000;
defparam \c|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N13
dffeas \c|offset_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~17_sumout ),
	.asdata(\c|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[4] .is_wysiwyg = "true";
defparam \c|offset_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N15
cyclonev_lcell_comb \c|Add1~21 (
// Equation(s):
// \c|Add1~21_sumout  = SUM(( \c|offset_y [5] ) + ( GND ) + ( \c|Add1~18  ))
// \c|Add1~22  = CARRY(( \c|offset_y [5] ) + ( GND ) + ( \c|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~21_sumout ),
	.cout(\c|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~21 .extended_lut = "off";
defparam \c|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N17
dffeas \c|offset_y[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~21_sumout ),
	.asdata(\c|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[5]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_y[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N3
cyclonev_lcell_comb \c|Selector7~0 (
// Equation(s):
// \c|Selector7~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_y[5]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector7~0 .extended_lut = "off";
defparam \c|Selector7~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \c|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N16
dffeas \c|offset_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~21_sumout ),
	.asdata(\c|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[5] .is_wysiwyg = "true";
defparam \c|offset_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N18
cyclonev_lcell_comb \c|Add1~25 (
// Equation(s):
// \c|Add1~25_sumout  = SUM(( \c|offset_y [6] ) + ( GND ) + ( \c|Add1~22  ))
// \c|Add1~26  = CARRY(( \c|offset_y [6] ) + ( GND ) + ( \c|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~25_sumout ),
	.cout(\c|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~25 .extended_lut = "off";
defparam \c|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N19
dffeas \c|offset_y[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~25_sumout ),
	.asdata(\c|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[6]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_y[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N9
cyclonev_lcell_comb \c|Selector6~0 (
// Equation(s):
// \c|Selector6~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_y[6]~DUPLICATE_q  ) )

	.dataa(!\c|offset_y[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector6~0 .extended_lut = "off";
defparam \c|Selector6~0 .lut_mask = 64'h5555555500000000;
defparam \c|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N20
dffeas \c|offset_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~25_sumout ),
	.asdata(\c|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[6] .is_wysiwyg = "true";
defparam \c|offset_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N21
cyclonev_lcell_comb \c|Add1~29 (
// Equation(s):
// \c|Add1~29_sumout  = SUM(( \c|offset_y [7] ) + ( GND ) + ( \c|Add1~26  ))
// \c|Add1~30  = CARRY(( \c|offset_y [7] ) + ( GND ) + ( \c|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~29_sumout ),
	.cout(\c|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~29 .extended_lut = "off";
defparam \c|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N12
cyclonev_lcell_comb \c|Selector5~0 (
// Equation(s):
// \c|Selector5~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_y [7] ) )

	.dataa(gnd),
	.datab(!\c|offset_y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector5~0 .extended_lut = "off";
defparam \c|Selector5~0 .lut_mask = 64'h3333333300000000;
defparam \c|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N23
dffeas \c|offset_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~29_sumout ),
	.asdata(\c|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[7] .is_wysiwyg = "true";
defparam \c|offset_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N24
cyclonev_lcell_comb \c|Add1~33 (
// Equation(s):
// \c|Add1~33_sumout  = SUM(( \c|offset_y [8] ) + ( GND ) + ( \c|Add1~30  ))
// \c|Add1~34  = CARRY(( \c|offset_y [8] ) + ( GND ) + ( \c|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~33_sumout ),
	.cout(\c|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \c|Add1~33 .extended_lut = "off";
defparam \c|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N26
dffeas \c|offset_y[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~33_sumout ),
	.asdata(\c|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[8]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_y[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N45
cyclonev_lcell_comb \c|Selector31~0 (
// Equation(s):
// \c|Selector31~0_combout  = (!\c|state.state_start~DUPLICATE_q  & \c|crit[1]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\c|crit[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector31~0 .extended_lut = "off";
defparam \c|Selector31~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \c|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N43
dffeas \c|crit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|crit~4_combout ),
	.asdata(\c|Selector31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[1] .is_wysiwyg = "true";
defparam \c|crit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N0
cyclonev_lcell_comb \c|Add6~5 (
// Equation(s):
// \c|Add6~5_sumout  = SUM(( \c|crit [0] ) + ( VCC ) + ( !VCC ))
// \c|Add6~6  = CARRY(( \c|crit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|crit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~5_sumout ),
	.cout(\c|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~5 .extended_lut = "off";
defparam \c|Add6~5 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N6
cyclonev_lcell_comb \c|LessThan1~2 (
// Equation(s):
// \c|LessThan1~2_combout  = ( \c|crit [0] & ( !\c|crit[9]~DUPLICATE_q  ) ) # ( !\c|crit [0] & ( (!\c|crit[9]~DUPLICATE_q  & ((!\c|LessThan1~0_combout ) # (!\c|LessThan1~1_combout ))) ) )

	.dataa(!\c|LessThan1~0_combout ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|crit[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|crit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan1~2 .extended_lut = "off";
defparam \c|LessThan1~2 .lut_mask = 64'hE0E0E0E0F0F0F0F0;
defparam \c|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N39
cyclonev_lcell_comb \c|Selector30~0 (
// Equation(s):
// \c|Selector30~0_combout  = (\c|crit[2]~DUPLICATE_q  & !\c|state.state_start~DUPLICATE_q )

	.dataa(!\c|crit[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\c|state.state_start~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector30~0 .extended_lut = "off";
defparam \c|Selector30~0 .lut_mask = 64'h5050505050505050;
defparam \c|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N38
dffeas \c|crit[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|crit~3_combout ),
	.asdata(\c|Selector30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c|crit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N30
cyclonev_lcell_comb \c|Add4~1 (
// Equation(s):
// \c|Add4~1_sumout  = SUM(( \c|offset_x [0] ) + ( VCC ) + ( !VCC ))
// \c|Add4~2  = CARRY(( \c|offset_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~1_sumout ),
	.cout(\c|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~1 .extended_lut = "off";
defparam \c|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N0
cyclonev_lcell_comb \c|offset_x~0 (
// Equation(s):
// \c|offset_x~0_combout  = ( \c|offset_x [0] & ( \c|Add4~1_sumout  ) ) # ( !\c|offset_x [0] & ( \c|Add4~1_sumout  & ( (!\c|crit[9]~DUPLICATE_q  & ((!\c|LessThan1~1_combout ) # ((!\c|LessThan1~0_combout ) # (\c|crit [0])))) ) ) ) # ( \c|offset_x [0] & ( 
// !\c|Add4~1_sumout  & ( ((\c|LessThan1~1_combout  & (\c|LessThan1~0_combout  & !\c|crit [0]))) # (\c|crit[9]~DUPLICATE_q ) ) ) )

	.dataa(!\c|crit[9]~DUPLICATE_q ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|LessThan1~0_combout ),
	.datad(!\c|crit [0]),
	.datae(!\c|offset_x [0]),
	.dataf(!\c|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x~0 .extended_lut = "off";
defparam \c|offset_x~0 .lut_mask = 64'h00005755A8AAFFFF;
defparam \c|offset_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N2
dffeas \c|offset_x[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~0_combout ),
	.asdata(\c|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[0]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_x[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N42
cyclonev_lcell_comb \c|Selector22~0 (
// Equation(s):
// \c|Selector22~0_combout  = (!\c|state.state_start~DUPLICATE_q  & \c|offset_x[0]~DUPLICATE_q )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\c|offset_x[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector22~0 .extended_lut = "off";
defparam \c|Selector22~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \c|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N1
dffeas \c|offset_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~0_combout ),
	.asdata(\c|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[0] .is_wysiwyg = "true";
defparam \c|offset_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N33
cyclonev_lcell_comb \c|Add4~5 (
// Equation(s):
// \c|Add4~5_sumout  = SUM(( \c|offset_x [1] ) + ( VCC ) + ( \c|Add4~2  ))
// \c|Add4~6  = CARRY(( \c|offset_x [1] ) + ( VCC ) + ( \c|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~5_sumout ),
	.cout(\c|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~5 .extended_lut = "off";
defparam \c|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N3
cyclonev_lcell_comb \c|offset_x~1 (
// Equation(s):
// \c|offset_x~1_combout  = ( \c|offset_x [1] & ( \c|Add4~5_sumout  ) ) # ( !\c|offset_x [1] & ( \c|Add4~5_sumout  & ( (!\c|crit[9]~DUPLICATE_q  & ((!\c|LessThan1~1_combout ) # ((!\c|LessThan1~0_combout ) # (\c|crit [0])))) ) ) ) # ( \c|offset_x [1] & ( 
// !\c|Add4~5_sumout  & ( ((\c|LessThan1~1_combout  & (!\c|crit [0] & \c|LessThan1~0_combout ))) # (\c|crit[9]~DUPLICATE_q ) ) ) )

	.dataa(!\c|crit[9]~DUPLICATE_q ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|crit [0]),
	.datad(!\c|LessThan1~0_combout ),
	.datae(!\c|offset_x [1]),
	.dataf(!\c|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x~1 .extended_lut = "off";
defparam \c|offset_x~1 .lut_mask = 64'h00005575AA8AFFFF;
defparam \c|offset_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N51
cyclonev_lcell_comb \c|Selector21~0 (
// Equation(s):
// \c|Selector21~0_combout  = (!\c|state.state_start~DUPLICATE_q  & \c|offset_x [1])

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector21~0 .extended_lut = "off";
defparam \c|Selector21~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \c|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N5
dffeas \c|offset_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~1_combout ),
	.asdata(\c|Selector21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[1] .is_wysiwyg = "true";
defparam \c|offset_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N0
cyclonev_lcell_comb \c|Add5~33 (
// Equation(s):
// \c|Add5~33_sumout  = SUM(( !\c|offset_x[0]~DUPLICATE_q  $ (!\c|offset_y [0]) ) + ( !VCC ) + ( !VCC ))
// \c|Add5~34  = CARRY(( !\c|offset_x[0]~DUPLICATE_q  $ (!\c|offset_y [0]) ) + ( !VCC ) + ( !VCC ))
// \c|Add5~35  = SHARE((!\c|offset_x[0]~DUPLICATE_q ) # (\c|offset_y [0]))

	.dataa(gnd),
	.datab(!\c|offset_x[0]~DUPLICATE_q ),
	.datac(!\c|offset_y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add5~33_sumout ),
	.cout(\c|Add5~34 ),
	.shareout(\c|Add5~35 ));
// synopsys translate_off
defparam \c|Add5~33 .extended_lut = "off";
defparam \c|Add5~33 .lut_mask = 64'h0000CFCF00003C3C;
defparam \c|Add5~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N3
cyclonev_lcell_comb \c|Add5~29 (
// Equation(s):
// \c|Add5~29_sumout  = SUM(( !\c|offset_y[1]~DUPLICATE_q  $ (\c|offset_x [1]) ) + ( \c|Add5~35  ) + ( \c|Add5~34  ))
// \c|Add5~30  = CARRY(( !\c|offset_y[1]~DUPLICATE_q  $ (\c|offset_x [1]) ) + ( \c|Add5~35  ) + ( \c|Add5~34  ))
// \c|Add5~31  = SHARE((\c|offset_y[1]~DUPLICATE_q  & !\c|offset_x [1]))

	.dataa(!\c|offset_y[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add5~34 ),
	.sharein(\c|Add5~35 ),
	.combout(),
	.sumout(\c|Add5~29_sumout ),
	.cout(\c|Add5~30 ),
	.shareout(\c|Add5~31 ));
// synopsys translate_off
defparam \c|Add5~29 .extended_lut = "off";
defparam \c|Add5~29 .lut_mask = 64'h000055000000AA55;
defparam \c|Add5~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N3
cyclonev_lcell_comb \c|Add6~37 (
// Equation(s):
// \c|Add6~37_sumout  = SUM(( \c|Add5~33_sumout  ) + ( \c|crit[1]~DUPLICATE_q  ) + ( \c|Add6~6  ))
// \c|Add6~38  = CARRY(( \c|Add5~33_sumout  ) + ( \c|crit[1]~DUPLICATE_q  ) + ( \c|Add6~6  ))

	.dataa(!\c|Add5~33_sumout ),
	.datab(gnd),
	.datac(!\c|crit[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~37_sumout ),
	.cout(\c|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~37 .extended_lut = "off";
defparam \c|Add6~37 .lut_mask = 64'h0000F0F000005555;
defparam \c|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N6
cyclonev_lcell_comb \c|Add6~33 (
// Equation(s):
// \c|Add6~33_sumout  = SUM(( \c|Add5~29_sumout  ) + ( \c|crit[2]~DUPLICATE_q  ) + ( \c|Add6~38  ))
// \c|Add6~34  = CARRY(( \c|Add5~29_sumout  ) + ( \c|crit[2]~DUPLICATE_q  ) + ( \c|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|crit[2]~DUPLICATE_q ),
	.datad(!\c|Add5~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~33_sumout ),
	.cout(\c|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~33 .extended_lut = "off";
defparam \c|Add6~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \c|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N3
cyclonev_lcell_comb \c|Add2~37 (
// Equation(s):
// \c|Add2~37_sumout  = SUM(( \c|offset_y [0] ) + ( \c|crit [1] ) + ( \c|Add2~6  ))
// \c|Add2~38  = CARRY(( \c|offset_y [0] ) + ( \c|crit [1] ) + ( \c|Add2~6  ))

	.dataa(!\c|crit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~37_sumout ),
	.cout(\c|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~37 .extended_lut = "off";
defparam \c|Add2~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \c|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N6
cyclonev_lcell_comb \c|Add2~33 (
// Equation(s):
// \c|Add2~33_sumout  = SUM(( \c|offset_y[1]~DUPLICATE_q  ) + ( \c|crit [2] ) + ( \c|Add2~38  ))
// \c|Add2~34  = CARRY(( \c|offset_y[1]~DUPLICATE_q  ) + ( \c|crit [2] ) + ( \c|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|crit [2]),
	.datad(!\c|offset_y[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~33_sumout ),
	.cout(\c|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~33 .extended_lut = "off";
defparam \c|Add2~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \c|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N36
cyclonev_lcell_comb \c|crit~3 (
// Equation(s):
// \c|crit~3_combout  = (!\c|LessThan1~2_combout  & ((\c|Add2~33_sumout ))) # (\c|LessThan1~2_combout  & (\c|Add6~33_sumout ))

	.dataa(gnd),
	.datab(!\c|Add6~33_sumout ),
	.datac(!\c|Add2~33_sumout ),
	.datad(!\c|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|crit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|crit~3 .extended_lut = "off";
defparam \c|crit~3 .lut_mask = 64'h0F330F330F330F33;
defparam \c|crit~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N37
dffeas \c|crit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|crit~3_combout ),
	.asdata(\c|Selector30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[2] .is_wysiwyg = "true";
defparam \c|crit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N9
cyclonev_lcell_comb \c|Add2~25 (
// Equation(s):
// \c|Add2~25_sumout  = SUM(( \c|crit [3] ) + ( \c|offset_y[2]~DUPLICATE_q  ) + ( \c|Add2~34  ))
// \c|Add2~26  = CARRY(( \c|crit [3] ) + ( \c|offset_y[2]~DUPLICATE_q  ) + ( \c|Add2~34  ))

	.dataa(!\c|crit [3]),
	.datab(gnd),
	.datac(!\c|offset_y[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~25_sumout ),
	.cout(\c|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~25 .extended_lut = "off";
defparam \c|Add2~25 .lut_mask = 64'h0000F0F000005555;
defparam \c|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N36
cyclonev_lcell_comb \c|Add4~9 (
// Equation(s):
// \c|Add4~9_sumout  = SUM(( \c|offset_x[2]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add4~6  ))
// \c|Add4~10  = CARRY(( \c|offset_x[2]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add4~6  ))

	.dataa(gnd),
	.datab(!\c|offset_x[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~9_sumout ),
	.cout(\c|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~9 .extended_lut = "off";
defparam \c|Add4~9 .lut_mask = 64'h0000000000003333;
defparam \c|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N18
cyclonev_lcell_comb \c|offset_x~2 (
// Equation(s):
// \c|offset_x~2_combout  = ( \c|offset_x[2]~DUPLICATE_q  & ( \c|Add4~9_sumout  ) ) # ( !\c|offset_x[2]~DUPLICATE_q  & ( \c|Add4~9_sumout  & ( (!\c|crit[9]~DUPLICATE_q  & ((!\c|LessThan1~1_combout ) # ((!\c|LessThan1~0_combout ) # (\c|crit [0])))) ) ) ) # ( 
// \c|offset_x[2]~DUPLICATE_q  & ( !\c|Add4~9_sumout  & ( ((\c|LessThan1~1_combout  & (\c|LessThan1~0_combout  & !\c|crit [0]))) # (\c|crit[9]~DUPLICATE_q ) ) ) )

	.dataa(!\c|crit[9]~DUPLICATE_q ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|LessThan1~0_combout ),
	.datad(!\c|crit [0]),
	.datae(!\c|offset_x[2]~DUPLICATE_q ),
	.dataf(!\c|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x~2 .extended_lut = "off";
defparam \c|offset_x~2 .lut_mask = 64'h00005755A8AAFFFF;
defparam \c|offset_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N9
cyclonev_lcell_comb \c|offset_x[2]~feeder (
// Equation(s):
// \c|offset_x[2]~feeder_combout  = ( \c|offset_x~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|offset_x~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x[2]~feeder .extended_lut = "off";
defparam \c|offset_x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \c|offset_x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N11
dffeas \c|offset_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x[2]~feeder_combout ),
	.asdata(\c|Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[2] .is_wysiwyg = "true";
defparam \c|offset_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N45
cyclonev_lcell_comb \c|Selector20~0 (
// Equation(s):
// \c|Selector20~0_combout  = ( \c|offset_x [2] & ( !\c|state.state_start~DUPLICATE_q  ) )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|offset_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector20~0 .extended_lut = "off";
defparam \c|Selector20~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \c|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N10
dffeas \c|offset_x[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x[2]~feeder_combout ),
	.asdata(\c|Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N6
cyclonev_lcell_comb \c|Add5~21 (
// Equation(s):
// \c|Add5~21_sumout  = SUM(( !\c|offset_y[2]~DUPLICATE_q  $ (\c|offset_x[2]~DUPLICATE_q ) ) + ( \c|Add5~31  ) + ( \c|Add5~30  ))
// \c|Add5~22  = CARRY(( !\c|offset_y[2]~DUPLICATE_q  $ (\c|offset_x[2]~DUPLICATE_q ) ) + ( \c|Add5~31  ) + ( \c|Add5~30  ))
// \c|Add5~23  = SHARE((\c|offset_y[2]~DUPLICATE_q  & !\c|offset_x[2]~DUPLICATE_q ))

	.dataa(!\c|offset_y[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\c|offset_x[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add5~30 ),
	.sharein(\c|Add5~31 ),
	.combout(),
	.sumout(\c|Add5~21_sumout ),
	.cout(\c|Add5~22 ),
	.shareout(\c|Add5~23 ));
// synopsys translate_off
defparam \c|Add5~21 .extended_lut = "off";
defparam \c|Add5~21 .lut_mask = 64'h000050500000A5A5;
defparam \c|Add5~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N9
cyclonev_lcell_comb \c|Add6~25 (
// Equation(s):
// \c|Add6~25_sumout  = SUM(( \c|Add5~21_sumout  ) + ( \c|crit [3] ) + ( \c|Add6~34  ))
// \c|Add6~26  = CARRY(( \c|Add5~21_sumout  ) + ( \c|crit [3] ) + ( \c|Add6~34  ))

	.dataa(!\c|crit [3]),
	.datab(gnd),
	.datac(!\c|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~25_sumout ),
	.cout(\c|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~25 .extended_lut = "off";
defparam \c|Add6~25 .lut_mask = 64'h0000AAAA00000F0F;
defparam \c|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N51
cyclonev_lcell_comb \c|Selector29~0 (
// Equation(s):
// \c|Selector29~0_combout  = ( \c|Add6~25_sumout  & ( (\c|Add2~25_sumout ) # (\c|LessThan1~2_combout ) ) ) # ( !\c|Add6~25_sumout  & ( (!\c|LessThan1~2_combout  & \c|Add2~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\c|LessThan1~2_combout ),
	.datac(!\c|Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector29~0 .extended_lut = "off";
defparam \c|Selector29~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N54
cyclonev_lcell_comb \c|crit[9]~1 (
// Equation(s):
// \c|crit[9]~1_combout  = ( \rst_n~q  & ( (!\c|state.state_start~DUPLICATE_q  & (\c|state.p8~q  & ((!\startc~q ) # (\c|state.state_rest~q )))) # (\c|state.state_start~DUPLICATE_q  & ((!\startc~q ) # ((\c|state.state_rest~q )))) ) )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(!\startc~q ),
	.datac(!\c|state.state_rest~q ),
	.datad(!\c|state.p8~q ),
	.datae(gnd),
	.dataf(!\rst_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|crit[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|crit[9]~1 .extended_lut = "off";
defparam \c|crit[9]~1 .lut_mask = 64'h0000000045CF45CF;
defparam \c|crit[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N53
dffeas \c|crit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[3] .is_wysiwyg = "true";
defparam \c|crit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N18
cyclonev_lcell_comb \c|offset_x[5]~3 (
// Equation(s):
// \c|offset_x[5]~3_combout  = ( \c|state.p8~q  & ( \rst_n~q  & ( (\c|LessThan1~2_combout  & ((!\startc~q ) # (\c|state.state_rest~q ))) ) ) ) # ( !\c|state.p8~q  & ( \rst_n~q  & ( (\c|state.state_start~DUPLICATE_q  & ((!\startc~q ) # (\c|state.state_rest~q 
// ))) ) ) )

	.dataa(!\c|state.state_rest~q ),
	.datab(!\startc~q ),
	.datac(!\c|state.state_start~DUPLICATE_q ),
	.datad(!\c|LessThan1~2_combout ),
	.datae(!\c|state.p8~q ),
	.dataf(!\rst_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x[5]~3 .extended_lut = "off";
defparam \c|offset_x[5]~3 .lut_mask = 64'h000000000D0D00DD;
defparam \c|offset_x[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y76_N41
dffeas \c|offset_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|offset_x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[3] .is_wysiwyg = "true";
defparam \c|offset_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N39
cyclonev_lcell_comb \c|Add4~13 (
// Equation(s):
// \c|Add4~13_sumout  = SUM(( \c|offset_x [3] ) + ( VCC ) + ( \c|Add4~10  ))
// \c|Add4~14  = CARRY(( \c|offset_x [3] ) + ( VCC ) + ( \c|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~13_sumout ),
	.cout(\c|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~13 .extended_lut = "off";
defparam \c|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \c|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y76_N40
dffeas \c|offset_x[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|offset_x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_x[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N9
cyclonev_lcell_comb \c|Add5~17 (
// Equation(s):
// \c|Add5~17_sumout  = SUM(( !\c|offset_x[3]~DUPLICATE_q  $ (\c|offset_y [3]) ) + ( \c|Add5~23  ) + ( \c|Add5~22  ))
// \c|Add5~18  = CARRY(( !\c|offset_x[3]~DUPLICATE_q  $ (\c|offset_y [3]) ) + ( \c|Add5~23  ) + ( \c|Add5~22  ))
// \c|Add5~19  = SHARE((!\c|offset_x[3]~DUPLICATE_q  & \c|offset_y [3]))

	.dataa(gnd),
	.datab(!\c|offset_x[3]~DUPLICATE_q ),
	.datac(!\c|offset_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add5~22 ),
	.sharein(\c|Add5~23 ),
	.combout(),
	.sumout(\c|Add5~17_sumout ),
	.cout(\c|Add5~18 ),
	.shareout(\c|Add5~19 ));
// synopsys translate_off
defparam \c|Add5~17 .extended_lut = "off";
defparam \c|Add5~17 .lut_mask = 64'h00000C0C0000C3C3;
defparam \c|Add5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N12
cyclonev_lcell_comb \c|Add6~21 (
// Equation(s):
// \c|Add6~21_sumout  = SUM(( \c|Add5~17_sumout  ) + ( \c|crit [4] ) + ( \c|Add6~26  ))
// \c|Add6~22  = CARRY(( \c|Add5~17_sumout  ) + ( \c|crit [4] ) + ( \c|Add6~26  ))

	.dataa(gnd),
	.datab(!\c|crit [4]),
	.datac(!\c|Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~21_sumout ),
	.cout(\c|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~21 .extended_lut = "off";
defparam \c|Add6~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \c|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N12
cyclonev_lcell_comb \c|Add2~21 (
// Equation(s):
// \c|Add2~21_sumout  = SUM(( \c|crit [4] ) + ( \c|offset_y [3] ) + ( \c|Add2~26  ))
// \c|Add2~22  = CARRY(( \c|crit [4] ) + ( \c|offset_y [3] ) + ( \c|Add2~26  ))

	.dataa(gnd),
	.datab(!\c|offset_y [3]),
	.datac(!\c|crit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~21_sumout ),
	.cout(\c|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~21 .extended_lut = "off";
defparam \c|Add2~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \c|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N48
cyclonev_lcell_comb \c|Selector28~0 (
// Equation(s):
// \c|Selector28~0_combout  = ( \c|Add2~21_sumout  & ( (!\c|LessThan1~2_combout ) # (\c|Add6~21_sumout ) ) ) # ( !\c|Add2~21_sumout  & ( (\c|LessThan1~2_combout  & \c|Add6~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\c|LessThan1~2_combout ),
	.datac(!\c|Add6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector28~0 .extended_lut = "off";
defparam \c|Selector28~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \c|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N50
dffeas \c|crit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[4] .is_wysiwyg = "true";
defparam \c|crit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N15
cyclonev_lcell_comb \c|Add2~29 (
// Equation(s):
// \c|Add2~29_sumout  = SUM(( \c|crit [5] ) + ( \c|offset_y [4] ) + ( \c|Add2~22  ))
// \c|Add2~30  = CARRY(( \c|crit [5] ) + ( \c|offset_y [4] ) + ( \c|Add2~22  ))

	.dataa(!\c|offset_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|crit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~29_sumout ),
	.cout(\c|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~29 .extended_lut = "off";
defparam \c|Add2~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \c|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N30
cyclonev_lcell_comb \c|Selector27~0 (
// Equation(s):
// \c|Selector27~0_combout  = (!\c|state.state_start~DUPLICATE_q  & \c|crit[5]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\c|crit[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector27~0 .extended_lut = "off";
defparam \c|Selector27~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \c|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N35
dffeas \c|crit[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|crit~2_combout ),
	.asdata(\c|Selector27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \c|crit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N42
cyclonev_lcell_comb \c|Add4~33 (
// Equation(s):
// \c|Add4~33_sumout  = SUM(( \c|offset_x [4] ) + ( VCC ) + ( \c|Add4~14  ))
// \c|Add4~34  = CARRY(( \c|offset_x [4] ) + ( VCC ) + ( \c|Add4~14  ))

	.dataa(gnd),
	.datab(!\c|offset_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~33_sumout ),
	.cout(\c|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~33 .extended_lut = "off";
defparam \c|Add4~33 .lut_mask = 64'h0000000000003333;
defparam \c|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N36
cyclonev_lcell_comb \c|offset_x~7 (
// Equation(s):
// \c|offset_x~7_combout  = ( \c|offset_x [4] & ( \c|Add4~33_sumout  ) ) # ( !\c|offset_x [4] & ( \c|Add4~33_sumout  & ( (!\c|crit[9]~DUPLICATE_q  & ((!\c|LessThan1~1_combout ) # ((!\c|LessThan1~0_combout ) # (\c|crit [0])))) ) ) ) # ( \c|offset_x [4] & ( 
// !\c|Add4~33_sumout  & ( ((\c|LessThan1~1_combout  & (\c|LessThan1~0_combout  & !\c|crit [0]))) # (\c|crit[9]~DUPLICATE_q ) ) ) )

	.dataa(!\c|crit[9]~DUPLICATE_q ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|LessThan1~0_combout ),
	.datad(!\c|crit [0]),
	.datae(!\c|offset_x [4]),
	.dataf(!\c|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x~7 .extended_lut = "off";
defparam \c|offset_x~7 .lut_mask = 64'h00005755A8AAFFFF;
defparam \c|offset_x~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N48
cyclonev_lcell_comb \c|Selector18~0 (
// Equation(s):
// \c|Selector18~0_combout  = (!\c|state.state_start~DUPLICATE_q  & \c|offset_x [4])

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\c|offset_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector18~0 .extended_lut = "off";
defparam \c|Selector18~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \c|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N38
dffeas \c|offset_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~7_combout ),
	.asdata(\c|Selector18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[4] .is_wysiwyg = "true";
defparam \c|offset_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N12
cyclonev_lcell_comb \c|Add5~25 (
// Equation(s):
// \c|Add5~25_sumout  = SUM(( !\c|offset_x [4] $ (\c|offset_y [4]) ) + ( \c|Add5~19  ) + ( \c|Add5~18  ))
// \c|Add5~26  = CARRY(( !\c|offset_x [4] $ (\c|offset_y [4]) ) + ( \c|Add5~19  ) + ( \c|Add5~18  ))
// \c|Add5~27  = SHARE((!\c|offset_x [4] & \c|offset_y [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [4]),
	.datad(!\c|offset_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add5~18 ),
	.sharein(\c|Add5~19 ),
	.combout(),
	.sumout(\c|Add5~25_sumout ),
	.cout(\c|Add5~26 ),
	.shareout(\c|Add5~27 ));
// synopsys translate_off
defparam \c|Add5~25 .extended_lut = "off";
defparam \c|Add5~25 .lut_mask = 64'h000000F00000F00F;
defparam \c|Add5~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N15
cyclonev_lcell_comb \c|Add6~29 (
// Equation(s):
// \c|Add6~29_sumout  = SUM(( \c|Add5~25_sumout  ) + ( \c|crit[5]~DUPLICATE_q  ) + ( \c|Add6~22  ))
// \c|Add6~30  = CARRY(( \c|Add5~25_sumout  ) + ( \c|crit[5]~DUPLICATE_q  ) + ( \c|Add6~22  ))

	.dataa(!\c|crit[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\c|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~29_sumout ),
	.cout(\c|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~29 .extended_lut = "off";
defparam \c|Add6~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \c|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N33
cyclonev_lcell_comb \c|crit~2 (
// Equation(s):
// \c|crit~2_combout  = ( \c|Add6~29_sumout  & ( (\c|LessThan1~2_combout ) # (\c|Add2~29_sumout ) ) ) # ( !\c|Add6~29_sumout  & ( (\c|Add2~29_sumout  & !\c|LessThan1~2_combout ) ) )

	.dataa(!\c|Add2~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\c|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|crit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|crit~2 .extended_lut = "off";
defparam \c|crit~2 .lut_mask = 64'h5500550055FF55FF;
defparam \c|crit~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N34
dffeas \c|crit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|crit~2_combout ),
	.asdata(\c|Selector27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[5] .is_wysiwyg = "true";
defparam \c|crit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N18
cyclonev_lcell_comb \c|Add2~17 (
// Equation(s):
// \c|Add2~17_sumout  = SUM(( \c|offset_y[5]~DUPLICATE_q  ) + ( \c|crit [6] ) + ( \c|Add2~30  ))
// \c|Add2~18  = CARRY(( \c|offset_y[5]~DUPLICATE_q  ) + ( \c|crit [6] ) + ( \c|Add2~30  ))

	.dataa(gnd),
	.datab(!\c|crit [6]),
	.datac(gnd),
	.datad(!\c|offset_y[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~17_sumout ),
	.cout(\c|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~17 .extended_lut = "off";
defparam \c|Add2~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \c|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N45
cyclonev_lcell_comb \c|Add4~25 (
// Equation(s):
// \c|Add4~25_sumout  = SUM(( \c|offset_x [5] ) + ( VCC ) + ( \c|Add4~34  ))
// \c|Add4~26  = CARRY(( \c|offset_x [5] ) + ( VCC ) + ( \c|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~25_sumout ),
	.cout(\c|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~25 .extended_lut = "off";
defparam \c|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \c|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y76_N46
dffeas \c|offset_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|offset_x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[5] .is_wysiwyg = "true";
defparam \c|offset_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N15
cyclonev_lcell_comb \c|Add5~13 (
// Equation(s):
// \c|Add5~13_sumout  = SUM(( !\c|offset_x [5] $ (\c|offset_y[5]~DUPLICATE_q ) ) + ( \c|Add5~27  ) + ( \c|Add5~26  ))
// \c|Add5~14  = CARRY(( !\c|offset_x [5] $ (\c|offset_y[5]~DUPLICATE_q ) ) + ( \c|Add5~27  ) + ( \c|Add5~26  ))
// \c|Add5~15  = SHARE((!\c|offset_x [5] & \c|offset_y[5]~DUPLICATE_q ))

	.dataa(!\c|offset_x [5]),
	.datab(gnd),
	.datac(!\c|offset_y[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add5~26 ),
	.sharein(\c|Add5~27 ),
	.combout(),
	.sumout(\c|Add5~13_sumout ),
	.cout(\c|Add5~14 ),
	.shareout(\c|Add5~15 ));
// synopsys translate_off
defparam \c|Add5~13 .extended_lut = "off";
defparam \c|Add5~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \c|Add5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N18
cyclonev_lcell_comb \c|Add6~17 (
// Equation(s):
// \c|Add6~17_sumout  = SUM(( \c|Add5~13_sumout  ) + ( \c|crit [6] ) + ( \c|Add6~30  ))
// \c|Add6~18  = CARRY(( \c|Add5~13_sumout  ) + ( \c|crit [6] ) + ( \c|Add6~30  ))

	.dataa(!\c|Add5~13_sumout ),
	.datab(gnd),
	.datac(!\c|crit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~17_sumout ),
	.cout(\c|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~17 .extended_lut = "off";
defparam \c|Add6~17 .lut_mask = 64'h0000F0F000005555;
defparam \c|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N39
cyclonev_lcell_comb \c|Selector26~0 (
// Equation(s):
// \c|Selector26~0_combout  = ( \c|Add6~17_sumout  & ( (\c|LessThan1~2_combout ) # (\c|Add2~17_sumout ) ) ) # ( !\c|Add6~17_sumout  & ( (\c|Add2~17_sumout  & !\c|LessThan1~2_combout ) ) )

	.dataa(!\c|Add2~17_sumout ),
	.datab(!\c|LessThan1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector26~0 .extended_lut = "off";
defparam \c|Selector26~0 .lut_mask = 64'h4444444477777777;
defparam \c|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N41
dffeas \c|crit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[6] .is_wysiwyg = "true";
defparam \c|crit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y79_N22
dffeas \c|offset_y[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~29_sumout ),
	.asdata(\c|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[7]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_y[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N21
cyclonev_lcell_comb \c|Add2~13 (
// Equation(s):
// \c|Add2~13_sumout  = SUM(( \c|crit [7] ) + ( \c|offset_y [6] ) + ( \c|Add2~18  ))
// \c|Add2~14  = CARRY(( \c|crit [7] ) + ( \c|offset_y [6] ) + ( \c|Add2~18  ))

	.dataa(!\c|offset_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|crit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~13_sumout ),
	.cout(\c|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~13 .extended_lut = "off";
defparam \c|Add2~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \c|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N48
cyclonev_lcell_comb \c|Add4~29 (
// Equation(s):
// \c|Add4~29_sumout  = SUM(( \c|offset_x [6] ) + ( VCC ) + ( \c|Add4~26  ))
// \c|Add4~30  = CARRY(( \c|offset_x [6] ) + ( VCC ) + ( \c|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~29_sumout ),
	.cout(\c|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~29 .extended_lut = "off";
defparam \c|Add4~29 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N33
cyclonev_lcell_comb \c|offset_x~6 (
// Equation(s):
// \c|offset_x~6_combout  = ( \c|offset_x [6] & ( \c|crit [0] & ( (\c|Add4~29_sumout ) # (\c|crit[9]~DUPLICATE_q ) ) ) ) # ( !\c|offset_x [6] & ( \c|crit [0] & ( (!\c|crit[9]~DUPLICATE_q  & \c|Add4~29_sumout ) ) ) ) # ( \c|offset_x [6] & ( !\c|crit [0] & ( 
// (((\c|LessThan1~1_combout  & \c|LessThan1~0_combout )) # (\c|Add4~29_sumout )) # (\c|crit[9]~DUPLICATE_q ) ) ) ) # ( !\c|offset_x [6] & ( !\c|crit [0] & ( (!\c|crit[9]~DUPLICATE_q  & (\c|Add4~29_sumout  & ((!\c|LessThan1~1_combout ) # 
// (!\c|LessThan1~0_combout )))) ) ) )

	.dataa(!\c|crit[9]~DUPLICATE_q ),
	.datab(!\c|Add4~29_sumout ),
	.datac(!\c|LessThan1~1_combout ),
	.datad(!\c|LessThan1~0_combout ),
	.datae(!\c|offset_x [6]),
	.dataf(!\c|crit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x~6 .extended_lut = "off";
defparam \c|offset_x~6 .lut_mask = 64'h2220777F22227777;
defparam \c|offset_x~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N45
cyclonev_lcell_comb \c|Selector16~0 (
// Equation(s):
// \c|Selector16~0_combout  = ( \c|offset_x [6] & ( !\c|state.state_start~DUPLICATE_q  ) )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|offset_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector16~0 .extended_lut = "off";
defparam \c|Selector16~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \c|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N34
dffeas \c|offset_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~6_combout ),
	.asdata(\c|Selector16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[6] .is_wysiwyg = "true";
defparam \c|offset_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N18
cyclonev_lcell_comb \c|Add5~9 (
// Equation(s):
// \c|Add5~9_sumout  = SUM(( !\c|offset_x [6] $ (\c|offset_y[6]~DUPLICATE_q ) ) + ( \c|Add5~15  ) + ( \c|Add5~14  ))
// \c|Add5~10  = CARRY(( !\c|offset_x [6] $ (\c|offset_y[6]~DUPLICATE_q ) ) + ( \c|Add5~15  ) + ( \c|Add5~14  ))
// \c|Add5~11  = SHARE((!\c|offset_x [6] & \c|offset_y[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\c|offset_x [6]),
	.datac(!\c|offset_y[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add5~14 ),
	.sharein(\c|Add5~15 ),
	.combout(),
	.sumout(\c|Add5~9_sumout ),
	.cout(\c|Add5~10 ),
	.shareout(\c|Add5~11 ));
// synopsys translate_off
defparam \c|Add5~9 .extended_lut = "off";
defparam \c|Add5~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \c|Add5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N21
cyclonev_lcell_comb \c|Add6~13 (
// Equation(s):
// \c|Add6~13_sumout  = SUM(( \c|Add5~9_sumout  ) + ( \c|crit [7] ) + ( \c|Add6~18  ))
// \c|Add6~14  = CARRY(( \c|Add5~9_sumout  ) + ( \c|crit [7] ) + ( \c|Add6~18  ))

	.dataa(gnd),
	.datab(!\c|Add5~9_sumout ),
	.datac(!\c|crit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~13_sumout ),
	.cout(\c|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~13 .extended_lut = "off";
defparam \c|Add6~13 .lut_mask = 64'h0000F0F000003333;
defparam \c|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N42
cyclonev_lcell_comb \c|Selector25~0 (
// Equation(s):
// \c|Selector25~0_combout  = ( \c|LessThan1~2_combout  & ( \c|Add6~13_sumout  ) ) # ( !\c|LessThan1~2_combout  & ( \c|Add2~13_sumout  ) )

	.dataa(!\c|Add2~13_sumout ),
	.datab(gnd),
	.datac(!\c|Add6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector25~0 .extended_lut = "off";
defparam \c|Selector25~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \c|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N43
dffeas \c|crit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[7] .is_wysiwyg = "true";
defparam \c|crit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N24
cyclonev_lcell_comb \c|Add2~9 (
// Equation(s):
// \c|Add2~9_sumout  = SUM(( \c|crit [8] ) + ( \c|offset_y[7]~DUPLICATE_q  ) + ( \c|Add2~14  ))
// \c|Add2~10  = CARRY(( \c|crit [8] ) + ( \c|offset_y[7]~DUPLICATE_q  ) + ( \c|Add2~14  ))

	.dataa(gnd),
	.datab(!\c|crit [8]),
	.datac(!\c|offset_y[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~9_sumout ),
	.cout(\c|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~9 .extended_lut = "off";
defparam \c|Add2~9 .lut_mask = 64'h0000F0F000003333;
defparam \c|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N51
cyclonev_lcell_comb \c|Add4~21 (
// Equation(s):
// \c|Add4~21_sumout  = SUM(( \c|offset_x [7] ) + ( VCC ) + ( \c|Add4~30  ))
// \c|Add4~22  = CARRY(( \c|offset_x [7] ) + ( VCC ) + ( \c|Add4~30  ))

	.dataa(!\c|offset_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~21_sumout ),
	.cout(\c|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~21 .extended_lut = "off";
defparam \c|Add4~21 .lut_mask = 64'h0000000000005555;
defparam \c|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N24
cyclonev_lcell_comb \c|offset_x~5 (
// Equation(s):
// \c|offset_x~5_combout  = ( \c|offset_x [7] & ( \c|crit [0] & ( (\c|Add4~21_sumout ) # (\c|crit[9]~DUPLICATE_q ) ) ) ) # ( !\c|offset_x [7] & ( \c|crit [0] & ( (!\c|crit[9]~DUPLICATE_q  & \c|Add4~21_sumout ) ) ) ) # ( \c|offset_x [7] & ( !\c|crit [0] & ( 
// (((\c|LessThan1~1_combout  & \c|LessThan1~0_combout )) # (\c|Add4~21_sumout )) # (\c|crit[9]~DUPLICATE_q ) ) ) ) # ( !\c|offset_x [7] & ( !\c|crit [0] & ( (!\c|crit[9]~DUPLICATE_q  & (\c|Add4~21_sumout  & ((!\c|LessThan1~1_combout ) # 
// (!\c|LessThan1~0_combout )))) ) ) )

	.dataa(!\c|crit[9]~DUPLICATE_q ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|Add4~21_sumout ),
	.datad(!\c|LessThan1~0_combout ),
	.datae(!\c|offset_x [7]),
	.dataf(!\c|crit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x~5 .extended_lut = "off";
defparam \c|offset_x~5 .lut_mask = 64'h0A085F7F0A0A5F5F;
defparam \c|offset_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N51
cyclonev_lcell_comb \c|Selector15~0 (
// Equation(s):
// \c|Selector15~0_combout  = ( \c|offset_x [7] & ( !\c|state.state_start~DUPLICATE_q  ) )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|offset_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector15~0 .extended_lut = "off";
defparam \c|Selector15~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \c|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N26
dffeas \c|offset_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~5_combout ),
	.asdata(\c|Selector15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[7] .is_wysiwyg = "true";
defparam \c|offset_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N21
cyclonev_lcell_comb \c|Add5~5 (
// Equation(s):
// \c|Add5~5_sumout  = SUM(( !\c|offset_x [7] $ (\c|offset_y [7]) ) + ( \c|Add5~11  ) + ( \c|Add5~10  ))
// \c|Add5~6  = CARRY(( !\c|offset_x [7] $ (\c|offset_y [7]) ) + ( \c|Add5~11  ) + ( \c|Add5~10  ))
// \c|Add5~7  = SHARE((!\c|offset_x [7] & \c|offset_y [7]))

	.dataa(!\c|offset_x [7]),
	.datab(gnd),
	.datac(!\c|offset_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add5~10 ),
	.sharein(\c|Add5~11 ),
	.combout(),
	.sumout(\c|Add5~5_sumout ),
	.cout(\c|Add5~6 ),
	.shareout(\c|Add5~7 ));
// synopsys translate_off
defparam \c|Add5~5 .extended_lut = "off";
defparam \c|Add5~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \c|Add5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N24
cyclonev_lcell_comb \c|Add6~9 (
// Equation(s):
// \c|Add6~9_sumout  = SUM(( \c|Add5~5_sumout  ) + ( \c|crit [8] ) + ( \c|Add6~14  ))
// \c|Add6~10  = CARRY(( \c|Add5~5_sumout  ) + ( \c|crit [8] ) + ( \c|Add6~14  ))

	.dataa(gnd),
	.datab(!\c|crit [8]),
	.datac(!\c|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~9_sumout ),
	.cout(\c|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add6~9 .extended_lut = "off";
defparam \c|Add6~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \c|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N36
cyclonev_lcell_comb \c|Selector24~0 (
// Equation(s):
// \c|Selector24~0_combout  = ( \c|Add6~9_sumout  & ( (\c|Add2~9_sumout ) # (\c|LessThan1~2_combout ) ) ) # ( !\c|Add6~9_sumout  & ( (!\c|LessThan1~2_combout  & \c|Add2~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\c|LessThan1~2_combout ),
	.datac(!\c|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector24~0 .extended_lut = "off";
defparam \c|Selector24~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \c|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N37
dffeas \c|crit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[8] .is_wysiwyg = "true";
defparam \c|crit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N54
cyclonev_lcell_comb \c|LessThan1~0 (
// Equation(s):
// \c|LessThan1~0_combout  = ( !\c|crit [7] & ( (!\c|crit [3] & (!\c|crit [6] & (!\c|crit [4] & !\c|crit [8]))) ) )

	.dataa(!\c|crit [3]),
	.datab(!\c|crit [6]),
	.datac(!\c|crit [4]),
	.datad(!\c|crit [8]),
	.datae(!\c|crit [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan1~0 .extended_lut = "off";
defparam \c|LessThan1~0 .lut_mask = 64'h8000000080000000;
defparam \c|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N0
cyclonev_lcell_comb \c|Add2~5 (
// Equation(s):
// \c|Add2~5_sumout  = SUM(( \c|crit [0] ) + ( VCC ) + ( !VCC ))
// \c|Add2~6  = CARRY(( \c|crit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|crit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~5_sumout ),
	.cout(\c|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \c|Add2~5 .extended_lut = "off";
defparam \c|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N12
cyclonev_lcell_comb \c|Selector32~0 (
// Equation(s):
// \c|Selector32~0_combout  = ( \c|crit [0] & ( \c|crit[9]~DUPLICATE_q  & ( \c|Add2~5_sumout  ) ) ) # ( !\c|crit [0] & ( \c|crit[9]~DUPLICATE_q  & ( \c|Add2~5_sumout  ) ) ) # ( \c|crit [0] & ( !\c|crit[9]~DUPLICATE_q  & ( \c|Add6~5_sumout  ) ) ) # ( !\c|crit 
// [0] & ( !\c|crit[9]~DUPLICATE_q  & ( (!\c|LessThan1~1_combout  & (\c|Add6~5_sumout )) # (\c|LessThan1~1_combout  & ((!\c|LessThan1~0_combout  & (\c|Add6~5_sumout )) # (\c|LessThan1~0_combout  & ((\c|Add2~5_sumout ))))) ) ) )

	.dataa(!\c|Add6~5_sumout ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|LessThan1~0_combout ),
	.datad(!\c|Add2~5_sumout ),
	.datae(!\c|crit [0]),
	.dataf(!\c|crit[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector32~0 .extended_lut = "off";
defparam \c|Selector32~0 .lut_mask = 64'h5457555500FF00FF;
defparam \c|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N13
dffeas \c|crit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[0] .is_wysiwyg = "true";
defparam \c|crit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N42
cyclonev_lcell_comb \c|crit~4 (
// Equation(s):
// \c|crit~4_combout  = ( \c|Add6~37_sumout  & ( (\c|LessThan1~2_combout ) # (\c|Add2~37_sumout ) ) ) # ( !\c|Add6~37_sumout  & ( (\c|Add2~37_sumout  & !\c|LessThan1~2_combout ) ) )

	.dataa(!\c|Add2~37_sumout ),
	.datab(gnd),
	.datac(!\c|LessThan1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|crit~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|crit~4 .extended_lut = "off";
defparam \c|crit~4 .lut_mask = 64'h505050505F5F5F5F;
defparam \c|crit~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y77_N44
dffeas \c|crit[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|crit~4_combout ),
	.asdata(\c|Selector31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \c|crit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N48
cyclonev_lcell_comb \c|LessThan1~1 (
// Equation(s):
// \c|LessThan1~1_combout  = ( !\c|crit[2]~DUPLICATE_q  & ( !\c|crit[5]~DUPLICATE_q  & ( !\c|crit[1]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\c|crit[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c|crit[2]~DUPLICATE_q ),
	.dataf(!\c|crit[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan1~1 .extended_lut = "off";
defparam \c|LessThan1~1 .lut_mask = 64'hCCCC000000000000;
defparam \c|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N45
cyclonev_lcell_comb \c|Selector14~0 (
// Equation(s):
// \c|Selector14~0_combout  = ( \c|offset_x [8] & ( !\c|state.state_start~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|state.state_start~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|offset_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector14~0 .extended_lut = "off";
defparam \c|Selector14~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \c|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N22
dffeas \c|offset_x[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~4_combout ),
	.asdata(\c|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[8]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_x[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N54
cyclonev_lcell_comb \c|Add4~17 (
// Equation(s):
// \c|Add4~17_sumout  = SUM(( \c|offset_x[8]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add4~22  ))
// \c|Add4~18  = CARRY(( \c|offset_x[8]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add4~22  ))

	.dataa(gnd),
	.datab(!\c|offset_x[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~17_sumout ),
	.cout(\c|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add4~17 .extended_lut = "off";
defparam \c|Add4~17 .lut_mask = 64'h0000000000003333;
defparam \c|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N21
cyclonev_lcell_comb \c|offset_x~4 (
// Equation(s):
// \c|offset_x~4_combout  = ( \c|offset_x [8] & ( \c|Add4~17_sumout  ) ) # ( !\c|offset_x [8] & ( \c|Add4~17_sumout  & ( (!\c|crit[9]~DUPLICATE_q  & ((!\c|LessThan1~1_combout ) # ((!\c|LessThan1~0_combout ) # (\c|crit [0])))) ) ) ) # ( \c|offset_x [8] & ( 
// !\c|Add4~17_sumout  & ( ((\c|LessThan1~1_combout  & (!\c|crit [0] & \c|LessThan1~0_combout ))) # (\c|crit[9]~DUPLICATE_q ) ) ) )

	.dataa(!\c|crit[9]~DUPLICATE_q ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|crit [0]),
	.datad(!\c|LessThan1~0_combout ),
	.datae(!\c|offset_x [8]),
	.dataf(!\c|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x~4 .extended_lut = "off";
defparam \c|offset_x~4 .lut_mask = 64'h00005575AA8AFFFF;
defparam \c|offset_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N23
dffeas \c|offset_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~4_combout ),
	.asdata(\c|Selector14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[8] .is_wysiwyg = "true";
defparam \c|offset_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N24
cyclonev_lcell_comb \c|Add5~1 (
// Equation(s):
// \c|Add5~1_sumout  = SUM(( !\c|offset_y[8]~DUPLICATE_q  $ (\c|offset_x [8]) ) + ( \c|Add5~7  ) + ( \c|Add5~6  ))

	.dataa(gnd),
	.datab(!\c|offset_y[8]~DUPLICATE_q ),
	.datac(!\c|offset_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add5~6 ),
	.sharein(\c|Add5~7 ),
	.combout(),
	.sumout(\c|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add5~1 .extended_lut = "off";
defparam \c|Add5~1 .lut_mask = 64'h000000000000C3C3;
defparam \c|Add5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y77_N27
cyclonev_lcell_comb \c|Add6~1 (
// Equation(s):
// \c|Add6~1_sumout  = SUM(( \c|Add5~1_sumout  ) + ( \c|crit[9]~DUPLICATE_q  ) + ( \c|Add6~10  ))

	.dataa(!\c|Add5~1_sumout ),
	.datab(gnd),
	.datac(!\c|crit[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add6~1 .extended_lut = "off";
defparam \c|Add6~1 .lut_mask = 64'h0000F0F000005555;
defparam \c|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N35
dffeas \c|crit[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[9] .is_wysiwyg = "true";
defparam \c|crit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N27
cyclonev_lcell_comb \c|Add2~1 (
// Equation(s):
// \c|Add2~1_sumout  = SUM(( \c|crit [9] ) + ( \c|offset_y [8] ) + ( \c|Add2~10  ))

	.dataa(!\c|crit [9]),
	.datab(gnd),
	.datac(!\c|offset_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add2~1 .extended_lut = "off";
defparam \c|Add2~1 .lut_mask = 64'h0000F0F000005555;
defparam \c|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y77_N33
cyclonev_lcell_comb \c|Selector23~0 (
// Equation(s):
// \c|Selector23~0_combout  = ( \c|LessThan1~2_combout  & ( \c|Add6~1_sumout  ) ) # ( !\c|LessThan1~2_combout  & ( \c|Add2~1_sumout  ) )

	.dataa(!\c|Add6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\c|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector23~0 .extended_lut = "off";
defparam \c|Selector23~0 .lut_mask = 64'h00FF00FF55555555;
defparam \c|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y77_N34
dffeas \c|crit[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|crit[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|crit[9]~DUPLICATE .is_wysiwyg = "true";
defparam \c|crit[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N57
cyclonev_lcell_comb \c|Add4~37 (
// Equation(s):
// \c|Add4~37_sumout  = SUM(( \c|offset_x [9] ) + ( VCC ) + ( \c|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add4~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add4~37 .extended_lut = "off";
defparam \c|Add4~37 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N39
cyclonev_lcell_comb \c|offset_x~8 (
// Equation(s):
// \c|offset_x~8_combout  = ( \c|offset_x [9] & ( \c|Add4~37_sumout  ) ) # ( !\c|offset_x [9] & ( \c|Add4~37_sumout  & ( (!\c|crit[9]~DUPLICATE_q  & ((!\c|LessThan1~1_combout ) # ((!\c|LessThan1~0_combout ) # (\c|crit [0])))) ) ) ) # ( \c|offset_x [9] & ( 
// !\c|Add4~37_sumout  & ( ((\c|LessThan1~1_combout  & (!\c|crit [0] & \c|LessThan1~0_combout ))) # (\c|crit[9]~DUPLICATE_q ) ) ) )

	.dataa(!\c|crit[9]~DUPLICATE_q ),
	.datab(!\c|LessThan1~1_combout ),
	.datac(!\c|crit [0]),
	.datad(!\c|LessThan1~0_combout ),
	.datae(!\c|offset_x [9]),
	.dataf(!\c|Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|offset_x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|offset_x~8 .extended_lut = "off";
defparam \c|offset_x~8 .lut_mask = 64'h00005575AA8AFFFF;
defparam \c|offset_x~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N54
cyclonev_lcell_comb \c|Selector13~0 (
// Equation(s):
// \c|Selector13~0_combout  = ( !\c|state.state_start~DUPLICATE_q  & ( \c|offset_x [9] ) )

	.dataa(gnd),
	.datab(!\c|offset_x [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector13~0 .extended_lut = "off";
defparam \c|Selector13~0 .lut_mask = 64'h3333333300000000;
defparam \c|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N40
dffeas \c|offset_x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|offset_x~8_combout ),
	.asdata(\c|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[9] .is_wysiwyg = "true";
defparam \c|offset_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N36
cyclonev_lcell_comb \c|LessThan2~0 (
// Equation(s):
// \c|LessThan2~0_combout  = ( !\c|offset_x [7] & ( \c|offset_y [7] ) )

	.dataa(gnd),
	.datab(!\c|offset_y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|offset_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan2~0 .extended_lut = "off";
defparam \c|LessThan2~0 .lut_mask = 64'h3333333300000000;
defparam \c|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N27
cyclonev_lcell_comb \c|Add1~37 (
// Equation(s):
// \c|Add1~37_sumout  = SUM(( \c|offset_y [9] ) + ( GND ) + ( \c|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add1~37 .extended_lut = "off";
defparam \c|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y79_N27
cyclonev_lcell_comb \c|Selector3~0 (
// Equation(s):
// \c|Selector3~0_combout  = ( \c|offset_y [9] & ( !\c|state.state_start~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c|offset_y [9]),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector3~0 .extended_lut = "off";
defparam \c|Selector3~0 .lut_mask = 64'h0000FFFF00000000;
defparam \c|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N28
dffeas \c|offset_y[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~37_sumout ),
	.asdata(\c|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[9] .is_wysiwyg = "true";
defparam \c|offset_y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y79_N1
dffeas \c|offset_y[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~1_sumout ),
	.asdata(\c|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N36
cyclonev_lcell_comb \c|LessThan2~2 (
// Equation(s):
// \c|LessThan2~2_combout  = ( \c|offset_x [1] & ( \c|offset_x[2]~DUPLICATE_q  & ( (\c|offset_y[2]~DUPLICATE_q  & (\c|offset_y[0]~DUPLICATE_q  & (\c|offset_y[1]~DUPLICATE_q  & !\c|offset_x[0]~DUPLICATE_q ))) ) ) ) # ( !\c|offset_x [1] & ( 
// \c|offset_x[2]~DUPLICATE_q  & ( (\c|offset_y[2]~DUPLICATE_q  & (((\c|offset_y[0]~DUPLICATE_q  & !\c|offset_x[0]~DUPLICATE_q )) # (\c|offset_y[1]~DUPLICATE_q ))) ) ) ) # ( \c|offset_x [1] & ( !\c|offset_x[2]~DUPLICATE_q  & ( ((\c|offset_y[0]~DUPLICATE_q  & 
// (\c|offset_y[1]~DUPLICATE_q  & !\c|offset_x[0]~DUPLICATE_q ))) # (\c|offset_y[2]~DUPLICATE_q ) ) ) ) # ( !\c|offset_x [1] & ( !\c|offset_x[2]~DUPLICATE_q  & ( (((\c|offset_y[0]~DUPLICATE_q  & !\c|offset_x[0]~DUPLICATE_q )) # (\c|offset_y[1]~DUPLICATE_q )) 
// # (\c|offset_y[2]~DUPLICATE_q ) ) ) )

	.dataa(!\c|offset_y[2]~DUPLICATE_q ),
	.datab(!\c|offset_y[0]~DUPLICATE_q ),
	.datac(!\c|offset_y[1]~DUPLICATE_q ),
	.datad(!\c|offset_x[0]~DUPLICATE_q ),
	.datae(!\c|offset_x [1]),
	.dataf(!\c|offset_x[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan2~2 .extended_lut = "off";
defparam \c|LessThan2~2 .lut_mask = 64'h7F5F575515050100;
defparam \c|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N42
cyclonev_lcell_comb \c|LessThan2~3 (
// Equation(s):
// \c|LessThan2~3_combout  = ( \c|offset_x [4] & ( (\c|offset_y [4] & ((!\c|offset_y [3] & (\c|LessThan2~2_combout  & !\c|offset_x[3]~DUPLICATE_q )) # (\c|offset_y [3] & ((!\c|offset_x[3]~DUPLICATE_q ) # (\c|LessThan2~2_combout ))))) ) ) # ( !\c|offset_x [4] 
// & ( ((!\c|offset_y [3] & (\c|LessThan2~2_combout  & !\c|offset_x[3]~DUPLICATE_q )) # (\c|offset_y [3] & ((!\c|offset_x[3]~DUPLICATE_q ) # (\c|LessThan2~2_combout )))) # (\c|offset_y [4]) ) )

	.dataa(!\c|offset_y [4]),
	.datab(!\c|offset_y [3]),
	.datac(!\c|LessThan2~2_combout ),
	.datad(!\c|offset_x[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\c|offset_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan2~3 .extended_lut = "off";
defparam \c|LessThan2~3 .lut_mask = 64'h7F577F5715011501;
defparam \c|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N30
cyclonev_lcell_comb \c|LessThan2~1 (
// Equation(s):
// \c|LessThan2~1_combout  = !\c|offset_y [7] $ (!\c|offset_x [7])

	.dataa(gnd),
	.datab(!\c|offset_y [7]),
	.datac(!\c|offset_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan2~1 .extended_lut = "off";
defparam \c|LessThan2~1 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \c|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N48
cyclonev_lcell_comb \c|LessThan2~4 (
// Equation(s):
// \c|LessThan2~4_combout  = ( \c|offset_y[5]~DUPLICATE_q  & ( !\c|LessThan2~1_combout  & ( (!\c|offset_y[6]~DUPLICATE_q  & (!\c|offset_x [6] & ((!\c|offset_x [5]) # (\c|LessThan2~3_combout )))) # (\c|offset_y[6]~DUPLICATE_q  & ((!\c|offset_x [5]) # 
// ((!\c|offset_x [6]) # (\c|LessThan2~3_combout )))) ) ) ) # ( !\c|offset_y[5]~DUPLICATE_q  & ( !\c|LessThan2~1_combout  & ( (!\c|offset_y[6]~DUPLICATE_q  & (!\c|offset_x [5] & (\c|LessThan2~3_combout  & !\c|offset_x [6]))) # (\c|offset_y[6]~DUPLICATE_q  & 
// ((!\c|offset_x [6]) # ((!\c|offset_x [5] & \c|LessThan2~3_combout )))) ) ) )

	.dataa(!\c|offset_x [5]),
	.datab(!\c|LessThan2~3_combout ),
	.datac(!\c|offset_y[6]~DUPLICATE_q ),
	.datad(!\c|offset_x [6]),
	.datae(!\c|offset_y[5]~DUPLICATE_q ),
	.dataf(!\c|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan2~4 .extended_lut = "off";
defparam \c|LessThan2~4 .lut_mask = 64'h2F02BF0B00000000;
defparam \c|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y79_N54
cyclonev_lcell_comb \c|LessThan2~5 (
// Equation(s):
// \c|LessThan2~5_combout  = ( \c|offset_y [9] & ( \c|LessThan2~4_combout  & ( (!\c|offset_x [9]) # ((!\c|offset_y[8]~DUPLICATE_q  & \c|offset_x [8])) ) ) ) # ( !\c|offset_y [9] & ( \c|LessThan2~4_combout  & ( (!\c|offset_x [9] & (!\c|offset_y[8]~DUPLICATE_q 
//  & \c|offset_x [8])) ) ) ) # ( \c|offset_y [9] & ( !\c|LessThan2~4_combout  & ( (!\c|offset_x [9]) # ((!\c|offset_y[8]~DUPLICATE_q  & ((!\c|LessThan2~0_combout ) # (\c|offset_x [8]))) # (\c|offset_y[8]~DUPLICATE_q  & (\c|offset_x [8] & 
// !\c|LessThan2~0_combout ))) ) ) ) # ( !\c|offset_y [9] & ( !\c|LessThan2~4_combout  & ( (!\c|offset_x [9] & ((!\c|offset_y[8]~DUPLICATE_q  & ((!\c|LessThan2~0_combout ) # (\c|offset_x [8]))) # (\c|offset_y[8]~DUPLICATE_q  & (\c|offset_x [8] & 
// !\c|LessThan2~0_combout )))) ) ) )

	.dataa(!\c|offset_x [9]),
	.datab(!\c|offset_y[8]~DUPLICATE_q ),
	.datac(!\c|offset_x [8]),
	.datad(!\c|LessThan2~0_combout ),
	.datae(!\c|offset_y [9]),
	.dataf(!\c|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan2~5 .extended_lut = "off";
defparam \c|LessThan2~5 .lut_mask = 64'h8A08EFAE0808AEAE;
defparam \c|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N57
cyclonev_lcell_comb \c|Selector1~0 (
// Equation(s):
// \c|Selector1~0_combout  = ( \c|state.state_start~DUPLICATE_q  ) # ( !\c|state.state_start~DUPLICATE_q  & ( (\c|LessThan2~5_combout  & \c|state.p8~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|LessThan2~5_combout ),
	.datad(!\c|state.p8~q ),
	.datae(gnd),
	.dataf(!\c|state.state_start~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector1~0 .extended_lut = "off";
defparam \c|Selector1~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \c|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y75_N59
dffeas \c|state.p1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.p1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.p1 .is_wysiwyg = "true";
defparam \c|state.p1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y76_N25
dffeas \c|state.p2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c|state.p1~q ),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.p2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.p2 .is_wysiwyg = "true";
defparam \c|state.p2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y77_N2
dffeas \c|state.p3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\c|state.p2~q ),
	.clrn(\rst_n~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|state.p3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|state.p3 .is_wysiwyg = "true";
defparam \c|state.p3 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y76_N47
dffeas \c|offset_x[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|offset_x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_x[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_x[5]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_x[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N30
cyclonev_lcell_comb \c|Add15~29 (
// Equation(s):
// \c|Add15~29_sumout  = SUM(( !\c|offset_x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \c|Add15~30  = CARRY(( !\c|offset_x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~29_sumout ),
	.cout(\c|Add15~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~29 .extended_lut = "off";
defparam \c|Add15~29 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add15~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N33
cyclonev_lcell_comb \c|Add15~33 (
// Equation(s):
// \c|Add15~33_sumout  = SUM(( !\c|offset_x [1] ) + ( GND ) + ( \c|Add15~30  ))
// \c|Add15~34  = CARRY(( !\c|offset_x [1] ) + ( GND ) + ( \c|Add15~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~33_sumout ),
	.cout(\c|Add15~34 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~33 .extended_lut = "off";
defparam \c|Add15~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \c|Add15~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N36
cyclonev_lcell_comb \c|Add15~37 (
// Equation(s):
// \c|Add15~37_sumout  = SUM(( !\c|offset_x [2] ) + ( VCC ) + ( \c|Add15~34  ))
// \c|Add15~38  = CARRY(( !\c|offset_x [2] ) + ( VCC ) + ( \c|Add15~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~37_sumout ),
	.cout(\c|Add15~38 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~37 .extended_lut = "off";
defparam \c|Add15~37 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add15~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N39
cyclonev_lcell_comb \c|Add15~5 (
// Equation(s):
// \c|Add15~5_sumout  = SUM(( !\c|offset_x[3]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add15~38  ))
// \c|Add15~6  = CARRY(( !\c|offset_x[3]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add15~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~5_sumout ),
	.cout(\c|Add15~6 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~5 .extended_lut = "off";
defparam \c|Add15~5 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N42
cyclonev_lcell_comb \c|Add15~9 (
// Equation(s):
// \c|Add15~9_sumout  = SUM(( !\c|offset_x [4] ) + ( VCC ) + ( \c|Add15~6  ))
// \c|Add15~10  = CARRY(( !\c|offset_x [4] ) + ( VCC ) + ( \c|Add15~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~9_sumout ),
	.cout(\c|Add15~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~9 .extended_lut = "off";
defparam \c|Add15~9 .lut_mask = 64'h000000000000FF00;
defparam \c|Add15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N45
cyclonev_lcell_comb \c|Add15~13 (
// Equation(s):
// \c|Add15~13_sumout  = SUM(( !\c|offset_x[5]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add15~10  ))
// \c|Add15~14  = CARRY(( !\c|offset_x[5]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add15~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~13_sumout ),
	.cout(\c|Add15~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~13 .extended_lut = "off";
defparam \c|Add15~13 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N48
cyclonev_lcell_comb \c|Add15~17 (
// Equation(s):
// \c|Add15~17_sumout  = SUM(( !\c|offset_x [6] ) + ( GND ) + ( \c|Add15~14  ))
// \c|Add15~18  = CARRY(( !\c|offset_x [6] ) + ( GND ) + ( \c|Add15~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~17_sumout ),
	.cout(\c|Add15~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~17 .extended_lut = "off";
defparam \c|Add15~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add15~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N51
cyclonev_lcell_comb \c|Add15~21 (
// Equation(s):
// \c|Add15~21_sumout  = SUM(( !\c|offset_x [7] ) + ( GND ) + ( \c|Add15~18  ))
// \c|Add15~22  = CARRY(( !\c|offset_x [7] ) + ( GND ) + ( \c|Add15~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~21_sumout ),
	.cout(\c|Add15~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~21 .extended_lut = "off";
defparam \c|Add15~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N54
cyclonev_lcell_comb \c|Add15~25 (
// Equation(s):
// \c|Add15~25_sumout  = SUM(( !\c|offset_x [8] ) + ( GND ) + ( \c|Add15~22  ))
// \c|Add15~26  = CARRY(( !\c|offset_x [8] ) + ( GND ) + ( \c|Add15~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~25_sumout ),
	.cout(\c|Add15~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add15~25 .extended_lut = "off";
defparam \c|Add15~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add15~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N6
cyclonev_lcell_comb \c|LessThan21~0 (
// Equation(s):
// \c|LessThan21~0_combout  = ( \c|Add15~13_sumout  & ( !\c|Add15~21_sumout  & ( (!\c|Add15~25_sumout  & ((!\c|Add15~17_sumout ) # ((!\c|Add15~9_sumout ) # (!\c|Add15~5_sumout )))) ) ) ) # ( !\c|Add15~13_sumout  & ( !\c|Add15~21_sumout  & ( 
// !\c|Add15~25_sumout  ) ) )

	.dataa(!\c|Add15~17_sumout ),
	.datab(!\c|Add15~9_sumout ),
	.datac(!\c|Add15~25_sumout ),
	.datad(!\c|Add15~5_sumout ),
	.datae(!\c|Add15~13_sumout ),
	.dataf(!\c|Add15~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan21~0 .extended_lut = "off";
defparam \c|LessThan21~0 .lut_mask = 64'hF0F0F0E000000000;
defparam \c|LessThan21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N0
cyclonev_lcell_comb \c|Add12~21 (
// Equation(s):
// \c|Add12~21_sumout  = SUM(( !\c|offset_x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \c|Add12~22  = CARRY(( !\c|offset_x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\c|offset_x[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~21_sumout ),
	.cout(\c|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~21 .extended_lut = "off";
defparam \c|Add12~21 .lut_mask = 64'h000000000000CCCC;
defparam \c|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N3
cyclonev_lcell_comb \c|Add12~25 (
// Equation(s):
// \c|Add12~25_sumout  = SUM(( !\c|offset_x [1] ) + ( GND ) + ( \c|Add12~22  ))
// \c|Add12~26  = CARRY(( !\c|offset_x [1] ) + ( GND ) + ( \c|Add12~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~25_sumout ),
	.cout(\c|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~25 .extended_lut = "off";
defparam \c|Add12~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N6
cyclonev_lcell_comb \c|Add12~29 (
// Equation(s):
// \c|Add12~29_sumout  = SUM(( !\c|offset_x[2]~DUPLICATE_q  ) + ( GND ) + ( \c|Add12~26  ))
// \c|Add12~30  = CARRY(( !\c|offset_x[2]~DUPLICATE_q  ) + ( GND ) + ( \c|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~29_sumout ),
	.cout(\c|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~29 .extended_lut = "off";
defparam \c|Add12~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N9
cyclonev_lcell_comb \c|Add12~33 (
// Equation(s):
// \c|Add12~33_sumout  = SUM(( !\c|offset_x[3]~DUPLICATE_q  ) + ( GND ) + ( \c|Add12~30  ))
// \c|Add12~34  = CARRY(( !\c|offset_x[3]~DUPLICATE_q  ) + ( GND ) + ( \c|Add12~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~33_sumout ),
	.cout(\c|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~33 .extended_lut = "off";
defparam \c|Add12~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N12
cyclonev_lcell_comb \c|Add12~37 (
// Equation(s):
// \c|Add12~37_sumout  = SUM(( !\c|offset_x [4] ) + ( VCC ) + ( \c|Add12~34  ))
// \c|Add12~38  = CARRY(( !\c|offset_x [4] ) + ( VCC ) + ( \c|Add12~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~37_sumout ),
	.cout(\c|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~37 .extended_lut = "off";
defparam \c|Add12~37 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N15
cyclonev_lcell_comb \c|Add12~13 (
// Equation(s):
// \c|Add12~13_sumout  = SUM(( !\c|offset_x[5]~DUPLICATE_q  ) + ( GND ) + ( \c|Add12~38  ))
// \c|Add12~14  = CARRY(( !\c|offset_x[5]~DUPLICATE_q  ) + ( GND ) + ( \c|Add12~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~13_sumout ),
	.cout(\c|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~13 .extended_lut = "off";
defparam \c|Add12~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N18
cyclonev_lcell_comb \c|Add12~17 (
// Equation(s):
// \c|Add12~17_sumout  = SUM(( !\c|offset_x [6] ) + ( VCC ) + ( \c|Add12~14  ))
// \c|Add12~18  = CARRY(( !\c|offset_x [6] ) + ( VCC ) + ( \c|Add12~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~17_sumout ),
	.cout(\c|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~17 .extended_lut = "off";
defparam \c|Add12~17 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N21
cyclonev_lcell_comb \c|Add12~9 (
// Equation(s):
// \c|Add12~9_sumout  = SUM(( !\c|offset_x [7] ) + ( GND ) + ( \c|Add12~18  ))
// \c|Add12~10  = CARRY(( !\c|offset_x [7] ) + ( GND ) + ( \c|Add12~18  ))

	.dataa(!\c|offset_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~9_sumout ),
	.cout(\c|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~9 .extended_lut = "off";
defparam \c|Add12~9 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \c|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N24
cyclonev_lcell_comb \c|Add12~1 (
// Equation(s):
// \c|Add12~1_sumout  = SUM(( !\c|offset_x [8] ) + ( GND ) + ( \c|Add12~10  ))
// \c|Add12~2  = CARRY(( !\c|offset_x [8] ) + ( GND ) + ( \c|Add12~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~1_sumout ),
	.cout(\c|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \c|Add12~1 .extended_lut = "off";
defparam \c|Add12~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N27
cyclonev_lcell_comb \c|Add12~5 (
// Equation(s):
// \c|Add12~5_sumout  = SUM(( VCC ) + ( GND ) + ( \c|Add12~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add12~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add12~5 .extended_lut = "off";
defparam \c|Add12~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \c|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N30
cyclonev_lcell_comb \c|LessThan11~0 (
// Equation(s):
// \c|LessThan11~0_combout  = ( \c|Add12~17_sumout  & ( (!\c|Add12~5_sumout  & (!\c|Add12~1_sumout  & !\c|Add12~9_sumout )) ) ) # ( !\c|Add12~17_sumout  & ( (!\c|Add12~5_sumout  & (!\c|Add12~1_sumout  & ((!\c|Add12~13_sumout ) # (!\c|Add12~9_sumout )))) ) )

	.dataa(!\c|Add12~5_sumout ),
	.datab(!\c|Add12~13_sumout ),
	.datac(!\c|Add12~1_sumout ),
	.datad(!\c|Add12~9_sumout ),
	.datae(gnd),
	.dataf(!\c|Add12~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan11~0 .extended_lut = "off";
defparam \c|LessThan11~0 .lut_mask = 64'hA080A080A000A000;
defparam \c|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N57
cyclonev_lcell_comb \c|Add15~1 (
// Equation(s):
// \c|Add15~1_sumout  = SUM(( VCC ) + ( GND ) + ( \c|Add15~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add15~1 .extended_lut = "off";
defparam \c|Add15~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \c|Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N36
cyclonev_lcell_comb \vga_x[0]~5 (
// Equation(s):
// \vga_x[0]~5_combout  = ( \c|Add15~1_sumout  & ( \c|state.p8~q  & ( (!\c|LessThan11~0_combout ) # ((!\c|state.p3~q  & !\c|state.p5~q )) ) ) ) # ( !\c|Add15~1_sumout  & ( \c|state.p8~q  & ( (!\c|state.p3~q  & ((!\c|state.p5~q  & (!\c|LessThan21~0_combout )) 
// # (\c|state.p5~q  & ((!\c|LessThan11~0_combout ))))) # (\c|state.p3~q  & (((!\c|LessThan11~0_combout )))) ) ) ) # ( \c|Add15~1_sumout  & ( !\c|state.p8~q  & ( (!\c|LessThan11~0_combout  & ((\c|state.p5~q ) # (\c|state.p3~q ))) ) ) ) # ( !\c|Add15~1_sumout 
//  & ( !\c|state.p8~q  & ( (!\c|LessThan11~0_combout  & ((\c|state.p5~q ) # (\c|state.p3~q ))) ) ) )

	.dataa(!\c|state.p3~q ),
	.datab(!\c|state.p5~q ),
	.datac(!\c|LessThan21~0_combout ),
	.datad(!\c|LessThan11~0_combout ),
	.datae(!\c|Add15~1_sumout ),
	.dataf(!\c|state.p8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~5 .extended_lut = "off";
defparam \vga_x[0]~5 .lut_mask = 64'h77007700F780FF88;
defparam \vga_x[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N30
cyclonev_lcell_comb \vga_x[0]~1 (
// Equation(s):
// \vga_x[0]~1_combout  = ( !\c|state.p4~q  & ( !\c|state.p6~q  ) )

	.dataa(gnd),
	.datab(!\c|state.p6~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.p4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~1 .extended_lut = "off";
defparam \vga_x[0]~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \vga_x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N36
cyclonev_lcell_comb \vga_x[0]~0 (
// Equation(s):
// \vga_x[0]~0_combout  = ( !\c|state.p3~q  & ( (!\c|state.p8~q  & (!\c|state.p2~q  & !\c|state.p5~q )) ) )

	.dataa(!\c|state.p8~q ),
	.datab(!\c|state.p2~q ),
	.datac(!\c|state.p5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.p3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~0 .extended_lut = "off";
defparam \vga_x[0]~0 .lut_mask = 64'h8080808000000000;
defparam \vga_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N0
cyclonev_lcell_comb \c|Add14~29 (
// Equation(s):
// \c|Add14~29_sumout  = SUM(( !\c|offset_y [0] ) + ( VCC ) + ( !VCC ))
// \c|Add14~30  = CARRY(( !\c|offset_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~29_sumout ),
	.cout(\c|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~29 .extended_lut = "off";
defparam \c|Add14~29 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N3
cyclonev_lcell_comb \c|Add14~33 (
// Equation(s):
// \c|Add14~33_sumout  = SUM(( !\c|offset_y [1] ) + ( GND ) + ( \c|Add14~30  ))
// \c|Add14~34  = CARRY(( !\c|offset_y [1] ) + ( GND ) + ( \c|Add14~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~33_sumout ),
	.cout(\c|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~33 .extended_lut = "off";
defparam \c|Add14~33 .lut_mask = 64'h0000FFFF0000FF00;
defparam \c|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N6
cyclonev_lcell_comb \c|Add14~37 (
// Equation(s):
// \c|Add14~37_sumout  = SUM(( !\c|offset_y [2] ) + ( VCC ) + ( \c|Add14~34  ))
// \c|Add14~38  = CARRY(( !\c|offset_y [2] ) + ( VCC ) + ( \c|Add14~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~37_sumout ),
	.cout(\c|Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~37 .extended_lut = "off";
defparam \c|Add14~37 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N9
cyclonev_lcell_comb \c|Add14~5 (
// Equation(s):
// \c|Add14~5_sumout  = SUM(( !\c|offset_y [3] ) + ( VCC ) + ( \c|Add14~38  ))
// \c|Add14~6  = CARRY(( !\c|offset_y [3] ) + ( VCC ) + ( \c|Add14~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~5_sumout ),
	.cout(\c|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~5 .extended_lut = "off";
defparam \c|Add14~5 .lut_mask = 64'h000000000000FF00;
defparam \c|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N12
cyclonev_lcell_comb \c|Add14~9 (
// Equation(s):
// \c|Add14~9_sumout  = SUM(( !\c|offset_y [4] ) + ( VCC ) + ( \c|Add14~6  ))
// \c|Add14~10  = CARRY(( !\c|offset_y [4] ) + ( VCC ) + ( \c|Add14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~9_sumout ),
	.cout(\c|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~9 .extended_lut = "off";
defparam \c|Add14~9 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N15
cyclonev_lcell_comb \c|Add14~13 (
// Equation(s):
// \c|Add14~13_sumout  = SUM(( !\c|offset_y[5]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add14~10  ))
// \c|Add14~14  = CARRY(( !\c|offset_y[5]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add14~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~13_sumout ),
	.cout(\c|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~13 .extended_lut = "off";
defparam \c|Add14~13 .lut_mask = 64'h000000000000FF00;
defparam \c|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N18
cyclonev_lcell_comb \c|Add14~17 (
// Equation(s):
// \c|Add14~17_sumout  = SUM(( !\c|offset_y [6] ) + ( GND ) + ( \c|Add14~14  ))
// \c|Add14~18  = CARRY(( !\c|offset_y [6] ) + ( GND ) + ( \c|Add14~14  ))

	.dataa(gnd),
	.datab(!\c|offset_y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~17_sumout ),
	.cout(\c|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~17 .extended_lut = "off";
defparam \c|Add14~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \c|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N21
cyclonev_lcell_comb \c|Add14~21 (
// Equation(s):
// \c|Add14~21_sumout  = SUM(( !\c|offset_y [7] ) + ( GND ) + ( \c|Add14~18  ))
// \c|Add14~22  = CARRY(( !\c|offset_y [7] ) + ( GND ) + ( \c|Add14~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~21_sumout ),
	.cout(\c|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~21 .extended_lut = "off";
defparam \c|Add14~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \c|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N24
cyclonev_lcell_comb \c|Add14~25 (
// Equation(s):
// \c|Add14~25_sumout  = SUM(( !\c|offset_y[8]~DUPLICATE_q  ) + ( GND ) + ( \c|Add14~22  ))
// \c|Add14~26  = CARRY(( !\c|offset_y[8]~DUPLICATE_q  ) + ( GND ) + ( \c|Add14~22  ))

	.dataa(gnd),
	.datab(!\c|offset_y[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~25_sumout ),
	.cout(\c|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add14~25 .extended_lut = "off";
defparam \c|Add14~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \c|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N27
cyclonev_lcell_comb \c|Add14~1 (
// Equation(s):
// \c|Add14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \c|Add14~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add14~1 .extended_lut = "off";
defparam \c|Add14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \c|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N30
cyclonev_lcell_comb \c|LessThan17~0 (
// Equation(s):
// \c|LessThan17~0_combout  = ( !\c|Add14~21_sumout  & ( \c|Add14~5_sumout  & ( (!\c|Add14~25_sumout  & ((!\c|Add14~17_sumout ) # ((!\c|Add14~13_sumout ) # (!\c|Add14~9_sumout )))) ) ) ) # ( !\c|Add14~21_sumout  & ( !\c|Add14~5_sumout  & ( 
// !\c|Add14~25_sumout  ) ) )

	.dataa(!\c|Add14~17_sumout ),
	.datab(!\c|Add14~13_sumout ),
	.datac(!\c|Add14~25_sumout ),
	.datad(!\c|Add14~9_sumout ),
	.datae(!\c|Add14~21_sumout ),
	.dataf(!\c|Add14~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan17~0 .extended_lut = "off";
defparam \c|LessThan17~0 .lut_mask = 64'hF0F00000F0E00000;
defparam \c|LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N33
cyclonev_lcell_comb \vga_x[0]~2 (
// Equation(s):
// \vga_x[0]~2_combout  = ( \c|state.p8~q  & ( !\c|state.p5~q  ) ) # ( !\c|state.p8~q  & ( (!\c|state.p5~q  & (((!\c|state.p7~q ) # (\c|state.p3~q )) # (\c|state.p2~q ))) ) )

	.dataa(!\c|state.p5~q ),
	.datab(!\c|state.p2~q ),
	.datac(!\c|state.p3~q ),
	.datad(!\c|state.p7~q ),
	.datae(gnd),
	.dataf(!\c|state.p8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~2 .extended_lut = "off";
defparam \vga_x[0]~2 .lut_mask = 64'hAA2AAA2AAAAAAAAA;
defparam \vga_x[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N30
cyclonev_lcell_comb \c|Add8~29 (
// Equation(s):
// \c|Add8~29_sumout  = SUM(( \c|offset_y[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \c|Add8~30  = CARRY(( \c|offset_y[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add8~29_sumout ),
	.cout(\c|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add8~29 .extended_lut = "off";
defparam \c|Add8~29 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N33
cyclonev_lcell_comb \c|Add8~5 (
// Equation(s):
// \c|Add8~5_sumout  = SUM(( \c|offset_y [3] ) + ( VCC ) + ( \c|Add8~30  ))
// \c|Add8~6  = CARRY(( \c|offset_y [3] ) + ( VCC ) + ( \c|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add8~5_sumout ),
	.cout(\c|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \c|Add8~5 .extended_lut = "off";
defparam \c|Add8~5 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N36
cyclonev_lcell_comb \c|Add8~9 (
// Equation(s):
// \c|Add8~9_sumout  = SUM(( \c|offset_y [4] ) + ( VCC ) + ( \c|Add8~6  ))
// \c|Add8~10  = CARRY(( \c|offset_y [4] ) + ( VCC ) + ( \c|Add8~6  ))

	.dataa(gnd),
	.datab(!\c|offset_y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add8~9_sumout ),
	.cout(\c|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add8~9 .extended_lut = "off";
defparam \c|Add8~9 .lut_mask = 64'h0000000000003333;
defparam \c|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N39
cyclonev_lcell_comb \c|Add8~13 (
// Equation(s):
// \c|Add8~13_sumout  = SUM(( \c|offset_y[5]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add8~10  ))
// \c|Add8~14  = CARRY(( \c|offset_y[5]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add8~13_sumout ),
	.cout(\c|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add8~13 .extended_lut = "off";
defparam \c|Add8~13 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N42
cyclonev_lcell_comb \c|Add8~17 (
// Equation(s):
// \c|Add8~17_sumout  = SUM(( \c|offset_y [6] ) + ( GND ) + ( \c|Add8~14  ))
// \c|Add8~18  = CARRY(( \c|offset_y [6] ) + ( GND ) + ( \c|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add8~17_sumout ),
	.cout(\c|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add8~17 .extended_lut = "off";
defparam \c|Add8~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N45
cyclonev_lcell_comb \c|Add8~21 (
// Equation(s):
// \c|Add8~21_sumout  = SUM(( \c|offset_y[7]~DUPLICATE_q  ) + ( GND ) + ( \c|Add8~18  ))
// \c|Add8~22  = CARRY(( \c|offset_y[7]~DUPLICATE_q  ) + ( GND ) + ( \c|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add8~21_sumout ),
	.cout(\c|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add8~21 .extended_lut = "off";
defparam \c|Add8~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N48
cyclonev_lcell_comb \c|Add8~25 (
// Equation(s):
// \c|Add8~25_sumout  = SUM(( \c|offset_y[8]~DUPLICATE_q  ) + ( GND ) + ( \c|Add8~22  ))
// \c|Add8~26  = CARRY(( \c|offset_y[8]~DUPLICATE_q  ) + ( GND ) + ( \c|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add8~25_sumout ),
	.cout(\c|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add8~25 .extended_lut = "off";
defparam \c|Add8~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N54
cyclonev_lcell_comb \c|LessThan5~0 (
// Equation(s):
// \c|LessThan5~0_combout  = ( \c|Add8~9_sumout  & ( \c|Add8~17_sumout  & ( (!\c|Add8~25_sumout  & (!\c|Add8~21_sumout  & ((!\c|Add8~13_sumout ) # (!\c|Add8~5_sumout )))) ) ) ) # ( !\c|Add8~9_sumout  & ( \c|Add8~17_sumout  & ( (!\c|Add8~25_sumout  & 
// !\c|Add8~21_sumout ) ) ) ) # ( \c|Add8~9_sumout  & ( !\c|Add8~17_sumout  & ( (!\c|Add8~25_sumout  & !\c|Add8~21_sumout ) ) ) ) # ( !\c|Add8~9_sumout  & ( !\c|Add8~17_sumout  & ( (!\c|Add8~25_sumout  & !\c|Add8~21_sumout ) ) ) )

	.dataa(!\c|Add8~25_sumout ),
	.datab(!\c|Add8~13_sumout ),
	.datac(!\c|Add8~5_sumout ),
	.datad(!\c|Add8~21_sumout ),
	.datae(!\c|Add8~9_sumout ),
	.dataf(!\c|Add8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan5~0 .extended_lut = "off";
defparam \c|LessThan5~0 .lut_mask = 64'hAA00AA00AA00A800;
defparam \c|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N30
cyclonev_lcell_comb \vga_x[0]~3 (
// Equation(s):
// \vga_x[0]~3_combout  = ( \c|state.p3~q  & ( !\c|state.p5~q  ) ) # ( !\c|state.p3~q  & ( (!\c|state.p5~q  & (!\c|state.p2~q  & (!\c|state.p8~q  & !\c|state.p7~q ))) ) )

	.dataa(!\c|state.p5~q ),
	.datab(!\c|state.p2~q ),
	.datac(!\c|state.p8~q ),
	.datad(!\c|state.p7~q ),
	.datae(gnd),
	.dataf(!\c|state.p3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~3 .extended_lut = "off";
defparam \vga_x[0]~3 .lut_mask = 64'h80008000AAAAAAAA;
defparam \vga_x[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N51
cyclonev_lcell_comb \c|Add8~1 (
// Equation(s):
// \c|Add8~1_sumout  = SUM(( GND ) + ( GND ) + ( \c|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add8~1 .extended_lut = "off";
defparam \c|Add8~1 .lut_mask = 64'h0000FFFF00000000;
defparam \c|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N0
cyclonev_lcell_comb \vga_x[0]~4 (
// Equation(s):
// \vga_x[0]~4_combout  = ( !\vga_x[0]~3_combout  & ( \c|Add8~1_sumout  & ( ((!\c|Add14~1_sumout  & \c|LessThan17~0_combout )) # (\vga_x[0]~2_combout ) ) ) ) # ( \vga_x[0]~3_combout  & ( !\c|Add8~1_sumout  & ( (\c|LessThan5~0_combout  & (((!\c|Add14~1_sumout 
//  & \c|LessThan17~0_combout )) # (\vga_x[0]~2_combout ))) ) ) ) # ( !\vga_x[0]~3_combout  & ( !\c|Add8~1_sumout  & ( ((!\c|Add14~1_sumout  & \c|LessThan17~0_combout )) # (\vga_x[0]~2_combout ) ) ) )

	.dataa(!\c|Add14~1_sumout ),
	.datab(!\c|LessThan17~0_combout ),
	.datac(!\vga_x[0]~2_combout ),
	.datad(!\c|LessThan5~0_combout ),
	.datae(!\vga_x[0]~3_combout ),
	.dataf(!\c|Add8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~4 .extended_lut = "off";
defparam \vga_x[0]~4 .lut_mask = 64'h2F2F002F2F2F0000;
defparam \vga_x[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N0
cyclonev_lcell_comb \c|Add10~29 (
// Equation(s):
// \c|Add10~29_sumout  = SUM(( \c|offset_x[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \c|Add10~30  = CARRY(( \c|offset_x[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add10~29_sumout ),
	.cout(\c|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add10~29 .extended_lut = "off";
defparam \c|Add10~29 .lut_mask = 64'h00000000000000FF;
defparam \c|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N3
cyclonev_lcell_comb \c|Add10~21 (
// Equation(s):
// \c|Add10~21_sumout  = SUM(( \c|offset_x [3] ) + ( VCC ) + ( \c|Add10~30  ))
// \c|Add10~22  = CARRY(( \c|offset_x [3] ) + ( VCC ) + ( \c|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add10~21_sumout ),
	.cout(\c|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add10~21 .extended_lut = "off";
defparam \c|Add10~21 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N6
cyclonev_lcell_comb \c|Add10~25 (
// Equation(s):
// \c|Add10~25_sumout  = SUM(( \c|offset_x [4] ) + ( VCC ) + ( \c|Add10~22  ))
// \c|Add10~26  = CARRY(( \c|offset_x [4] ) + ( VCC ) + ( \c|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add10~25_sumout ),
	.cout(\c|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add10~25 .extended_lut = "off";
defparam \c|Add10~25 .lut_mask = 64'h00000000000000FF;
defparam \c|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N9
cyclonev_lcell_comb \c|Add10~1 (
// Equation(s):
// \c|Add10~1_sumout  = SUM(( \c|offset_x[5]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add10~26  ))
// \c|Add10~2  = CARRY(( \c|offset_x[5]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add10~1_sumout ),
	.cout(\c|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \c|Add10~1 .extended_lut = "off";
defparam \c|Add10~1 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N12
cyclonev_lcell_comb \c|Add10~5 (
// Equation(s):
// \c|Add10~5_sumout  = SUM(( \c|offset_x [6] ) + ( GND ) + ( \c|Add10~2  ))
// \c|Add10~6  = CARRY(( \c|offset_x [6] ) + ( GND ) + ( \c|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add10~5_sumout ),
	.cout(\c|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \c|Add10~5 .extended_lut = "off";
defparam \c|Add10~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N15
cyclonev_lcell_comb \c|Add10~9 (
// Equation(s):
// \c|Add10~9_sumout  = SUM(( \c|offset_x [7] ) + ( GND ) + ( \c|Add10~6  ))
// \c|Add10~10  = CARRY(( \c|offset_x [7] ) + ( GND ) + ( \c|Add10~6  ))

	.dataa(!\c|offset_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add10~9_sumout ),
	.cout(\c|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add10~9 .extended_lut = "off";
defparam \c|Add10~9 .lut_mask = 64'h0000FFFF00005555;
defparam \c|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N18
cyclonev_lcell_comb \c|Add10~13 (
// Equation(s):
// \c|Add10~13_sumout  = SUM(( \c|offset_x[8]~DUPLICATE_q  ) + ( GND ) + ( \c|Add10~10  ))
// \c|Add10~14  = CARRY(( \c|offset_x[8]~DUPLICATE_q  ) + ( GND ) + ( \c|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add10~13_sumout ),
	.cout(\c|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add10~13 .extended_lut = "off";
defparam \c|Add10~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N21
cyclonev_lcell_comb \c|Add10~17 (
// Equation(s):
// \c|Add10~17_sumout  = SUM(( GND ) + ( GND ) + ( \c|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add10~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add10~17 .extended_lut = "off";
defparam \c|Add10~17 .lut_mask = 64'h0000FFFF00000000;
defparam \c|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y79_N10
dffeas \c|offset_y[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c|Add1~13_sumout ),
	.asdata(\c|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\c|state.p8~q ),
	.ena(\c|crit[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c|offset_y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \c|offset_y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \c|offset_y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N30
cyclonev_lcell_comb \c|Add13~21 (
// Equation(s):
// \c|Add13~21_sumout  = SUM(( !\c|offset_y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \c|Add13~22  = CARRY(( !\c|offset_y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\c|offset_y[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~21_sumout ),
	.cout(\c|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~21 .extended_lut = "off";
defparam \c|Add13~21 .lut_mask = 64'h000000000000CCCC;
defparam \c|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N33
cyclonev_lcell_comb \c|Add13~25 (
// Equation(s):
// \c|Add13~25_sumout  = SUM(( !\c|offset_y[1]~DUPLICATE_q  ) + ( GND ) + ( \c|Add13~22  ))
// \c|Add13~26  = CARRY(( !\c|offset_y[1]~DUPLICATE_q  ) + ( GND ) + ( \c|Add13~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~25_sumout ),
	.cout(\c|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~25 .extended_lut = "off";
defparam \c|Add13~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N36
cyclonev_lcell_comb \c|Add13~29 (
// Equation(s):
// \c|Add13~29_sumout  = SUM(( !\c|offset_y[2]~DUPLICATE_q  ) + ( GND ) + ( \c|Add13~26  ))
// \c|Add13~30  = CARRY(( !\c|offset_y[2]~DUPLICATE_q  ) + ( GND ) + ( \c|Add13~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~29_sumout ),
	.cout(\c|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~29 .extended_lut = "off";
defparam \c|Add13~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N39
cyclonev_lcell_comb \c|Add13~33 (
// Equation(s):
// \c|Add13~33_sumout  = SUM(( !\c|offset_y[3]~DUPLICATE_q  ) + ( GND ) + ( \c|Add13~30  ))
// \c|Add13~34  = CARRY(( !\c|offset_y[3]~DUPLICATE_q  ) + ( GND ) + ( \c|Add13~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~33_sumout ),
	.cout(\c|Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~33 .extended_lut = "off";
defparam \c|Add13~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N42
cyclonev_lcell_comb \c|Add13~37 (
// Equation(s):
// \c|Add13~37_sumout  = SUM(( !\c|offset_y [4] ) + ( VCC ) + ( \c|Add13~34  ))
// \c|Add13~38  = CARRY(( !\c|offset_y [4] ) + ( VCC ) + ( \c|Add13~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~37_sumout ),
	.cout(\c|Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~37 .extended_lut = "off";
defparam \c|Add13~37 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N45
cyclonev_lcell_comb \c|Add13~13 (
// Equation(s):
// \c|Add13~13_sumout  = SUM(( !\c|offset_y [5] ) + ( GND ) + ( \c|Add13~38  ))
// \c|Add13~14  = CARRY(( !\c|offset_y [5] ) + ( GND ) + ( \c|Add13~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~13_sumout ),
	.cout(\c|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~13 .extended_lut = "off";
defparam \c|Add13~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N48
cyclonev_lcell_comb \c|Add13~17 (
// Equation(s):
// \c|Add13~17_sumout  = SUM(( !\c|offset_y[6]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add13~14  ))
// \c|Add13~18  = CARRY(( !\c|offset_y[6]~DUPLICATE_q  ) + ( VCC ) + ( \c|Add13~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~17_sumout ),
	.cout(\c|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~17 .extended_lut = "off";
defparam \c|Add13~17 .lut_mask = 64'h000000000000F0F0;
defparam \c|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N51
cyclonev_lcell_comb \c|Add13~9 (
// Equation(s):
// \c|Add13~9_sumout  = SUM(( !\c|offset_y [7] ) + ( GND ) + ( \c|Add13~18  ))
// \c|Add13~10  = CARRY(( !\c|offset_y [7] ) + ( GND ) + ( \c|Add13~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~9_sumout ),
	.cout(\c|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~9 .extended_lut = "off";
defparam \c|Add13~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \c|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N54
cyclonev_lcell_comb \c|Add13~1 (
// Equation(s):
// \c|Add13~1_sumout  = SUM(( !\c|offset_y [8] ) + ( GND ) + ( \c|Add13~10  ))
// \c|Add13~2  = CARRY(( !\c|offset_y [8] ) + ( GND ) + ( \c|Add13~10  ))

	.dataa(gnd),
	.datab(!\c|offset_y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~1_sumout ),
	.cout(\c|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \c|Add13~1 .extended_lut = "off";
defparam \c|Add13~1 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \c|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N57
cyclonev_lcell_comb \c|Add13~5 (
// Equation(s):
// \c|Add13~5_sumout  = SUM(( VCC ) + ( GND ) + ( \c|Add13~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add13~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add13~5 .extended_lut = "off";
defparam \c|Add13~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \c|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N0
cyclonev_lcell_comb \c|LessThan13~0 (
// Equation(s):
// \c|LessThan13~0_combout  = ( \c|Add13~9_sumout  & ( (!\c|Add13~17_sumout  & (!\c|Add13~5_sumout  & (!\c|Add13~1_sumout  & !\c|Add13~13_sumout ))) ) ) # ( !\c|Add13~9_sumout  & ( (!\c|Add13~5_sumout  & !\c|Add13~1_sumout ) ) )

	.dataa(!\c|Add13~17_sumout ),
	.datab(!\c|Add13~5_sumout ),
	.datac(!\c|Add13~1_sumout ),
	.datad(!\c|Add13~13_sumout ),
	.datae(gnd),
	.dataf(!\c|Add13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan13~0 .extended_lut = "off";
defparam \c|LessThan13~0 .lut_mask = 64'hC0C0C0C080008000;
defparam \c|LessThan13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y76_N24
cyclonev_lcell_comb \c|LessThan9~2 (
// Equation(s):
// \c|LessThan9~2_combout  = ( \c|Add10~21_sumout  & ( \c|Add10~1_sumout  & ( (!\c|Add10~9_sumout  & (!\c|Add10~13_sumout  & ((!\c|Add10~25_sumout ) # (!\c|Add10~5_sumout )))) ) ) ) # ( !\c|Add10~21_sumout  & ( \c|Add10~1_sumout  & ( (!\c|Add10~9_sumout  & 
// !\c|Add10~13_sumout ) ) ) ) # ( \c|Add10~21_sumout  & ( !\c|Add10~1_sumout  & ( (!\c|Add10~9_sumout  & !\c|Add10~13_sumout ) ) ) ) # ( !\c|Add10~21_sumout  & ( !\c|Add10~1_sumout  & ( (!\c|Add10~9_sumout  & !\c|Add10~13_sumout ) ) ) )

	.dataa(!\c|Add10~9_sumout ),
	.datab(!\c|Add10~25_sumout ),
	.datac(!\c|Add10~13_sumout ),
	.datad(!\c|Add10~5_sumout ),
	.datae(!\c|Add10~21_sumout ),
	.dataf(!\c|Add10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan9~2 .extended_lut = "off";
defparam \c|LessThan9~2 .lut_mask = 64'hA0A0A0A0A0A0A080;
defparam \c|LessThan9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N33
cyclonev_lcell_comb \vga_x[0]~6 (
// Equation(s):
// \vga_x[0]~6_combout  = ( \c|LessThan13~0_combout  & ( \c|LessThan9~2_combout  & ( (!\c|state.p6~q  & (!\c|Add10~17_sumout )) # (\c|state.p6~q  & (((\c|LessThan21~0_combout  & !\c|Add15~1_sumout )))) ) ) ) # ( \c|LessThan13~0_combout  & ( 
// !\c|LessThan9~2_combout  & ( (\c|state.p6~q  & (\c|LessThan21~0_combout  & !\c|Add15~1_sumout )) ) ) )

	.dataa(!\c|state.p6~q ),
	.datab(!\c|Add10~17_sumout ),
	.datac(!\c|LessThan21~0_combout ),
	.datad(!\c|Add15~1_sumout ),
	.datae(!\c|LessThan13~0_combout ),
	.dataf(!\c|LessThan9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~6 .extended_lut = "off";
defparam \vga_x[0]~6 .lut_mask = 64'h0000050000008D88;
defparam \vga_x[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N0
cyclonev_lcell_comb \c|Add11~21 (
// Equation(s):
// \c|Add11~21_sumout  = SUM(( \c|offset_y [4] ) + ( VCC ) + ( !VCC ))
// \c|Add11~22  = CARRY(( \c|offset_y [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add11~21_sumout ),
	.cout(\c|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add11~21 .extended_lut = "off";
defparam \c|Add11~21 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N3
cyclonev_lcell_comb \c|Add11~13 (
// Equation(s):
// \c|Add11~13_sumout  = SUM(( \c|offset_y[5]~DUPLICATE_q  ) + ( GND ) + ( \c|Add11~22  ))
// \c|Add11~14  = CARRY(( \c|offset_y[5]~DUPLICATE_q  ) + ( GND ) + ( \c|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add11~13_sumout ),
	.cout(\c|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add11~13 .extended_lut = "off";
defparam \c|Add11~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N6
cyclonev_lcell_comb \c|Add11~17 (
// Equation(s):
// \c|Add11~17_sumout  = SUM(( \c|offset_y [6] ) + ( VCC ) + ( \c|Add11~14  ))
// \c|Add11~18  = CARRY(( \c|offset_y [6] ) + ( VCC ) + ( \c|Add11~14  ))

	.dataa(gnd),
	.datab(!\c|offset_y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add11~17_sumout ),
	.cout(\c|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add11~17 .extended_lut = "off";
defparam \c|Add11~17 .lut_mask = 64'h0000000000003333;
defparam \c|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N9
cyclonev_lcell_comb \c|Add11~9 (
// Equation(s):
// \c|Add11~9_sumout  = SUM(( \c|offset_y[7]~DUPLICATE_q  ) + ( GND ) + ( \c|Add11~18  ))
// \c|Add11~10  = CARRY(( \c|offset_y[7]~DUPLICATE_q  ) + ( GND ) + ( \c|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_y[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add11~9_sumout ),
	.cout(\c|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add11~9 .extended_lut = "off";
defparam \c|Add11~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \c|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N12
cyclonev_lcell_comb \c|Add11~1 (
// Equation(s):
// \c|Add11~1_sumout  = SUM(( \c|offset_y [8] ) + ( GND ) + ( \c|Add11~10  ))
// \c|Add11~2  = CARRY(( \c|offset_y [8] ) + ( GND ) + ( \c|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add11~1_sumout ),
	.cout(\c|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \c|Add11~1 .extended_lut = "off";
defparam \c|Add11~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N15
cyclonev_lcell_comb \c|Add11~5 (
// Equation(s):
// \c|Add11~5_sumout  = SUM(( GND ) + ( GND ) + ( \c|Add11~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add11~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add11~5 .extended_lut = "off";
defparam \c|Add11~5 .lut_mask = 64'h0000FFFF00000000;
defparam \c|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N18
cyclonev_lcell_comb \c|LessThan7~0 (
// Equation(s):
// \c|LessThan7~0_combout  = ( \c|Add11~5_sumout  ) # ( !\c|Add11~5_sumout  & ( ((\c|Add11~9_sumout  & ((\c|Add11~17_sumout ) # (\c|Add11~13_sumout )))) # (\c|Add11~1_sumout ) ) )

	.dataa(!\c|Add11~13_sumout ),
	.datab(!\c|Add11~1_sumout ),
	.datac(!\c|Add11~17_sumout ),
	.datad(!\c|Add11~9_sumout ),
	.datae(gnd),
	.dataf(!\c|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan7~0 .extended_lut = "off";
defparam \c|LessThan7~0 .lut_mask = 64'h337F337FFFFFFFFF;
defparam \c|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N33
cyclonev_lcell_comb \c|LessThan9~0 (
// Equation(s):
// \c|LessThan9~0_combout  = ( \c|Add10~25_sumout  & ( \c|Add10~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|Add10~21_sumout ),
	.datae(gnd),
	.dataf(!\c|Add10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan9~0 .extended_lut = "off";
defparam \c|LessThan9~0 .lut_mask = 64'h0000000000FF00FF;
defparam \c|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N36
cyclonev_lcell_comb \c|LessThan9~1 (
// Equation(s):
// \c|LessThan9~1_combout  = ( \c|Add10~9_sumout  & ( \c|LessThan9~0_combout  ) ) # ( !\c|Add10~9_sumout  & ( \c|LessThan9~0_combout  & ( (((\c|Add10~1_sumout  & \c|Add10~5_sumout )) # (\c|Add10~17_sumout )) # (\c|Add10~13_sumout ) ) ) ) # ( 
// \c|Add10~9_sumout  & ( !\c|LessThan9~0_combout  ) ) # ( !\c|Add10~9_sumout  & ( !\c|LessThan9~0_combout  & ( (\c|Add10~17_sumout ) # (\c|Add10~13_sumout ) ) ) )

	.dataa(!\c|Add10~1_sumout ),
	.datab(!\c|Add10~13_sumout ),
	.datac(!\c|Add10~17_sumout ),
	.datad(!\c|Add10~5_sumout ),
	.datae(!\c|Add10~9_sumout ),
	.dataf(!\c|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan9~1 .extended_lut = "off";
defparam \c|LessThan9~1 .lut_mask = 64'h3F3FFFFF3F7FFFFF;
defparam \c|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N0
cyclonev_lcell_comb \c|Add9~21 (
// Equation(s):
// \c|Add9~21_sumout  = SUM(( \c|offset_x [4] ) + ( VCC ) + ( !VCC ))
// \c|Add9~22  = CARRY(( \c|offset_x [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|offset_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add9~21_sumout ),
	.cout(\c|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \c|Add9~21 .extended_lut = "off";
defparam \c|Add9~21 .lut_mask = 64'h00000000000000FF;
defparam \c|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N3
cyclonev_lcell_comb \c|Add9~13 (
// Equation(s):
// \c|Add9~13_sumout  = SUM(( \c|offset_x[5]~DUPLICATE_q  ) + ( GND ) + ( \c|Add9~22  ))
// \c|Add9~14  = CARRY(( \c|offset_x[5]~DUPLICATE_q  ) + ( GND ) + ( \c|Add9~22  ))

	.dataa(!\c|offset_x[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add9~13_sumout ),
	.cout(\c|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \c|Add9~13 .extended_lut = "off";
defparam \c|Add9~13 .lut_mask = 64'h0000FFFF00005555;
defparam \c|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N6
cyclonev_lcell_comb \c|Add9~17 (
// Equation(s):
// \c|Add9~17_sumout  = SUM(( \c|offset_x [6] ) + ( VCC ) + ( \c|Add9~14  ))
// \c|Add9~18  = CARRY(( \c|offset_x [6] ) + ( VCC ) + ( \c|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add9~17_sumout ),
	.cout(\c|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \c|Add9~17 .extended_lut = "off";
defparam \c|Add9~17 .lut_mask = 64'h0000000000000F0F;
defparam \c|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N9
cyclonev_lcell_comb \c|Add9~9 (
// Equation(s):
// \c|Add9~9_sumout  = SUM(( \c|offset_x [7] ) + ( GND ) + ( \c|Add9~18  ))
// \c|Add9~10  = CARRY(( \c|offset_x [7] ) + ( GND ) + ( \c|Add9~18  ))

	.dataa(!\c|offset_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add9~9_sumout ),
	.cout(\c|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \c|Add9~9 .extended_lut = "off";
defparam \c|Add9~9 .lut_mask = 64'h0000FFFF00005555;
defparam \c|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N12
cyclonev_lcell_comb \c|Add9~1 (
// Equation(s):
// \c|Add9~1_sumout  = SUM(( \c|offset_x[8]~DUPLICATE_q  ) + ( GND ) + ( \c|Add9~10  ))
// \c|Add9~2  = CARRY(( \c|offset_x[8]~DUPLICATE_q  ) + ( GND ) + ( \c|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|offset_x[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add9~1_sumout ),
	.cout(\c|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \c|Add9~1 .extended_lut = "off";
defparam \c|Add9~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N15
cyclonev_lcell_comb \c|Add9~5 (
// Equation(s):
// \c|Add9~5_sumout  = SUM(( GND ) + ( GND ) + ( \c|Add9~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c|Add9~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Add9~5 .extended_lut = "off";
defparam \c|Add9~5 .lut_mask = 64'h0000FFFF00000000;
defparam \c|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N30
cyclonev_lcell_comb \c|LessThan3~0 (
// Equation(s):
// \c|LessThan3~0_combout  = ( \c|Add9~1_sumout  ) # ( !\c|Add9~1_sumout  & ( ((\c|Add9~9_sumout  & ((\c|Add9~17_sumout ) # (\c|Add9~13_sumout )))) # (\c|Add9~5_sumout ) ) )

	.dataa(!\c|Add9~13_sumout ),
	.datab(!\c|Add9~5_sumout ),
	.datac(!\c|Add9~9_sumout ),
	.datad(!\c|Add9~17_sumout ),
	.datae(gnd),
	.dataf(!\c|Add9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan3~0 .extended_lut = "off";
defparam \c|LessThan3~0 .lut_mask = 64'h373F373FFFFFFFFF;
defparam \c|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N48
cyclonev_lcell_comb \vga_x[0]~45 (
// Equation(s):
// \vga_x[0]~45_combout  = ( !\c|state.p2~q  & ( (!\c|state.p5~q  & (!\c|state.p3~q  & ((!\c|state.p8~q  & ((\c|LessThan3~0_combout ))) # (\c|state.p8~q  & (\c|LessThan7~0_combout ))))) ) ) # ( \c|state.p2~q  & ( (!\c|state.p5~q  & (!\c|state.p3~q  & 
// (((\c|LessThan9~1_combout  & !\c|state.p8~q )) # (\c|LessThan7~0_combout )))) ) )

	.dataa(!\c|state.p5~q ),
	.datab(!\c|LessThan7~0_combout ),
	.datac(!\c|LessThan9~1_combout ),
	.datad(!\c|state.p3~q ),
	.datae(!\c|state.p2~q ),
	.dataf(!\c|state.p8~q ),
	.datag(!\c|LessThan3~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~45 .extended_lut = "on";
defparam \vga_x[0]~45 .lut_mask = 64'h0A002A0022002200;
defparam \vga_x[0]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N42
cyclonev_lcell_comb \vga_x[0]~7 (
// Equation(s):
// \vga_x[0]~7_combout  = ( \vga_x[0]~6_combout  & ( \vga_x[0]~45_combout  & ( (!\vga_x[0]~1_combout  & !\vga_x[0]~0_combout ) ) ) ) # ( \vga_x[0]~6_combout  & ( !\vga_x[0]~45_combout  & ( (!\vga_x[0]~0_combout  & ((!\vga_x[0]~1_combout ) # 
// ((!\vga_x[0]~5_combout  & \vga_x[0]~4_combout )))) ) ) ) # ( !\vga_x[0]~6_combout  & ( !\vga_x[0]~45_combout  & ( (!\vga_x[0]~5_combout  & (\vga_x[0]~1_combout  & (!\vga_x[0]~0_combout  & \vga_x[0]~4_combout ))) ) ) )

	.dataa(!\vga_x[0]~5_combout ),
	.datab(!\vga_x[0]~1_combout ),
	.datac(!\vga_x[0]~0_combout ),
	.datad(!\vga_x[0]~4_combout ),
	.datae(!\vga_x[0]~6_combout ),
	.dataf(!\vga_x[0]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~7 .extended_lut = "off";
defparam \vga_x[0]~7 .lut_mask = 64'h0020C0E00000C0C0;
defparam \vga_x[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N9
cyclonev_lcell_comb \vga_x[0]~8 (
// Equation(s):
// \vga_x[0]~8_combout  = ( !\c|state.p8~q  & ( !\c|state.p2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|state.p2~q ),
	.datae(gnd),
	.dataf(!\c|state.p8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~8 .extended_lut = "off";
defparam \vga_x[0]~8 .lut_mask = 64'hFF00FF0000000000;
defparam \vga_x[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N42
cyclonev_lcell_comb \vga_x[0]~9 (
// Equation(s):
// \vga_x[0]~9_combout  = ( \vga_x[0]~4_combout  & ( \vga_x[0]~45_combout  & ( (\vga_x[0]~8_combout  & (!\vga_x[0]~1_combout  & \vga_x[0]~6_combout )) ) ) ) # ( !\vga_x[0]~4_combout  & ( \vga_x[0]~45_combout  & ( (\vga_x[0]~8_combout  & (!\vga_x[0]~1_combout 
//  & \vga_x[0]~6_combout )) ) ) ) # ( \vga_x[0]~4_combout  & ( !\vga_x[0]~45_combout  & ( (\vga_x[0]~8_combout  & ((!\vga_x[0]~1_combout  & ((\vga_x[0]~6_combout ))) # (\vga_x[0]~1_combout  & (!\vga_x[0]~5_combout )))) ) ) ) # ( !\vga_x[0]~4_combout  & ( 
// !\vga_x[0]~45_combout  & ( (\vga_x[0]~8_combout  & (!\vga_x[0]~1_combout  & \vga_x[0]~6_combout )) ) ) )

	.dataa(!\vga_x[0]~8_combout ),
	.datab(!\vga_x[0]~1_combout ),
	.datac(!\vga_x[0]~5_combout ),
	.datad(!\vga_x[0]~6_combout ),
	.datae(!\vga_x[0]~4_combout ),
	.dataf(!\vga_x[0]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~9 .extended_lut = "off";
defparam \vga_x[0]~9 .lut_mask = 64'h0044105400440044;
defparam \vga_x[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N33
cyclonev_lcell_comb \vga_x[0]~44 (
// Equation(s):
// \vga_x[0]~44_combout  = ( !\c|state.p3~q  & ( !\c|state.p5~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\c|state.p5~q ),
	.datae(gnd),
	.dataf(!\c|state.p3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~44 .extended_lut = "off";
defparam \vga_x[0]~44 .lut_mask = 64'hFF00FF0000000000;
defparam \vga_x[0]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N48
cyclonev_lcell_comb \vga_x[0]~10 (
// Equation(s):
// \vga_x[0]~10_combout  = ( \c|Add12~9_sumout  & ( !\vga_x[0]~44_combout  & ( (((\c|Add12~17_sumout ) # (\c|Add12~5_sumout )) # (\c|Add12~13_sumout )) # (\c|Add12~1_sumout ) ) ) ) # ( !\c|Add12~9_sumout  & ( !\vga_x[0]~44_combout  & ( (\c|Add12~5_sumout ) # 
// (\c|Add12~1_sumout ) ) ) )

	.dataa(!\c|Add12~1_sumout ),
	.datab(!\c|Add12~13_sumout ),
	.datac(!\c|Add12~5_sumout ),
	.datad(!\c|Add12~17_sumout ),
	.datae(!\c|Add12~9_sumout ),
	.dataf(!\vga_x[0]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~10 .extended_lut = "off";
defparam \vga_x[0]~10 .lut_mask = 64'h5F5F7FFF00000000;
defparam \vga_x[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N36
cyclonev_lcell_comb \c|LessThan17~1 (
// Equation(s):
// \c|LessThan17~1_combout  = ( \c|Add14~9_sumout  & ( (\c|Add14~13_sumout  & \c|Add14~5_sumout ) ) )

	.dataa(!\c|Add14~13_sumout ),
	.datab(!\c|Add14~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|Add14~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan17~1 .extended_lut = "off";
defparam \c|LessThan17~1 .lut_mask = 64'h0000000011111111;
defparam \c|LessThan17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N42
cyclonev_lcell_comb \vga_x[0]~11 (
// Equation(s):
// \vga_x[0]~11_combout  = ( \c|Add14~21_sumout  & ( \c|Add14~17_sumout  & ( !\vga_x[0]~2_combout  ) ) ) # ( !\c|Add14~21_sumout  & ( \c|Add14~17_sumout  & ( (!\vga_x[0]~2_combout  & (((\c|Add14~1_sumout ) # (\c|Add14~25_sumout )) # (\c|LessThan17~1_combout 
// ))) ) ) ) # ( \c|Add14~21_sumout  & ( !\c|Add14~17_sumout  & ( !\vga_x[0]~2_combout  ) ) ) # ( !\c|Add14~21_sumout  & ( !\c|Add14~17_sumout  & ( (!\vga_x[0]~2_combout  & ((\c|Add14~1_sumout ) # (\c|Add14~25_sumout ))) ) ) )

	.dataa(!\c|LessThan17~1_combout ),
	.datab(!\vga_x[0]~2_combout ),
	.datac(!\c|Add14~25_sumout ),
	.datad(!\c|Add14~1_sumout ),
	.datae(!\c|Add14~21_sumout ),
	.dataf(!\c|Add14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~11 .extended_lut = "off";
defparam \vga_x[0]~11 .lut_mask = 64'h0CCCCCCC4CCCCCCC;
defparam \vga_x[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N48
cyclonev_lcell_comb \vga_x[0]~13 (
// Equation(s):
// \vga_x[0]~13_combout  = ( !\c|state.p5~q  & ( \c|Add10~17_sumout  & ( (!\c|state.p8~q  & (\c|state.p2~q  & !\c|state.p3~q )) ) ) ) # ( !\c|state.p5~q  & ( !\c|Add10~17_sumout  & ( (!\c|state.p8~q  & (\c|state.p2~q  & (!\c|LessThan9~2_combout  & 
// !\c|state.p3~q ))) ) ) )

	.dataa(!\c|state.p8~q ),
	.datab(!\c|state.p2~q ),
	.datac(!\c|LessThan9~2_combout ),
	.datad(!\c|state.p3~q ),
	.datae(!\c|state.p5~q ),
	.dataf(!\c|Add10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~13 .extended_lut = "off";
defparam \vga_x[0]~13 .lut_mask = 64'h2000000022000000;
defparam \vga_x[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N6
cyclonev_lcell_comb \c|LessThan5~1 (
// Equation(s):
// \c|LessThan5~1_combout  = ( \c|Add8~13_sumout  & ( \c|Add8~9_sumout  & ( \c|Add8~5_sumout  ) ) )

	.dataa(gnd),
	.datab(!\c|Add8~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c|Add8~13_sumout ),
	.dataf(!\c|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan5~1 .extended_lut = "off";
defparam \c|LessThan5~1 .lut_mask = 64'h0000000000003333;
defparam \c|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N12
cyclonev_lcell_comb \vga_x[0]~12 (
// Equation(s):
// \vga_x[0]~12_combout  = ( \c|Add8~17_sumout  & ( \c|Add8~21_sumout  & ( \vga_x[0]~3_combout  ) ) ) # ( !\c|Add8~17_sumout  & ( \c|Add8~21_sumout  & ( \vga_x[0]~3_combout  ) ) ) # ( \c|Add8~17_sumout  & ( !\c|Add8~21_sumout  & ( (\vga_x[0]~3_combout  & 
// (((\c|Add8~25_sumout ) # (\c|Add8~1_sumout )) # (\c|LessThan5~1_combout ))) ) ) ) # ( !\c|Add8~17_sumout  & ( !\c|Add8~21_sumout  & ( (\vga_x[0]~3_combout  & ((\c|Add8~25_sumout ) # (\c|Add8~1_sumout ))) ) ) )

	.dataa(!\vga_x[0]~3_combout ),
	.datab(!\c|LessThan5~1_combout ),
	.datac(!\c|Add8~1_sumout ),
	.datad(!\c|Add8~25_sumout ),
	.datae(!\c|Add8~17_sumout ),
	.dataf(!\c|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~12 .extended_lut = "off";
defparam \vga_x[0]~12 .lut_mask = 64'h0555155555555555;
defparam \vga_x[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y76_N21
cyclonev_lcell_comb \vga_x[0]~14 (
// Equation(s):
// \vga_x[0]~14_combout  = ( \c|LessThan3~0_combout  & ( \c|LessThan7~0_combout  & ( (!\c|state.p5~q  & !\c|state.p3~q ) ) ) ) # ( !\c|LessThan3~0_combout  & ( \c|LessThan7~0_combout  & ( (!\c|state.p5~q  & (!\c|state.p3~q  & ((\c|state.p8~q ) # 
// (\c|state.p2~q )))) ) ) ) # ( \c|LessThan3~0_combout  & ( !\c|LessThan7~0_combout  & ( (!\c|state.p5~q  & (!\c|state.p2~q  & (!\c|state.p3~q  & !\c|state.p8~q ))) ) ) )

	.dataa(!\c|state.p5~q ),
	.datab(!\c|state.p2~q ),
	.datac(!\c|state.p3~q ),
	.datad(!\c|state.p8~q ),
	.datae(!\c|LessThan3~0_combout ),
	.dataf(!\c|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~14 .extended_lut = "off";
defparam \vga_x[0]~14 .lut_mask = 64'h0000800020A0A0A0;
defparam \vga_x[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N12
cyclonev_lcell_comb \c|LessThan21~1 (
// Equation(s):
// \c|LessThan21~1_combout  = ( \c|Add15~5_sumout  & ( (!\c|Add15~21_sumout  & ((!\c|Add15~17_sumout ) # ((!\c|Add15~9_sumout ) # (!\c|Add15~13_sumout )))) ) ) # ( !\c|Add15~5_sumout  & ( !\c|Add15~21_sumout  ) )

	.dataa(!\c|Add15~17_sumout ),
	.datab(!\c|Add15~9_sumout ),
	.datac(!\c|Add15~21_sumout ),
	.datad(!\c|Add15~13_sumout ),
	.datae(gnd),
	.dataf(!\c|Add15~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan21~1 .extended_lut = "off";
defparam \c|LessThan21~1 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \c|LessThan21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N3
cyclonev_lcell_comb \vga_x[0]~15 (
// Equation(s):
// \vga_x[0]~15_combout  = ( \c|Add15~1_sumout  & ( \c|state.p8~q  & ( (!\c|state.p5~q  & !\c|state.p3~q ) ) ) ) # ( !\c|Add15~1_sumout  & ( \c|state.p8~q  & ( (!\c|state.p5~q  & (!\c|state.p3~q  & ((!\c|LessThan21~1_combout ) # (\c|Add15~25_sumout )))) ) ) 
// )

	.dataa(!\c|Add15~25_sumout ),
	.datab(!\c|LessThan21~1_combout ),
	.datac(!\c|state.p5~q ),
	.datad(!\c|state.p3~q ),
	.datae(!\c|Add15~1_sumout ),
	.dataf(!\c|state.p8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~15 .extended_lut = "off";
defparam \vga_x[0]~15 .lut_mask = 64'h00000000D000F000;
defparam \vga_x[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N24
cyclonev_lcell_comb \vga_x[0]~16 (
// Equation(s):
// \vga_x[0]~16_combout  = ( !\vga_x[0]~14_combout  & ( !\vga_x[0]~15_combout  & ( (!\vga_x[0]~10_combout  & (!\vga_x[0]~11_combout  & (!\vga_x[0]~13_combout  & !\vga_x[0]~12_combout ))) ) ) )

	.dataa(!\vga_x[0]~10_combout ),
	.datab(!\vga_x[0]~11_combout ),
	.datac(!\vga_x[0]~13_combout ),
	.datad(!\vga_x[0]~12_combout ),
	.datae(!\vga_x[0]~14_combout ),
	.dataf(!\vga_x[0]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~16 .extended_lut = "off";
defparam \vga_x[0]~16 .lut_mask = 64'h8000000000000000;
defparam \vga_x[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N33
cyclonev_lcell_comb \vga_x[5]~35 (
// Equation(s):
// \vga_x[5]~35_combout  = ( \c|Add11~13_sumout  & ( \vga_x[0]~16_combout  & ( ((!\vga_x[0]~8_combout ) # ((!\vga_x[0]~6_combout  & !\vga_x[0]~1_combout ))) # (\c|Add12~13_sumout ) ) ) ) # ( !\c|Add11~13_sumout  & ( \vga_x[0]~16_combout  & ( 
// (\c|Add12~13_sumout  & (\vga_x[0]~8_combout  & ((\vga_x[0]~1_combout ) # (\vga_x[0]~6_combout )))) ) ) ) # ( \c|Add11~13_sumout  & ( !\vga_x[0]~16_combout  & ( ((!\vga_x[0]~6_combout ) # ((!\vga_x[0]~8_combout ) # (\vga_x[0]~1_combout ))) # 
// (\c|Add12~13_sumout ) ) ) ) # ( !\c|Add11~13_sumout  & ( !\vga_x[0]~16_combout  & ( (\c|Add12~13_sumout  & (\vga_x[0]~6_combout  & (\vga_x[0]~8_combout  & !\vga_x[0]~1_combout ))) ) ) )

	.dataa(!\c|Add12~13_sumout ),
	.datab(!\vga_x[0]~6_combout ),
	.datac(!\vga_x[0]~8_combout ),
	.datad(!\vga_x[0]~1_combout ),
	.datae(!\c|Add11~13_sumout ),
	.dataf(!\vga_x[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[5]~35 .extended_lut = "off";
defparam \vga_x[5]~35 .lut_mask = 64'h0100FDFF0105FDF5;
defparam \vga_x[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N36
cyclonev_lcell_comb \vga_x[0]~18 (
// Equation(s):
// \vga_x[0]~18_combout  = ( !\c|Add15~1_sumout  & ( \c|Add10~17_sumout  & ( (\c|state.p6~q  & (!\c|Add15~25_sumout  & \c|LessThan21~1_combout )) ) ) ) # ( \c|Add15~1_sumout  & ( !\c|Add10~17_sumout  & ( (!\c|state.p6~q  & \c|LessThan9~2_combout ) ) ) ) # ( 
// !\c|Add15~1_sumout  & ( !\c|Add10~17_sumout  & ( (!\c|state.p6~q  & (((\c|LessThan9~2_combout )))) # (\c|state.p6~q  & (!\c|Add15~25_sumout  & ((\c|LessThan21~1_combout )))) ) ) )

	.dataa(!\c|state.p6~q ),
	.datab(!\c|Add15~25_sumout ),
	.datac(!\c|LessThan9~2_combout ),
	.datad(!\c|LessThan21~1_combout ),
	.datae(!\c|Add15~1_sumout ),
	.dataf(!\c|Add10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~18 .extended_lut = "off";
defparam \vga_x[0]~18 .lut_mask = 64'h0A4E0A0A00440000;
defparam \vga_x[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N54
cyclonev_lcell_comb \vga_x[5]~19 (
// Equation(s):
// \vga_x[5]~19_combout  = ( \vga_x[0]~18_combout  & ( \b|done~q  & ( (\c|state.state_rest~q  & (!\c|state.state_start~DUPLICATE_q  & ((!\c|LessThan13~0_combout ) # (\vga_x[0]~1_combout )))) ) ) ) # ( !\vga_x[0]~18_combout  & ( \b|done~q  & ( 
// (\c|state.state_rest~q  & !\c|state.state_start~DUPLICATE_q ) ) ) )

	.dataa(!\c|state.state_rest~q ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\c|LessThan13~0_combout ),
	.datad(!\vga_x[0]~1_combout ),
	.datae(!\vga_x[0]~18_combout ),
	.dataf(!\b|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[5]~19 .extended_lut = "off";
defparam \vga_x[5]~19 .lut_mask = 64'h0000000044444044;
defparam \vga_x[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N6
cyclonev_lcell_comb \vga_x[0]~20 (
// Equation(s):
// \vga_x[0]~20_combout  = ( \c|LessThan21~0_combout  & ( \c|state.p6~q  & ( (!\c|Add15~1_sumout  & \c|LessThan13~0_combout ) ) ) ) # ( \c|LessThan21~0_combout  & ( !\c|state.p6~q  & ( (\c|state.p4~q  & (\c|LessThan13~0_combout  & !\c|LessThan9~1_combout )) 
// ) ) ) # ( !\c|LessThan21~0_combout  & ( !\c|state.p6~q  & ( (\c|state.p4~q  & (\c|LessThan13~0_combout  & !\c|LessThan9~1_combout )) ) ) )

	.dataa(!\c|Add15~1_sumout ),
	.datab(!\c|state.p4~q ),
	.datac(!\c|LessThan13~0_combout ),
	.datad(!\c|LessThan9~1_combout ),
	.datae(!\c|LessThan21~0_combout ),
	.dataf(!\c|state.p6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~20 .extended_lut = "off";
defparam \vga_x[0]~20 .lut_mask = 64'h0300030000000A0A;
defparam \vga_x[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N24
cyclonev_lcell_comb \vga_x[5]~36 (
// Equation(s):
// \vga_x[5]~36_combout  = ( \c|Add13~13_sumout  & ( \b|vga_x [5] & ( (!\b|done~q ) # ((!\c|state.state_start~DUPLICATE_q  & (\c|state.state_rest~q  & \vga_x[0]~20_combout ))) ) ) ) # ( !\c|Add13~13_sumout  & ( \b|vga_x [5] & ( !\b|done~q  ) ) ) # ( 
// \c|Add13~13_sumout  & ( !\b|vga_x [5] & ( (\b|done~q  & (!\c|state.state_start~DUPLICATE_q  & (\c|state.state_rest~q  & \vga_x[0]~20_combout ))) ) ) )

	.dataa(!\b|done~q ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\c|state.state_rest~q ),
	.datad(!\vga_x[0]~20_combout ),
	.datae(!\c|Add13~13_sumout ),
	.dataf(!\b|vga_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[5]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[5]~36 .extended_lut = "off";
defparam \vga_x[5]~36 .lut_mask = 64'h00000004AAAAAAAE;
defparam \vga_x[5]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N0
cyclonev_lcell_comb \vga_x[5]~37 (
// Equation(s):
// \vga_x[5]~37_combout  = ( \c|Add9~13_sumout  & ( \vga_x[5]~36_combout  ) ) # ( !\c|Add9~13_sumout  & ( \vga_x[5]~36_combout  ) ) # ( \c|Add9~13_sumout  & ( !\vga_x[5]~36_combout  & ( (\vga_x[5]~19_combout  & ((!\vga_x[0]~7_combout  & (\vga_x[0]~9_combout 
// )) # (\vga_x[0]~7_combout  & ((\vga_x[5]~35_combout ))))) ) ) ) # ( !\c|Add9~13_sumout  & ( !\vga_x[5]~36_combout  & ( (\vga_x[0]~7_combout  & (\vga_x[5]~35_combout  & \vga_x[5]~19_combout )) ) ) )

	.dataa(!\vga_x[0]~7_combout ),
	.datab(!\vga_x[0]~9_combout ),
	.datac(!\vga_x[5]~35_combout ),
	.datad(!\vga_x[5]~19_combout ),
	.datae(!\c|Add9~13_sumout ),
	.dataf(!\vga_x[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[5]~37 .extended_lut = "off";
defparam \vga_x[5]~37 .lut_mask = 64'h00050027FFFFFFFF;
defparam \vga_x[5]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N36
cyclonev_lcell_comb \vga_x[6]~38 (
// Equation(s):
// \vga_x[6]~38_combout  = ( \c|Add11~17_sumout  & ( \c|Add12~17_sumout  ) ) # ( !\c|Add11~17_sumout  & ( \c|Add12~17_sumout  & ( (\vga_x[0]~8_combout  & ((!\vga_x[0]~1_combout  & (\vga_x[0]~6_combout )) # (\vga_x[0]~1_combout  & ((\vga_x[0]~16_combout ))))) 
// ) ) ) # ( \c|Add11~17_sumout  & ( !\c|Add12~17_sumout  & ( (!\vga_x[0]~8_combout ) # ((!\vga_x[0]~1_combout  & (!\vga_x[0]~6_combout )) # (\vga_x[0]~1_combout  & ((!\vga_x[0]~16_combout )))) ) ) )

	.dataa(!\vga_x[0]~1_combout ),
	.datab(!\vga_x[0]~8_combout ),
	.datac(!\vga_x[0]~6_combout ),
	.datad(!\vga_x[0]~16_combout ),
	.datae(!\c|Add11~17_sumout ),
	.dataf(!\c|Add12~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[6]~38 .extended_lut = "off";
defparam \vga_x[6]~38 .lut_mask = 64'h0000FDEC0213FFFF;
defparam \vga_x[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N27
cyclonev_lcell_comb \vga_x[6]~39 (
// Equation(s):
// \vga_x[6]~39_combout  = ( \c|Add13~17_sumout  & ( \b|vga_x [6] & ( (!\b|done~q ) # ((!\c|state.state_start~DUPLICATE_q  & (\vga_x[0]~20_combout  & \c|state.state_rest~q ))) ) ) ) # ( !\c|Add13~17_sumout  & ( \b|vga_x [6] & ( !\b|done~q  ) ) ) # ( 
// \c|Add13~17_sumout  & ( !\b|vga_x [6] & ( (\b|done~q  & (!\c|state.state_start~DUPLICATE_q  & (\vga_x[0]~20_combout  & \c|state.state_rest~q ))) ) ) )

	.dataa(!\b|done~q ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\vga_x[0]~20_combout ),
	.datad(!\c|state.state_rest~q ),
	.datae(!\c|Add13~17_sumout ),
	.dataf(!\b|vga_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[6]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[6]~39 .extended_lut = "off";
defparam \vga_x[6]~39 .lut_mask = 64'h00000004AAAAAAAE;
defparam \vga_x[6]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N54
cyclonev_lcell_comb \vga_x[6]~40 (
// Equation(s):
// \vga_x[6]~40_combout  = ( \vga_x[0]~7_combout  & ( \vga_x[5]~19_combout  & ( (\vga_x[6]~39_combout ) # (\vga_x[6]~38_combout ) ) ) ) # ( !\vga_x[0]~7_combout  & ( \vga_x[5]~19_combout  & ( ((\c|Add9~17_sumout  & \vga_x[0]~9_combout )) # 
// (\vga_x[6]~39_combout ) ) ) ) # ( \vga_x[0]~7_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[6]~39_combout  ) ) ) # ( !\vga_x[0]~7_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[6]~39_combout  ) ) )

	.dataa(!\c|Add9~17_sumout ),
	.datab(!\vga_x[0]~9_combout ),
	.datac(!\vga_x[6]~38_combout ),
	.datad(!\vga_x[6]~39_combout ),
	.datae(!\vga_x[0]~7_combout ),
	.dataf(!\vga_x[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[6]~40 .extended_lut = "off";
defparam \vga_x[6]~40 .lut_mask = 64'h00FF00FF11FF0FFF;
defparam \vga_x[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N36
cyclonev_lcell_comb \vga_x[7]~41 (
// Equation(s):
// \vga_x[7]~41_combout  = ( \c|Add12~9_sumout  & ( \vga_x[0]~6_combout  & ( ((\vga_x[0]~8_combout  & ((!\vga_x[0]~1_combout ) # (\vga_x[0]~16_combout )))) # (\c|Add11~9_sumout ) ) ) ) # ( !\c|Add12~9_sumout  & ( \vga_x[0]~6_combout  & ( (\c|Add11~9_sumout  
// & ((!\vga_x[0]~8_combout ) # ((!\vga_x[0]~16_combout  & \vga_x[0]~1_combout )))) ) ) ) # ( \c|Add12~9_sumout  & ( !\vga_x[0]~6_combout  & ( ((\vga_x[0]~16_combout  & (\vga_x[0]~8_combout  & \vga_x[0]~1_combout ))) # (\c|Add11~9_sumout ) ) ) ) # ( 
// !\c|Add12~9_sumout  & ( !\vga_x[0]~6_combout  & ( (\c|Add11~9_sumout  & ((!\vga_x[0]~16_combout ) # ((!\vga_x[0]~8_combout ) # (!\vga_x[0]~1_combout )))) ) ) )

	.dataa(!\vga_x[0]~16_combout ),
	.datab(!\vga_x[0]~8_combout ),
	.datac(!\vga_x[0]~1_combout ),
	.datad(!\c|Add11~9_sumout ),
	.datae(!\c|Add12~9_sumout ),
	.dataf(!\vga_x[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[7]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[7]~41 .extended_lut = "off";
defparam \vga_x[7]~41 .lut_mask = 64'h00FE01FF00CE31FF;
defparam \vga_x[7]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N6
cyclonev_lcell_comb \vga_x[7]~42 (
// Equation(s):
// \vga_x[7]~42_combout  = ( \c|state.state_rest~q  & ( \vga_x[0]~20_combout  & ( (!\b|done~q  & (((\b|vga_x [7])))) # (\b|done~q  & (!\c|state.state_start~DUPLICATE_q  & ((\c|Add13~9_sumout )))) ) ) ) # ( !\c|state.state_rest~q  & ( \vga_x[0]~20_combout  & 
// ( (\b|vga_x [7] & !\b|done~q ) ) ) ) # ( \c|state.state_rest~q  & ( !\vga_x[0]~20_combout  & ( (\b|vga_x [7] & !\b|done~q ) ) ) ) # ( !\c|state.state_rest~q  & ( !\vga_x[0]~20_combout  & ( (\b|vga_x [7] & !\b|done~q ) ) ) )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(!\b|vga_x [7]),
	.datac(!\b|done~q ),
	.datad(!\c|Add13~9_sumout ),
	.datae(!\c|state.state_rest~q ),
	.dataf(!\vga_x[0]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[7]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[7]~42 .extended_lut = "off";
defparam \vga_x[7]~42 .lut_mask = 64'h303030303030303A;
defparam \vga_x[7]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N48
cyclonev_lcell_comb \vga_x[7]~43 (
// Equation(s):
// \vga_x[7]~43_combout  = ( \vga_x[0]~7_combout  & ( \vga_x[7]~42_combout  ) ) # ( !\vga_x[0]~7_combout  & ( \vga_x[7]~42_combout  ) ) # ( \vga_x[0]~7_combout  & ( !\vga_x[7]~42_combout  & ( (\vga_x[7]~41_combout  & \vga_x[5]~19_combout ) ) ) ) # ( 
// !\vga_x[0]~7_combout  & ( !\vga_x[7]~42_combout  & ( (\vga_x[0]~9_combout  & (\vga_x[5]~19_combout  & \c|Add9~9_sumout )) ) ) )

	.dataa(!\vga_x[7]~41_combout ),
	.datab(!\vga_x[0]~9_combout ),
	.datac(!\vga_x[5]~19_combout ),
	.datad(!\c|Add9~9_sumout ),
	.datae(!\vga_x[0]~7_combout ),
	.dataf(!\vga_x[7]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[7]~43 .extended_lut = "off";
defparam \vga_x[7]~43 .lut_mask = 64'h00030505FFFFFFFF;
defparam \vga_x[7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N33
cyclonev_lcell_comb \vga_y[2]~2 (
// Equation(s):
// \vga_y[2]~2_combout  = ( !\c|state.p8~q  & ( !\c|state.p6~q  ) )

	.dataa(gnd),
	.datab(!\c|state.p6~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.p8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~2 .extended_lut = "off";
defparam \vga_y[2]~2 .lut_mask = 64'hCCCCCCCC00000000;
defparam \vga_y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N24
cyclonev_lcell_comb \vga_y[2]~9 (
// Equation(s):
// \vga_y[2]~9_combout  = ( !\c|state.p7~q  & ( (!\c|state.p4~q  & (!\c|state.p5~q  & \c|state.p2~q )) ) )

	.dataa(gnd),
	.datab(!\c|state.p4~q ),
	.datac(!\c|state.p5~q ),
	.datad(!\c|state.p2~q ),
	.datae(gnd),
	.dataf(!\c|state.p7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~9 .extended_lut = "off";
defparam \vga_y[2]~9 .lut_mask = 64'h00C000C000000000;
defparam \vga_y[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N45
cyclonev_lcell_comb \vga_y[2]~8 (
// Equation(s):
// \vga_y[2]~8_combout  = ( \c|state.p2~q  & ( \c|state.p3~q  & ( !\c|state.p7~q  ) ) ) # ( !\c|state.p2~q  & ( \c|state.p3~q  & ( !\c|state.p7~q  ) ) ) # ( \c|state.p2~q  & ( !\c|state.p3~q  & ( !\c|state.p7~q  ) ) ) # ( !\c|state.p2~q  & ( !\c|state.p3~q  
// & ( (!\c|state.p7~q  & ((\c|state.p4~q ) # (\c|state.p5~q ))) ) ) )

	.dataa(!\c|state.p5~q ),
	.datab(!\c|state.p7~q ),
	.datac(!\c|state.p4~q ),
	.datad(gnd),
	.datae(!\c|state.p2~q ),
	.dataf(!\c|state.p3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~8 .extended_lut = "off";
defparam \vga_y[2]~8 .lut_mask = 64'h4C4CCCCCCCCCCCCC;
defparam \vga_y[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N51
cyclonev_lcell_comb \c|LessThan5~2 (
// Equation(s):
// \c|LessThan5~2_combout  = ( \c|Add8~5_sumout  & ( \c|Add8~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\c|Add8~5_sumout ),
	.dataf(!\c|Add8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan5~2 .extended_lut = "off";
defparam \c|LessThan5~2 .lut_mask = 64'h000000000000FFFF;
defparam \c|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N24
cyclonev_lcell_comb \c|LessThan5~3 (
// Equation(s):
// \c|LessThan5~3_combout  = ( \c|Add8~17_sumout  & ( !\c|Add8~21_sumout  & ( (!\c|Add8~1_sumout  & (!\c|Add8~25_sumout  & ((!\c|Add8~13_sumout ) # (!\c|LessThan5~2_combout )))) ) ) ) # ( !\c|Add8~17_sumout  & ( !\c|Add8~21_sumout  & ( (!\c|Add8~1_sumout  & 
// !\c|Add8~25_sumout ) ) ) )

	.dataa(!\c|Add8~1_sumout ),
	.datab(!\c|Add8~13_sumout ),
	.datac(!\c|LessThan5~2_combout ),
	.datad(!\c|Add8~25_sumout ),
	.datae(!\c|Add8~17_sumout ),
	.dataf(!\c|Add8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan5~3 .extended_lut = "off";
defparam \c|LessThan5~3 .lut_mask = 64'hAA00A80000000000;
defparam \c|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N27
cyclonev_lcell_comb \vga_y[2]~1 (
// Equation(s):
// \vga_y[2]~1_combout  = ( !\c|state.p7~q  & ( (!\c|state.p5~q  & (!\c|state.p4~q  & !\c|state.p2~q )) ) )

	.dataa(!\c|state.p5~q ),
	.datab(!\c|state.p4~q ),
	.datac(!\c|state.p2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|state.p7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~1 .extended_lut = "off";
defparam \vga_y[2]~1 .lut_mask = 64'h8080808000000000;
defparam \vga_y[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N30
cyclonev_lcell_comb \vga_y[2]~20 (
// Equation(s):
// \vga_y[2]~20_combout  = ( \c|LessThan7~0_combout  & ( \c|LessThan3~0_combout  & ( (!\vga_y[2]~9_combout  & (\vga_y[2]~8_combout  & ((!\vga_y[2]~1_combout ) # (\c|LessThan5~3_combout )))) ) ) ) # ( !\c|LessThan7~0_combout  & ( \c|LessThan3~0_combout  & ( 
// (\vga_y[2]~8_combout  & ((!\vga_y[2]~1_combout ) # (\c|LessThan5~3_combout ))) ) ) ) # ( \c|LessThan7~0_combout  & ( !\c|LessThan3~0_combout  & ( (!\vga_y[2]~9_combout  & ((!\vga_y[2]~1_combout ) # (\c|LessThan5~3_combout ))) ) ) ) # ( 
// !\c|LessThan7~0_combout  & ( !\c|LessThan3~0_combout  & ( (!\vga_y[2]~1_combout ) # (\c|LessThan5~3_combout ) ) ) )

	.dataa(!\vga_y[2]~9_combout ),
	.datab(!\vga_y[2]~8_combout ),
	.datac(!\c|LessThan5~3_combout ),
	.datad(!\vga_y[2]~1_combout ),
	.datae(!\c|LessThan7~0_combout ),
	.dataf(!\c|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~20 .extended_lut = "off";
defparam \vga_y[2]~20 .lut_mask = 64'hFF0FAA0A33032202;
defparam \vga_y[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N3
cyclonev_lcell_comb \c|LessThan13~1 (
// Equation(s):
// \c|LessThan13~1_combout  = ( \c|Add13~9_sumout  & ( (!\c|Add13~17_sumout  & (!\c|Add13~13_sumout  & !\c|Add13~1_sumout )) ) ) # ( !\c|Add13~9_sumout  & ( !\c|Add13~1_sumout  ) )

	.dataa(!\c|Add13~17_sumout ),
	.datab(gnd),
	.datac(!\c|Add13~13_sumout ),
	.datad(!\c|Add13~1_sumout ),
	.datae(gnd),
	.dataf(!\c|Add13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan13~1 .extended_lut = "off";
defparam \c|LessThan13~1 .lut_mask = 64'hFF00FF00A000A000;
defparam \c|LessThan13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N18
cyclonev_lcell_comb \vga_y[2]~14 (
// Equation(s):
// \vga_y[2]~14_combout  = ( \c|LessThan13~1_combout  & ( \c|LessThan7~0_combout  & ( (!\c|state.p8~q  & (\c|LessThan21~0_combout  & (!\c|Add15~1_sumout  & !\c|Add13~5_sumout ))) ) ) ) # ( \c|LessThan13~1_combout  & ( !\c|LessThan7~0_combout  & ( 
// (\c|LessThan21~0_combout  & (!\c|Add15~1_sumout  & ((!\c|Add13~5_sumout ) # (\c|state.p8~q )))) ) ) ) # ( !\c|LessThan13~1_combout  & ( !\c|LessThan7~0_combout  & ( (\c|state.p8~q  & (\c|LessThan21~0_combout  & !\c|Add15~1_sumout )) ) ) )

	.dataa(!\c|state.p8~q ),
	.datab(!\c|LessThan21~0_combout ),
	.datac(!\c|Add15~1_sumout ),
	.datad(!\c|Add13~5_sumout ),
	.datae(!\c|LessThan13~1_combout ),
	.dataf(!\c|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~14 .extended_lut = "off";
defparam \vga_y[2]~14 .lut_mask = 64'h1010301000002000;
defparam \vga_y[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N15
cyclonev_lcell_comb \vga_y[2]~11 (
// Equation(s):
// \vga_y[2]~11_combout  = ( \c|state.p4~q  & ( (!\c|state.p7~q  & !\c|state.p5~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|state.p7~q ),
	.datad(!\c|state.p5~q ),
	.datae(gnd),
	.dataf(!\c|state.p4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~11 .extended_lut = "off";
defparam \vga_y[2]~11 .lut_mask = 64'h00000000F000F000;
defparam \vga_y[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N12
cyclonev_lcell_comb \vga_y[2]~6 (
// Equation(s):
// \vga_y[2]~6_combout  = ( \c|state.p3~q  & ( (!\c|state.p7~q  & (((!\c|state.p4~q  & !\c|state.p2~q )) # (\c|state.p5~q ))) ) ) # ( !\c|state.p3~q  & ( (!\c|state.p7~q  & \c|state.p5~q ) ) )

	.dataa(!\c|state.p4~q ),
	.datab(!\c|state.p7~q ),
	.datac(!\c|state.p5~q ),
	.datad(!\c|state.p2~q ),
	.datae(gnd),
	.dataf(!\c|state.p3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~6 .extended_lut = "off";
defparam \vga_y[2]~6 .lut_mask = 64'h0C0C0C0C8C0C8C0C;
defparam \vga_y[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N6
cyclonev_lcell_comb \vga_y[2]~5 (
// Equation(s):
// \vga_y[2]~5_combout  = ( \c|state.p2~q  & ( \c|Add10~17_sumout  & ( (!\c|state.p5~q  & !\c|state.p7~q ) ) ) ) # ( !\c|state.p2~q  & ( \c|Add10~17_sumout  & ( (\c|state.p4~q  & (!\c|state.p5~q  & !\c|state.p7~q )) ) ) ) # ( \c|state.p2~q  & ( 
// !\c|Add10~17_sumout  & ( (!\c|LessThan9~2_combout  & (!\c|state.p5~q  & !\c|state.p7~q )) ) ) ) # ( !\c|state.p2~q  & ( !\c|Add10~17_sumout  & ( (!\c|LessThan9~2_combout  & (\c|state.p4~q  & (!\c|state.p5~q  & !\c|state.p7~q ))) ) ) )

	.dataa(!\c|LessThan9~2_combout ),
	.datab(!\c|state.p4~q ),
	.datac(!\c|state.p5~q ),
	.datad(!\c|state.p7~q ),
	.datae(!\c|state.p2~q ),
	.dataf(!\c|Add10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~5 .extended_lut = "off";
defparam \vga_y[2]~5 .lut_mask = 64'h2000A0003000F000;
defparam \vga_y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N39
cyclonev_lcell_comb \c|LessThan17~2 (
// Equation(s):
// \c|LessThan17~2_combout  = ( \c|Add14~17_sumout  & ( (\c|Add14~13_sumout  & (\c|Add14~5_sumout  & \c|Add14~9_sumout )) ) )

	.dataa(!\c|Add14~13_sumout ),
	.datab(!\c|Add14~5_sumout ),
	.datac(!\c|Add14~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|Add14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan17~2 .extended_lut = "off";
defparam \c|LessThan17~2 .lut_mask = 64'h0000000001010101;
defparam \c|LessThan17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N48
cyclonev_lcell_comb \vga_y[2]~3 (
// Equation(s):
// \vga_y[2]~3_combout  = ( \c|Add14~1_sumout  & ( \c|Add14~25_sumout  & ( (!\c|state.p7~q  & !\c|state.p5~q ) ) ) ) # ( !\c|Add14~1_sumout  & ( \c|Add14~25_sumout  & ( (!\c|state.p7~q  & !\c|state.p5~q ) ) ) ) # ( \c|Add14~1_sumout  & ( !\c|Add14~25_sumout  
// & ( (!\c|state.p7~q  & !\c|state.p5~q ) ) ) ) # ( !\c|Add14~1_sumout  & ( !\c|Add14~25_sumout  & ( (!\c|Add14~21_sumout  & ((!\c|LessThan17~2_combout ) # ((!\c|state.p7~q  & !\c|state.p5~q )))) # (\c|Add14~21_sumout  & (((!\c|state.p7~q  & !\c|state.p5~q 
// )))) ) ) )

	.dataa(!\c|Add14~21_sumout ),
	.datab(!\c|LessThan17~2_combout ),
	.datac(!\c|state.p7~q ),
	.datad(!\c|state.p5~q ),
	.datae(!\c|Add14~1_sumout ),
	.dataf(!\c|Add14~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~3 .extended_lut = "off";
defparam \vga_y[2]~3 .lut_mask = 64'hF888F000F000F000;
defparam \vga_y[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N18
cyclonev_lcell_comb \vga_y[2]~21 (
// Equation(s):
// \vga_y[2]~21_combout  = ( \c|LessThan11~0_combout  & ( \c|LessThan13~0_combout  & ( (!\vga_y[2]~5_combout  & \vga_y[2]~3_combout ) ) ) ) # ( !\c|LessThan11~0_combout  & ( \c|LessThan13~0_combout  & ( (!\vga_y[2]~6_combout  & (!\vga_y[2]~5_combout  & 
// \vga_y[2]~3_combout )) ) ) ) # ( \c|LessThan11~0_combout  & ( !\c|LessThan13~0_combout  & ( (!\vga_y[2]~11_combout  & (!\vga_y[2]~5_combout  & \vga_y[2]~3_combout )) ) ) ) # ( !\c|LessThan11~0_combout  & ( !\c|LessThan13~0_combout  & ( 
// (!\vga_y[2]~11_combout  & (!\vga_y[2]~6_combout  & (!\vga_y[2]~5_combout  & \vga_y[2]~3_combout ))) ) ) )

	.dataa(!\vga_y[2]~11_combout ),
	.datab(!\vga_y[2]~6_combout ),
	.datac(!\vga_y[2]~5_combout ),
	.datad(!\vga_y[2]~3_combout ),
	.datae(!\c|LessThan11~0_combout ),
	.dataf(!\c|LessThan13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~21 .extended_lut = "off";
defparam \vga_y[2]~21 .lut_mask = 64'h008000A000C000F0;
defparam \vga_y[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N15
cyclonev_lcell_comb \c|LessThan21~2 (
// Equation(s):
// \c|LessThan21~2_combout  = ( \c|Add15~9_sumout  & ( (\c|Add15~17_sumout  & (\c|Add15~5_sumout  & \c|Add15~13_sumout )) ) )

	.dataa(!\c|Add15~17_sumout ),
	.datab(gnd),
	.datac(!\c|Add15~5_sumout ),
	.datad(!\c|Add15~13_sumout ),
	.datae(gnd),
	.dataf(!\c|Add15~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan21~2 .extended_lut = "off";
defparam \c|LessThan21~2 .lut_mask = 64'h0000000000050005;
defparam \c|LessThan21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N18
cyclonev_lcell_comb \vga_y[2]~16 (
// Equation(s):
// \vga_y[2]~16_combout  = ( !\c|Add15~1_sumout  & ( \c|LessThan7~0_combout  & ( (!\c|Add15~25_sumout  & (!\c|LessThan21~2_combout  & (!\c|Add15~21_sumout  & !\c|state.p8~q ))) ) ) ) # ( !\c|Add15~1_sumout  & ( !\c|LessThan7~0_combout  & ( 
// (!\c|Add15~25_sumout  & (!\c|LessThan21~2_combout  & !\c|Add15~21_sumout )) ) ) )

	.dataa(!\c|Add15~25_sumout ),
	.datab(!\c|LessThan21~2_combout ),
	.datac(!\c|Add15~21_sumout ),
	.datad(!\c|state.p8~q ),
	.datae(!\c|Add15~1_sumout ),
	.dataf(!\c|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~16 .extended_lut = "off";
defparam \vga_y[2]~16 .lut_mask = 64'h8080000080000000;
defparam \vga_y[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N24
cyclonev_lcell_comb \vga_y[2]~15 (
// Equation(s):
// \vga_y[2]~15_combout  = ( \c|Add13~13_sumout  & ( !\c|state.p8~q  & ( ((\c|Add13~9_sumout ) # (\c|Add13~5_sumout )) # (\c|Add13~1_sumout ) ) ) ) # ( !\c|Add13~13_sumout  & ( !\c|state.p8~q  & ( (((\c|Add13~17_sumout  & \c|Add13~9_sumout )) # 
// (\c|Add13~5_sumout )) # (\c|Add13~1_sumout ) ) ) )

	.dataa(!\c|Add13~1_sumout ),
	.datab(!\c|Add13~5_sumout ),
	.datac(!\c|Add13~17_sumout ),
	.datad(!\c|Add13~9_sumout ),
	.datae(!\c|Add13~13_sumout ),
	.dataf(!\c|state.p8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~15 .extended_lut = "off";
defparam \vga_y[2]~15 .lut_mask = 64'h777F77FF00000000;
defparam \vga_y[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N12
cyclonev_lcell_comb \vga_y[0]~17 (
// Equation(s):
// \vga_y[0]~17_combout  = ( \c|state.state_rest~q  & ( \b|done~q  & ( (!\c|state.state_start~DUPLICATE_q  & (((!\vga_y[2]~16_combout ) # (\vga_y[2]~15_combout )) # (\vga_y[2]~2_combout ))) ) ) )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(!\vga_y[2]~2_combout ),
	.datac(!\vga_y[2]~16_combout ),
	.datad(!\vga_y[2]~15_combout ),
	.datae(!\c|state.state_rest~q ),
	.dataf(!\b|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[0]~17 .extended_lut = "off";
defparam \vga_y[0]~17 .lut_mask = 64'h000000000000A2AA;
defparam \vga_y[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N54
cyclonev_lcell_comb \vga_y[0]~22 (
// Equation(s):
// \vga_y[0]~22_combout  = ( \vga_y[2]~21_combout  & ( \vga_y[0]~17_combout  & ( (!\vga_y[2]~1_combout  & ((!\vga_y[2]~2_combout  & ((\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (\vga_y[2]~20_combout )))) ) ) ) # ( !\vga_y[2]~21_combout  & ( 
// \vga_y[0]~17_combout  & ( (!\vga_y[2]~2_combout  & (!\vga_y[2]~1_combout  & \vga_y[2]~14_combout )) ) ) )

	.dataa(!\vga_y[2]~2_combout ),
	.datab(!\vga_y[2]~20_combout ),
	.datac(!\vga_y[2]~1_combout ),
	.datad(!\vga_y[2]~14_combout ),
	.datae(!\vga_y[2]~21_combout ),
	.dataf(!\vga_y[0]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[0]~22 .extended_lut = "off";
defparam \vga_y[0]~22 .lut_mask = 64'h0000000000A010B0;
defparam \vga_y[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y77_N54
cyclonev_lcell_comb \vga_y[2]~7 (
// Equation(s):
// \vga_y[2]~7_combout  = ( \c|Add12~9_sumout  & ( \vga_y[2]~6_combout  & ( (((\c|Add12~17_sumout ) # (\c|Add12~5_sumout )) # (\c|Add12~13_sumout )) # (\c|Add12~1_sumout ) ) ) ) # ( !\c|Add12~9_sumout  & ( \vga_y[2]~6_combout  & ( (\c|Add12~5_sumout ) # 
// (\c|Add12~1_sumout ) ) ) )

	.dataa(!\c|Add12~1_sumout ),
	.datab(!\c|Add12~13_sumout ),
	.datac(!\c|Add12~5_sumout ),
	.datad(!\c|Add12~17_sumout ),
	.datae(!\c|Add12~9_sumout ),
	.dataf(!\vga_y[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~7 .extended_lut = "off";
defparam \vga_y[2]~7 .lut_mask = 64'h000000005F5F7FFF;
defparam \vga_y[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N0
cyclonev_lcell_comb \vga_y[2]~4 (
// Equation(s):
// \vga_y[2]~4_combout  = ( \c|LessThan5~0_combout  & ( !\c|state.p7~q  & ( (\c|Add8~1_sumout  & (!\c|state.p4~q  & (!\c|state.p5~q  & !\c|state.p2~q ))) ) ) ) # ( !\c|LessThan5~0_combout  & ( !\c|state.p7~q  & ( (!\c|state.p4~q  & (!\c|state.p5~q  & 
// !\c|state.p2~q )) ) ) )

	.dataa(!\c|Add8~1_sumout ),
	.datab(!\c|state.p4~q ),
	.datac(!\c|state.p5~q ),
	.datad(!\c|state.p2~q ),
	.datae(!\c|LessThan5~0_combout ),
	.dataf(!\c|state.p7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~4 .extended_lut = "off";
defparam \vga_y[2]~4 .lut_mask = 64'hC000400000000000;
defparam \vga_y[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N42
cyclonev_lcell_comb \c|LessThan3~1 (
// Equation(s):
// \c|LessThan3~1_combout  = ( !\c|Add9~1_sumout  & ( (!\c|Add9~9_sumout ) # ((!\c|Add9~17_sumout  & !\c|Add9~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\c|Add9~9_sumout ),
	.datac(!\c|Add9~17_sumout ),
	.datad(!\c|Add9~13_sumout ),
	.datae(gnd),
	.dataf(!\c|Add9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan3~1 .extended_lut = "off";
defparam \c|LessThan3~1 .lut_mask = 64'hFCCCFCCC00000000;
defparam \c|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N21
cyclonev_lcell_comb \c|LessThan7~1 (
// Equation(s):
// \c|LessThan7~1_combout  = ( \c|Add11~17_sumout  & ( (!\c|Add11~1_sumout  & !\c|Add11~9_sumout ) ) ) # ( !\c|Add11~17_sumout  & ( (!\c|Add11~1_sumout  & ((!\c|Add11~13_sumout ) # (!\c|Add11~9_sumout ))) ) )

	.dataa(!\c|Add11~13_sumout ),
	.datab(!\c|Add11~1_sumout ),
	.datac(!\c|Add11~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c|Add11~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|LessThan7~1 .extended_lut = "off";
defparam \c|LessThan7~1 .lut_mask = 64'hC8C8C8C8C0C0C0C0;
defparam \c|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y78_N42
cyclonev_lcell_comb \vga_y[2]~10 (
// Equation(s):
// \vga_y[2]~10_combout  = ( \c|Add9~5_sumout  & ( \c|Add11~5_sumout  & ( (!\vga_y[2]~9_combout  & \vga_y[2]~8_combout ) ) ) ) # ( !\c|Add9~5_sumout  & ( \c|Add11~5_sumout  & ( (!\vga_y[2]~9_combout  & ((\vga_y[2]~8_combout ) # (\c|LessThan3~1_combout ))) ) 
// ) ) # ( \c|Add9~5_sumout  & ( !\c|Add11~5_sumout  & ( (\vga_y[2]~8_combout  & ((!\vga_y[2]~9_combout ) # (\c|LessThan7~1_combout ))) ) ) ) # ( !\c|Add9~5_sumout  & ( !\c|Add11~5_sumout  & ( (!\vga_y[2]~9_combout  & (((\vga_y[2]~8_combout )) # 
// (\c|LessThan3~1_combout ))) # (\vga_y[2]~9_combout  & (\c|LessThan7~1_combout  & ((\vga_y[2]~8_combout ) # (\c|LessThan3~1_combout )))) ) ) )

	.dataa(!\vga_y[2]~9_combout ),
	.datab(!\c|LessThan3~1_combout ),
	.datac(!\c|LessThan7~1_combout ),
	.datad(!\vga_y[2]~8_combout ),
	.datae(!\c|Add9~5_sumout ),
	.dataf(!\c|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~10 .extended_lut = "off";
defparam \vga_y[2]~10 .lut_mask = 64'h23AF00AF22AA00AA;
defparam \vga_y[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y79_N12
cyclonev_lcell_comb \vga_y[2]~12 (
// Equation(s):
// \vga_y[2]~12_combout  = ( \c|Add13~5_sumout  & ( \c|Add13~9_sumout  & ( \vga_y[2]~11_combout  ) ) ) # ( !\c|Add13~5_sumout  & ( \c|Add13~9_sumout  & ( (\vga_y[2]~11_combout  & (((\c|Add13~13_sumout ) # (\c|Add13~1_sumout )) # (\c|Add13~17_sumout ))) ) ) ) 
// # ( \c|Add13~5_sumout  & ( !\c|Add13~9_sumout  & ( \vga_y[2]~11_combout  ) ) ) # ( !\c|Add13~5_sumout  & ( !\c|Add13~9_sumout  & ( (\vga_y[2]~11_combout  & \c|Add13~1_sumout ) ) ) )

	.dataa(!\c|Add13~17_sumout ),
	.datab(!\vga_y[2]~11_combout ),
	.datac(!\c|Add13~1_sumout ),
	.datad(!\c|Add13~13_sumout ),
	.datae(!\c|Add13~5_sumout ),
	.dataf(!\c|Add13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~12 .extended_lut = "off";
defparam \vga_y[2]~12 .lut_mask = 64'h0303333313333333;
defparam \vga_y[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N6
cyclonev_lcell_comb \vga_y[2]~13 (
// Equation(s):
// \vga_y[2]~13_combout  = ( !\vga_y[2]~5_combout  & ( !\vga_y[2]~12_combout  & ( (!\vga_y[2]~7_combout  & (\vga_y[2]~3_combout  & (!\vga_y[2]~4_combout  & \vga_y[2]~10_combout ))) ) ) )

	.dataa(!\vga_y[2]~7_combout ),
	.datab(!\vga_y[2]~3_combout ),
	.datac(!\vga_y[2]~4_combout ),
	.datad(!\vga_y[2]~10_combout ),
	.datae(!\vga_y[2]~5_combout ),
	.dataf(!\vga_y[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~13 .extended_lut = "off";
defparam \vga_y[2]~13 .lut_mask = 64'h0020000000000000;
defparam \vga_y[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N3
cyclonev_lcell_comb \vga_y[2]~0 (
// Equation(s):
// \vga_y[2]~0_combout  = (!\c|state.p4~q  & !\c|state.p2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c|state.p4~q ),
	.datad(!\c|state.p2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~0 .extended_lut = "off";
defparam \vga_y[2]~0 .lut_mask = 64'hF000F000F000F000;
defparam \vga_y[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N42
cyclonev_lcell_comb \vga_y[0]~18 (
// Equation(s):
// \vga_y[0]~18_combout  = ( \vga_y[2]~1_combout  & ( \vga_y[0]~17_combout  & ( (\vga_y[2]~0_combout  & ((!\vga_y[2]~2_combout  & ((\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (\vga_y[2]~13_combout )))) ) ) )

	.dataa(!\vga_y[2]~2_combout ),
	.datab(!\vga_y[2]~13_combout ),
	.datac(!\vga_y[2]~0_combout ),
	.datad(!\vga_y[2]~14_combout ),
	.datae(!\vga_y[2]~1_combout ),
	.dataf(!\vga_y[0]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[0]~18 .extended_lut = "off";
defparam \vga_y[0]~18 .lut_mask = 64'h000000000000010B;
defparam \vga_y[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N51
cyclonev_lcell_comb \vga_y[5]~38 (
// Equation(s):
// \vga_y[5]~38_combout  = ( \c|Add10~1_sumout  & ( \c|Add14~13_sumout  ) ) # ( !\c|Add10~1_sumout  & ( \c|Add14~13_sumout  & ( (\vga_y[2]~0_combout  & ((!\vga_y[2]~2_combout  & ((\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (\vga_y[2]~13_combout )))) 
// ) ) ) # ( \c|Add10~1_sumout  & ( !\c|Add14~13_sumout  & ( (!\vga_y[2]~0_combout ) # ((!\vga_y[2]~2_combout  & ((!\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (!\vga_y[2]~13_combout ))) ) ) )

	.dataa(!\vga_y[2]~2_combout ),
	.datab(!\vga_y[2]~13_combout ),
	.datac(!\vga_y[2]~14_combout ),
	.datad(!\vga_y[2]~0_combout ),
	.datae(!\c|Add10~1_sumout ),
	.dataf(!\c|Add14~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[5]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[5]~38 .extended_lut = "off";
defparam \vga_y[5]~38 .lut_mask = 64'h0000FFE4001BFFFF;
defparam \vga_y[5]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N54
cyclonev_lcell_comb \vga_y[2]~23 (
// Equation(s):
// \vga_y[2]~23_combout  = ( \c|LessThan21~0_combout  & ( \c|LessThan13~0_combout  & ( (!\c|Add15~1_sumout  & ((!\c|state.p8~q  & (\c|state.p6~q )) # (\c|state.p8~q  & ((!\c|LessThan7~0_combout ))))) ) ) ) # ( \c|LessThan21~0_combout  & ( 
// !\c|LessThan13~0_combout  & ( (!\c|Add15~1_sumout  & (\c|state.p8~q  & !\c|LessThan7~0_combout )) ) ) )

	.dataa(!\c|state.p6~q ),
	.datab(!\c|Add15~1_sumout ),
	.datac(!\c|state.p8~q ),
	.datad(!\c|LessThan7~0_combout ),
	.datae(!\c|LessThan21~0_combout ),
	.dataf(!\c|LessThan13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~23 .extended_lut = "off";
defparam \vga_y[2]~23 .lut_mask = 64'h00000C0000004C40;
defparam \vga_y[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N45
cyclonev_lcell_comb \vga_y[5]~39 (
// Equation(s):
// \vga_y[5]~39_combout  = ( \b|vga_y [5] & ( \c|Add15~13_sumout  & ( (!\b|done~q ) # ((\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & \c|state.state_rest~q ))) ) ) ) # ( !\b|vga_y [5] & ( \c|Add15~13_sumout  & ( (\vga_y[2]~23_combout  & 
// (!\c|state.state_start~DUPLICATE_q  & (\b|done~q  & \c|state.state_rest~q ))) ) ) ) # ( \b|vga_y [5] & ( !\c|Add15~13_sumout  & ( !\b|done~q  ) ) )

	.dataa(!\vga_y[2]~23_combout ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\b|done~q ),
	.datad(!\c|state.state_rest~q ),
	.datae(!\b|vga_y [5]),
	.dataf(!\c|Add15~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[5]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[5]~39 .extended_lut = "off";
defparam \vga_y[5]~39 .lut_mask = 64'h0000F0F00004F0F4;
defparam \vga_y[5]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N24
cyclonev_lcell_comb \vga_y[5]~40 (
// Equation(s):
// \vga_y[5]~40_combout  = ( \c|Add8~13_sumout  & ( (((\vga_y[0]~22_combout  & \vga_y[5]~38_combout )) # (\vga_y[5]~39_combout )) # (\vga_y[0]~18_combout ) ) ) # ( !\c|Add8~13_sumout  & ( ((\vga_y[0]~22_combout  & \vga_y[5]~38_combout )) # 
// (\vga_y[5]~39_combout ) ) )

	.dataa(!\vga_y[0]~22_combout ),
	.datab(!\vga_y[0]~18_combout ),
	.datac(!\vga_y[5]~38_combout ),
	.datad(!\vga_y[5]~39_combout ),
	.datae(gnd),
	.dataf(!\c|Add8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[5]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[5]~40 .extended_lut = "off";
defparam \vga_y[5]~40 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \vga_y[5]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N36
cyclonev_lcell_comb \vga_y[3]~32 (
// Equation(s):
// \vga_y[3]~32_combout  = ( \c|Add10~21_sumout  & ( \c|Add14~5_sumout  ) ) # ( !\c|Add10~21_sumout  & ( \c|Add14~5_sumout  & ( (\vga_y[2]~0_combout  & ((!\vga_y[2]~2_combout  & (\vga_y[2]~14_combout )) # (\vga_y[2]~2_combout  & ((\vga_y[2]~13_combout ))))) 
// ) ) ) # ( \c|Add10~21_sumout  & ( !\c|Add14~5_sumout  & ( (!\vga_y[2]~0_combout ) # ((!\vga_y[2]~2_combout  & (!\vga_y[2]~14_combout )) # (\vga_y[2]~2_combout  & ((!\vga_y[2]~13_combout )))) ) ) )

	.dataa(!\vga_y[2]~2_combout ),
	.datab(!\vga_y[2]~14_combout ),
	.datac(!\vga_y[2]~0_combout ),
	.datad(!\vga_y[2]~13_combout ),
	.datae(!\c|Add10~21_sumout ),
	.dataf(!\c|Add14~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[3]~32 .extended_lut = "off";
defparam \vga_y[3]~32 .lut_mask = 64'h0000FDF80207FFFF;
defparam \vga_y[3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N51
cyclonev_lcell_comb \vga_y[3]~33 (
// Equation(s):
// \vga_y[3]~33_combout  = ( \c|Add15~5_sumout  & ( \b|vga_y [3] & ( (!\b|done~q ) # ((\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & \c|state.state_rest~q ))) ) ) ) # ( !\c|Add15~5_sumout  & ( \b|vga_y [3] & ( !\b|done~q  ) ) ) # ( 
// \c|Add15~5_sumout  & ( !\b|vga_y [3] & ( (\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & (\b|done~q  & \c|state.state_rest~q ))) ) ) )

	.dataa(!\vga_y[2]~23_combout ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\b|done~q ),
	.datad(!\c|state.state_rest~q ),
	.datae(!\c|Add15~5_sumout ),
	.dataf(!\b|vga_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[3]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[3]~33 .extended_lut = "off";
defparam \vga_y[3]~33 .lut_mask = 64'h00000004F0F0F0F4;
defparam \vga_y[3]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N12
cyclonev_lcell_comb \vga_y[3]~34 (
// Equation(s):
// \vga_y[3]~34_combout  = ( \vga_y[3]~33_combout  ) # ( !\vga_y[3]~33_combout  & ( (!\vga_y[0]~22_combout  & (\vga_y[0]~18_combout  & ((\c|Add8~5_sumout )))) # (\vga_y[0]~22_combout  & (((\vga_y[0]~18_combout  & \c|Add8~5_sumout )) # (\vga_y[3]~32_combout 
// ))) ) )

	.dataa(!\vga_y[0]~22_combout ),
	.datab(!\vga_y[0]~18_combout ),
	.datac(!\vga_y[3]~32_combout ),
	.datad(!\c|Add8~5_sumout ),
	.datae(gnd),
	.dataf(!\vga_y[3]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[3]~34 .extended_lut = "off";
defparam \vga_y[3]~34 .lut_mask = 64'h05370537FFFFFFFF;
defparam \vga_y[3]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y76_N20
dffeas \b|vga_y[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\b|vga_y[0]~0_combout ),
	.sload(gnd),
	.ena(\b|vga_y[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_y[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_y[6]~DUPLICATE .is_wysiwyg = "true";
defparam \b|vga_y[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N30
cyclonev_lcell_comb \vga_y[6]~42 (
// Equation(s):
// \vga_y[6]~42_combout  = ( \c|Add15~17_sumout  & ( \b|vga_y[6]~DUPLICATE_q  & ( (!\b|done~q ) # ((\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & \c|state.state_rest~q ))) ) ) ) # ( !\c|Add15~17_sumout  & ( \b|vga_y[6]~DUPLICATE_q  & ( 
// !\b|done~q  ) ) ) # ( \c|Add15~17_sumout  & ( !\b|vga_y[6]~DUPLICATE_q  & ( (\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & (\c|state.state_rest~q  & \b|done~q ))) ) ) )

	.dataa(!\vga_y[2]~23_combout ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\c|state.state_rest~q ),
	.datad(!\b|done~q ),
	.datae(!\c|Add15~17_sumout ),
	.dataf(!\b|vga_y[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[6]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[6]~42 .extended_lut = "off";
defparam \vga_y[6]~42 .lut_mask = 64'h00000004FF00FF04;
defparam \vga_y[6]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N18
cyclonev_lcell_comb \vga_y[6]~41 (
// Equation(s):
// \vga_y[6]~41_combout  = ( \c|Add10~5_sumout  & ( \c|Add14~17_sumout  ) ) # ( !\c|Add10~5_sumout  & ( \c|Add14~17_sumout  & ( (\vga_y[2]~0_combout  & ((!\vga_y[2]~2_combout  & ((\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (\vga_y[2]~13_combout )))) 
// ) ) ) # ( \c|Add10~5_sumout  & ( !\c|Add14~17_sumout  & ( (!\vga_y[2]~0_combout ) # ((!\vga_y[2]~2_combout  & ((!\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (!\vga_y[2]~13_combout ))) ) ) )

	.dataa(!\vga_y[2]~2_combout ),
	.datab(!\vga_y[2]~13_combout ),
	.datac(!\vga_y[2]~0_combout ),
	.datad(!\vga_y[2]~14_combout ),
	.datae(!\c|Add10~5_sumout ),
	.dataf(!\c|Add14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[6]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[6]~41 .extended_lut = "off";
defparam \vga_y[6]~41 .lut_mask = 64'h0000FEF4010BFFFF;
defparam \vga_y[6]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N27
cyclonev_lcell_comb \vga_y[6]~43 (
// Equation(s):
// \vga_y[6]~43_combout  = ( \vga_y[6]~41_combout  & ( (((\vga_y[0]~18_combout  & \c|Add8~17_sumout )) # (\vga_y[6]~42_combout )) # (\vga_y[0]~22_combout ) ) ) # ( !\vga_y[6]~41_combout  & ( ((\vga_y[0]~18_combout  & \c|Add8~17_sumout )) # 
// (\vga_y[6]~42_combout ) ) )

	.dataa(!\vga_y[0]~22_combout ),
	.datab(!\vga_y[0]~18_combout ),
	.datac(!\vga_y[6]~42_combout ),
	.datad(!\c|Add8~17_sumout ),
	.datae(gnd),
	.dataf(!\vga_y[6]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[6]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[6]~43 .extended_lut = "off";
defparam \vga_y[6]~43 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \vga_y[6]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N24
cyclonev_lcell_comb \c|Selector48~0 (
// Equation(s):
// \c|Selector48~0_combout  = ( !\c|Add15~1_sumout  & ( \c|LessThan7~0_combout  & ( (\c|LessThan13~0_combout  & (\c|state.p6~q  & \c|LessThan21~0_combout )) ) ) ) # ( !\c|Add15~1_sumout  & ( !\c|LessThan7~0_combout  & ( (\c|LessThan21~0_combout  & 
// (((\c|LessThan13~0_combout  & \c|state.p6~q )) # (\c|state.p8~q ))) ) ) )

	.dataa(!\c|LessThan13~0_combout ),
	.datab(!\c|state.p6~q ),
	.datac(!\c|state.p8~q ),
	.datad(!\c|LessThan21~0_combout ),
	.datae(!\c|Add15~1_sumout ),
	.dataf(!\c|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector48~0 .extended_lut = "off";
defparam \c|Selector48~0 .lut_mask = 64'h001F000000110000;
defparam \c|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N42
cyclonev_lcell_comb \c|Selector48~3 (
// Equation(s):
// \c|Selector48~3_combout  = ( \c|state.p1~q  & ( \c|LessThan3~0_combout  & ( (\c|LessThan11~0_combout  & (\c|state.p3~q  & (!\c|Add8~1_sumout  & \c|LessThan5~0_combout ))) ) ) ) # ( !\c|state.p1~q  & ( \c|LessThan3~0_combout  & ( (\c|LessThan11~0_combout  
// & (\c|state.p3~q  & (!\c|Add8~1_sumout  & \c|LessThan5~0_combout ))) ) ) ) # ( \c|state.p1~q  & ( !\c|LessThan3~0_combout  & ( (!\c|Add8~1_sumout  & \c|LessThan5~0_combout ) ) ) ) # ( !\c|state.p1~q  & ( !\c|LessThan3~0_combout  & ( 
// (\c|LessThan11~0_combout  & (\c|state.p3~q  & (!\c|Add8~1_sumout  & \c|LessThan5~0_combout ))) ) ) )

	.dataa(!\c|LessThan11~0_combout ),
	.datab(!\c|state.p3~q ),
	.datac(!\c|Add8~1_sumout ),
	.datad(!\c|LessThan5~0_combout ),
	.datae(!\c|state.p1~q ),
	.dataf(!\c|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector48~3 .extended_lut = "off";
defparam \c|Selector48~3 .lut_mask = 64'h001000F000100010;
defparam \c|Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N36
cyclonev_lcell_comb \c|Selector48~1 (
// Equation(s):
// \c|Selector48~1_combout  = ( !\c|Add14~1_sumout  & ( \c|LessThan3~0_combout  & ( (\c|state.p5~q  & (\c|LessThan11~0_combout  & \c|LessThan17~0_combout )) ) ) ) # ( !\c|Add14~1_sumout  & ( !\c|LessThan3~0_combout  & ( (\c|LessThan17~0_combout  & 
// (((\c|state.p5~q  & \c|LessThan11~0_combout )) # (\c|state.p7~q ))) ) ) )

	.dataa(!\c|state.p7~q ),
	.datab(!\c|state.p5~q ),
	.datac(!\c|LessThan11~0_combout ),
	.datad(!\c|LessThan17~0_combout ),
	.datae(!\c|Add14~1_sumout ),
	.dataf(!\c|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector48~1 .extended_lut = "off";
defparam \c|Selector48~1 .lut_mask = 64'h0057000000030000;
defparam \c|Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N54
cyclonev_lcell_comb \c|Selector48~2 (
// Equation(s):
// \c|Selector48~2_combout  = ( \c|state.p2~q  & ( \c|LessThan9~2_combout  & ( (!\c|Add10~17_sumout  & ((!\c|LessThan7~0_combout ) # ((\c|LessThan13~0_combout  & \c|state.p4~q )))) ) ) ) # ( !\c|state.p2~q  & ( \c|LessThan9~2_combout  & ( 
// (\c|LessThan13~0_combout  & (\c|state.p4~q  & !\c|Add10~17_sumout )) ) ) )

	.dataa(!\c|LessThan13~0_combout ),
	.datab(!\c|state.p4~q ),
	.datac(!\c|LessThan7~0_combout ),
	.datad(!\c|Add10~17_sumout ),
	.datae(!\c|state.p2~q ),
	.dataf(!\c|LessThan9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c|Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c|Selector48~2 .extended_lut = "off";
defparam \c|Selector48~2 .lut_mask = 64'h000000001100F100;
defparam \c|Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N18
cyclonev_lcell_comb \vga_plot~1 (
// Equation(s):
// \vga_plot~1_combout  = ( \vga_plot~0_combout  & ( \b|done~q  & ( (((\c|Selector48~2_combout ) # (\c|Selector48~1_combout )) # (\c|Selector48~3_combout )) # (\c|Selector48~0_combout ) ) ) ) # ( !\vga_plot~0_combout  & ( \b|done~q  & ( 
// (((\c|Selector48~2_combout ) # (\c|Selector48~1_combout )) # (\c|Selector48~3_combout )) # (\c|Selector48~0_combout ) ) ) ) # ( !\vga_plot~0_combout  & ( !\b|done~q  ) )

	.dataa(!\c|Selector48~0_combout ),
	.datab(!\c|Selector48~3_combout ),
	.datac(!\c|Selector48~1_combout ),
	.datad(!\c|Selector48~2_combout ),
	.datae(!\vga_plot~0_combout ),
	.dataf(!\b|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_plot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_plot~1 .extended_lut = "off";
defparam \vga_plot~1 .lut_mask = 64'hFFFF00007FFF7FFF;
defparam \vga_plot~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N48
cyclonev_lcell_comb \vga_y[4]~35 (
// Equation(s):
// \vga_y[4]~35_combout  = ( \c|Add10~25_sumout  & ( \c|Add14~9_sumout  ) ) # ( !\c|Add10~25_sumout  & ( \c|Add14~9_sumout  & ( (\vga_y[2]~0_combout  & ((!\vga_y[2]~2_combout  & ((\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (\vga_y[2]~13_combout )))) 
// ) ) ) # ( \c|Add10~25_sumout  & ( !\c|Add14~9_sumout  & ( (!\vga_y[2]~0_combout ) # ((!\vga_y[2]~2_combout  & ((!\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (!\vga_y[2]~13_combout ))) ) ) )

	.dataa(!\vga_y[2]~2_combout ),
	.datab(!\vga_y[2]~13_combout ),
	.datac(!\vga_y[2]~0_combout ),
	.datad(!\vga_y[2]~14_combout ),
	.datae(!\c|Add10~25_sumout ),
	.dataf(!\c|Add14~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[4]~35 .extended_lut = "off";
defparam \vga_y[4]~35 .lut_mask = 64'h0000FEF4010BFFFF;
defparam \vga_y[4]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N48
cyclonev_lcell_comb \vga_y[4]~36 (
// Equation(s):
// \vga_y[4]~36_combout  = ( \c|Add15~9_sumout  & ( \b|vga_y [4] & ( (!\b|done~q ) # ((\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & \c|state.state_rest~q ))) ) ) ) # ( !\c|Add15~9_sumout  & ( \b|vga_y [4] & ( !\b|done~q  ) ) ) # ( 
// \c|Add15~9_sumout  & ( !\b|vga_y [4] & ( (\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & (\c|state.state_rest~q  & \b|done~q ))) ) ) )

	.dataa(!\vga_y[2]~23_combout ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\c|state.state_rest~q ),
	.datad(!\b|done~q ),
	.datae(!\c|Add15~9_sumout ),
	.dataf(!\b|vga_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[4]~36 .extended_lut = "off";
defparam \vga_y[4]~36 .lut_mask = 64'h00000004FF00FF04;
defparam \vga_y[4]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N15
cyclonev_lcell_comb \vga_y[4]~37 (
// Equation(s):
// \vga_y[4]~37_combout  = ( \vga_y[4]~36_combout  ) # ( !\vga_y[4]~36_combout  & ( (!\vga_y[0]~22_combout  & (\vga_y[0]~18_combout  & (\c|Add8~9_sumout ))) # (\vga_y[0]~22_combout  & (((\vga_y[0]~18_combout  & \c|Add8~9_sumout )) # (\vga_y[4]~35_combout ))) 
// ) )

	.dataa(!\vga_y[0]~22_combout ),
	.datab(!\vga_y[0]~18_combout ),
	.datac(!\c|Add8~9_sumout ),
	.datad(!\vga_y[4]~35_combout ),
	.datae(gnd),
	.dataf(!\vga_y[4]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[4]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[4]~37 .extended_lut = "off";
defparam \vga_y[4]~37 .lut_mask = 64'h03570357FFFFFFFF;
defparam \vga_y[4]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N0
cyclonev_lcell_comb \vga_u0|writeEn~0 (
// Equation(s):
// \vga_u0|writeEn~0_combout  = ( \vga_y[4]~37_combout  & ( (\vga_plot~1_combout  & ((!\vga_y[5]~40_combout ) # ((!\vga_y[3]~34_combout ) # (!\vga_y[6]~43_combout )))) ) ) # ( !\vga_y[4]~37_combout  & ( \vga_plot~1_combout  ) )

	.dataa(!\vga_y[5]~40_combout ),
	.datab(!\vga_y[3]~34_combout ),
	.datac(!\vga_y[6]~43_combout ),
	.datad(!\vga_plot~1_combout ),
	.datae(gnd),
	.dataf(!\vga_y[4]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|writeEn~0 .extended_lut = "off";
defparam \vga_u0|writeEn~0 .lut_mask = 64'h00FF00FF00FE00FE;
defparam \vga_u0|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N42
cyclonev_lcell_comb \vga_y[2]~30 (
// Equation(s):
// \vga_y[2]~30_combout  = ( \b|vga_y [2] & ( \c|Add15~37_sumout  & ( (!\b|done~q ) # ((\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & \c|state.state_rest~q ))) ) ) ) # ( !\b|vga_y [2] & ( \c|Add15~37_sumout  & ( (\vga_y[2]~23_combout  & 
// (!\c|state.state_start~DUPLICATE_q  & (\c|state.state_rest~q  & \b|done~q ))) ) ) ) # ( \b|vga_y [2] & ( !\c|Add15~37_sumout  & ( !\b|done~q  ) ) )

	.dataa(!\vga_y[2]~23_combout ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\c|state.state_rest~q ),
	.datad(!\b|done~q ),
	.datae(!\b|vga_y [2]),
	.dataf(!\c|Add15~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~30 .extended_lut = "off";
defparam \vga_y[2]~30 .lut_mask = 64'h0000FF000004FF04;
defparam \vga_y[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N39
cyclonev_lcell_comb \vga_y[2]~29 (
// Equation(s):
// \vga_y[2]~29_combout  = ( \c|Add10~29_sumout  & ( \c|Add14~37_sumout  ) ) # ( !\c|Add10~29_sumout  & ( \c|Add14~37_sumout  & ( (\vga_y[2]~0_combout  & ((!\vga_y[2]~2_combout  & (\vga_y[2]~14_combout )) # (\vga_y[2]~2_combout  & ((\vga_y[2]~13_combout 
// ))))) ) ) ) # ( \c|Add10~29_sumout  & ( !\c|Add14~37_sumout  & ( (!\vga_y[2]~0_combout ) # ((!\vga_y[2]~2_combout  & (!\vga_y[2]~14_combout )) # (\vga_y[2]~2_combout  & ((!\vga_y[2]~13_combout )))) ) ) )

	.dataa(!\vga_y[2]~2_combout ),
	.datab(!\vga_y[2]~14_combout ),
	.datac(!\vga_y[2]~13_combout ),
	.datad(!\vga_y[2]~0_combout ),
	.datae(!\c|Add10~29_sumout ),
	.dataf(!\c|Add14~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~29 .extended_lut = "off";
defparam \vga_y[2]~29 .lut_mask = 64'h0000FFD80027FFFF;
defparam \vga_y[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N30
cyclonev_lcell_comb \vga_y[2]~31 (
// Equation(s):
// \vga_y[2]~31_combout  = ( \vga_y[2]~29_combout  & ( (((\vga_y[0]~18_combout  & \c|Add8~29_sumout )) # (\vga_y[2]~30_combout )) # (\vga_y[0]~22_combout ) ) ) # ( !\vga_y[2]~29_combout  & ( ((\vga_y[0]~18_combout  & \c|Add8~29_sumout )) # 
// (\vga_y[2]~30_combout ) ) )

	.dataa(!\vga_y[0]~22_combout ),
	.datab(!\vga_y[0]~18_combout ),
	.datac(!\vga_y[2]~30_combout ),
	.datad(!\c|Add8~29_sumout ),
	.datae(gnd),
	.dataf(!\vga_y[2]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[2]~31 .extended_lut = "off";
defparam \vga_y[2]~31 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \vga_y[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N30
cyclonev_lcell_comb \vga_u0|user_input_translator|Add1~1 (
// Equation(s):
// \vga_u0|user_input_translator|Add1~1_sumout  = SUM(( \vga_y[2]~31_combout  ) + ( \vga_x[7]~43_combout  ) + ( !VCC ))
// \vga_u0|user_input_translator|Add1~2  = CARRY(( \vga_y[2]~31_combout  ) + ( \vga_x[7]~43_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_x[7]~43_combout ),
	.datad(!\vga_y[2]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add1~1_sumout ),
	.cout(\vga_u0|user_input_translator|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add1~1 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_u0|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N33
cyclonev_lcell_comb \vga_u0|user_input_translator|Add1~5 (
// Equation(s):
// \vga_u0|user_input_translator|Add1~5_sumout  = SUM(( \vga_y[3]~34_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~2  ))
// \vga_u0|user_input_translator|Add1~6  = CARRY(( \vga_y[3]~34_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_y[3]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add1~5_sumout ),
	.cout(\vga_u0|user_input_translator|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add1~5 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_u0|user_input_translator|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N36
cyclonev_lcell_comb \vga_u0|user_input_translator|Add1~9 (
// Equation(s):
// \vga_u0|user_input_translator|Add1~9_sumout  = SUM(( \vga_y[4]~37_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~6  ))
// \vga_u0|user_input_translator|Add1~10  = CARRY(( \vga_y[4]~37_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_y[4]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add1~9_sumout ),
	.cout(\vga_u0|user_input_translator|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add1~9 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_u0|user_input_translator|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N39
cyclonev_lcell_comb \vga_u0|user_input_translator|Add1~13 (
// Equation(s):
// \vga_u0|user_input_translator|Add1~13_sumout  = SUM(( \vga_y[5]~40_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~10  ))
// \vga_u0|user_input_translator|Add1~14  = CARRY(( \vga_y[5]~40_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_y[5]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add1~13_sumout ),
	.cout(\vga_u0|user_input_translator|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add1~13 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_u0|user_input_translator|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N42
cyclonev_lcell_comb \vga_u0|user_input_translator|Add1~17 (
// Equation(s):
// \vga_u0|user_input_translator|Add1~17_sumout  = SUM(( \vga_y[6]~43_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~14  ))
// \vga_u0|user_input_translator|Add1~18  = CARRY(( \vga_y[6]~43_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_y[6]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add1~17_sumout ),
	.cout(\vga_u0|user_input_translator|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add1~17 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|user_input_translator|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N45
cyclonev_lcell_comb \vga_u0|user_input_translator|Add1~21 (
// Equation(s):
// \vga_u0|user_input_translator|Add1~21_sumout  = SUM(( GND ) + ( GND ) + ( \vga_u0|user_input_translator|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add1~21 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add1~21 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_u0|user_input_translator|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y79_N54
cyclonev_lcell_comb \vga_y[1]~26 (
// Equation(s):
// \vga_y[1]~26_combout  = ( \vga_y[2]~0_combout  & ( \vga_y[2]~13_combout  & ( (!\vga_y[2]~2_combout  & ((!\vga_y[2]~14_combout  & ((\c|offset_x [1]))) # (\vga_y[2]~14_combout  & (\c|Add14~33_sumout )))) # (\vga_y[2]~2_combout  & (\c|Add14~33_sumout )) ) ) 
// ) # ( !\vga_y[2]~0_combout  & ( \vga_y[2]~13_combout  & ( \c|offset_x [1] ) ) ) # ( \vga_y[2]~0_combout  & ( !\vga_y[2]~13_combout  & ( (!\vga_y[2]~2_combout  & ((!\vga_y[2]~14_combout  & ((\c|offset_x [1]))) # (\vga_y[2]~14_combout  & (\c|Add14~33_sumout 
// )))) # (\vga_y[2]~2_combout  & (((\c|offset_x [1])))) ) ) ) # ( !\vga_y[2]~0_combout  & ( !\vga_y[2]~13_combout  & ( \c|offset_x [1] ) ) )

	.dataa(!\c|Add14~33_sumout ),
	.datab(!\vga_y[2]~2_combout ),
	.datac(!\vga_y[2]~14_combout ),
	.datad(!\c|offset_x [1]),
	.datae(!\vga_y[2]~0_combout ),
	.dataf(!\vga_y[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[1]~26 .extended_lut = "off";
defparam \vga_y[1]~26 .lut_mask = 64'h00FF04F700FF15D5;
defparam \vga_y[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N36
cyclonev_lcell_comb \vga_y[1]~27 (
// Equation(s):
// \vga_y[1]~27_combout  = ( \vga_y[2]~23_combout  & ( \c|state.state_rest~q  & ( (!\b|done~q  & (\b|vga_y [1])) # (\b|done~q  & (((!\c|state.state_start~DUPLICATE_q  & \c|Add15~33_sumout )))) ) ) ) # ( !\vga_y[2]~23_combout  & ( \c|state.state_rest~q  & ( 
// (\b|vga_y [1] & !\b|done~q ) ) ) ) # ( \vga_y[2]~23_combout  & ( !\c|state.state_rest~q  & ( (\b|vga_y [1] & !\b|done~q ) ) ) ) # ( !\vga_y[2]~23_combout  & ( !\c|state.state_rest~q  & ( (\b|vga_y [1] & !\b|done~q ) ) ) )

	.dataa(!\b|vga_y [1]),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\c|Add15~33_sumout ),
	.datad(!\b|done~q ),
	.datae(!\vga_y[2]~23_combout ),
	.dataf(!\c|state.state_rest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[1]~27 .extended_lut = "off";
defparam \vga_y[1]~27 .lut_mask = 64'h550055005500550C;
defparam \vga_y[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N6
cyclonev_lcell_comb \vga_y[1]~28 (
// Equation(s):
// \vga_y[1]~28_combout  = ( \vga_y[0]~22_combout  & ( (((\vga_y[0]~18_combout  & \c|offset_y [1])) # (\vga_y[1]~27_combout )) # (\vga_y[1]~26_combout ) ) ) # ( !\vga_y[0]~22_combout  & ( ((\vga_y[0]~18_combout  & \c|offset_y [1])) # (\vga_y[1]~27_combout ) 
// ) )

	.dataa(!\vga_y[0]~18_combout ),
	.datab(!\vga_y[1]~26_combout ),
	.datac(!\c|offset_y [1]),
	.datad(!\vga_y[1]~27_combout ),
	.datae(gnd),
	.dataf(!\vga_y[0]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[1]~28 .extended_lut = "off";
defparam \vga_y[1]~28 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \vga_y[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N21
cyclonev_lcell_comb \vga_y[0]~19 (
// Equation(s):
// \vga_y[0]~19_combout  = ( \c|offset_x[0]~DUPLICATE_q  & ( \c|Add14~29_sumout  ) ) # ( !\c|offset_x[0]~DUPLICATE_q  & ( \c|Add14~29_sumout  & ( (\vga_y[2]~0_combout  & ((!\vga_y[2]~2_combout  & ((\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & 
// (\vga_y[2]~13_combout )))) ) ) ) # ( \c|offset_x[0]~DUPLICATE_q  & ( !\c|Add14~29_sumout  & ( (!\vga_y[2]~0_combout ) # ((!\vga_y[2]~2_combout  & ((!\vga_y[2]~14_combout ))) # (\vga_y[2]~2_combout  & (!\vga_y[2]~13_combout ))) ) ) )

	.dataa(!\vga_y[2]~2_combout ),
	.datab(!\vga_y[2]~13_combout ),
	.datac(!\vga_y[2]~14_combout ),
	.datad(!\vga_y[2]~0_combout ),
	.datae(!\c|offset_x[0]~DUPLICATE_q ),
	.dataf(!\c|Add14~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[0]~19 .extended_lut = "off";
defparam \vga_y[0]~19 .lut_mask = 64'h0000FFE4001BFFFF;
defparam \vga_y[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y76_N33
cyclonev_lcell_comb \vga_y[0]~24 (
// Equation(s):
// \vga_y[0]~24_combout  = ( \c|Add15~29_sumout  & ( \b|vga_y [0] & ( (!\b|done~q ) # ((\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & \c|state.state_rest~q ))) ) ) ) # ( !\c|Add15~29_sumout  & ( \b|vga_y [0] & ( !\b|done~q  ) ) ) # ( 
// \c|Add15~29_sumout  & ( !\b|vga_y [0] & ( (\vga_y[2]~23_combout  & (!\c|state.state_start~DUPLICATE_q  & (\b|done~q  & \c|state.state_rest~q ))) ) ) )

	.dataa(!\vga_y[2]~23_combout ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\b|done~q ),
	.datad(!\c|state.state_rest~q ),
	.datae(!\c|Add15~29_sumout ),
	.dataf(!\b|vga_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[0]~24 .extended_lut = "off";
defparam \vga_y[0]~24 .lut_mask = 64'h00000004F0F0F0F4;
defparam \vga_y[0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N33
cyclonev_lcell_comb \vga_y[0]~25 (
// Equation(s):
// \vga_y[0]~25_combout  = ( \vga_y[0]~24_combout  ) # ( !\vga_y[0]~24_combout  & ( (!\vga_y[0]~22_combout  & (\vga_y[0]~18_combout  & (\c|offset_y [0]))) # (\vga_y[0]~22_combout  & (((\vga_y[0]~18_combout  & \c|offset_y [0])) # (\vga_y[0]~19_combout ))) ) )

	.dataa(!\vga_y[0]~22_combout ),
	.datab(!\vga_y[0]~18_combout ),
	.datac(!\c|offset_y [0]),
	.datad(!\vga_y[0]~19_combout ),
	.datae(gnd),
	.dataf(!\vga_y[0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_y[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_y[0]~25 .extended_lut = "off";
defparam \vga_y[0]~25 .lut_mask = 64'h03570357FFFFFFFF;
defparam \vga_y[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N0
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~9 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~9_sumout  = SUM(( \vga_x[5]~37_combout  ) + ( \vga_y[0]~25_combout  ) + ( !VCC ))
// \vga_u0|user_input_translator|Add0~10  = CARRY(( \vga_x[5]~37_combout  ) + ( \vga_y[0]~25_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_y[0]~25_combout ),
	.datad(!\vga_x[5]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~9_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~9 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_u0|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N3
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~13 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~13_sumout  = SUM(( \vga_x[6]~40_combout  ) + ( \vga_y[1]~28_combout  ) + ( \vga_u0|user_input_translator|Add0~10  ))
// \vga_u0|user_input_translator|Add0~14  = CARRY(( \vga_x[6]~40_combout  ) + ( \vga_y[1]~28_combout  ) + ( \vga_u0|user_input_translator|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_y[1]~28_combout ),
	.datad(!\vga_x[6]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~13_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~13 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_u0|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N6
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~17 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~17_sumout  = SUM(( \vga_y[0]~25_combout  ) + ( \vga_u0|user_input_translator|Add1~1_sumout  ) + ( \vga_u0|user_input_translator|Add0~14  ))
// \vga_u0|user_input_translator|Add0~18  = CARRY(( \vga_y[0]~25_combout  ) + ( \vga_u0|user_input_translator|Add1~1_sumout  ) + ( \vga_u0|user_input_translator|Add0~14  ))

	.dataa(gnd),
	.datab(!\vga_u0|user_input_translator|Add1~1_sumout ),
	.datac(!\vga_y[0]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~17_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~17 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga_u0|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N9
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~21 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~21_sumout  = SUM(( \vga_y[1]~28_combout  ) + ( \vga_u0|user_input_translator|Add1~5_sumout  ) + ( \vga_u0|user_input_translator|Add0~18  ))
// \vga_u0|user_input_translator|Add0~22  = CARRY(( \vga_y[1]~28_combout  ) + ( \vga_u0|user_input_translator|Add1~5_sumout  ) + ( \vga_u0|user_input_translator|Add0~18  ))

	.dataa(!\vga_u0|user_input_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\vga_y[1]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~21_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~21 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \vga_u0|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N12
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~25 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~25_sumout  = SUM(( \vga_y[2]~31_combout  ) + ( \vga_u0|user_input_translator|Add1~9_sumout  ) + ( \vga_u0|user_input_translator|Add0~22  ))
// \vga_u0|user_input_translator|Add0~26  = CARRY(( \vga_y[2]~31_combout  ) + ( \vga_u0|user_input_translator|Add1~9_sumout  ) + ( \vga_u0|user_input_translator|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|user_input_translator|Add1~9_sumout ),
	.datad(!\vga_y[2]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~25_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~25 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_u0|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N15
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~29 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~29_sumout  = SUM(( \vga_y[3]~34_combout  ) + ( \vga_u0|user_input_translator|Add1~13_sumout  ) + ( \vga_u0|user_input_translator|Add0~26  ))
// \vga_u0|user_input_translator|Add0~30  = CARRY(( \vga_y[3]~34_combout  ) + ( \vga_u0|user_input_translator|Add1~13_sumout  ) + ( \vga_u0|user_input_translator|Add0~26  ))

	.dataa(gnd),
	.datab(!\vga_y[3]~34_combout ),
	.datac(!\vga_u0|user_input_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~29_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~29 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~29 .lut_mask = 64'h0000F0F000003333;
defparam \vga_u0|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N18
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~33 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~33_sumout  = SUM(( \vga_y[4]~37_combout  ) + ( \vga_u0|user_input_translator|Add1~17_sumout  ) + ( \vga_u0|user_input_translator|Add0~30  ))
// \vga_u0|user_input_translator|Add0~34  = CARRY(( \vga_y[4]~37_combout  ) + ( \vga_u0|user_input_translator|Add1~17_sumout  ) + ( \vga_u0|user_input_translator|Add0~30  ))

	.dataa(gnd),
	.datab(!\vga_u0|user_input_translator|Add1~17_sumout ),
	.datac(!\vga_y[4]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~33_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~33 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \vga_u0|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N21
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~37 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~37_sumout  = SUM(( \vga_u0|user_input_translator|Add1~21_sumout  ) + ( \vga_y[5]~40_combout  ) + ( \vga_u0|user_input_translator|Add0~34  ))
// \vga_u0|user_input_translator|Add0~38  = CARRY(( \vga_u0|user_input_translator|Add1~21_sumout  ) + ( \vga_y[5]~40_combout  ) + ( \vga_u0|user_input_translator|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_y[5]~40_combout ),
	.datad(!\vga_u0|user_input_translator|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~37_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~37 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_u0|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N24
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~5 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~5_sumout  = SUM(( \vga_y[6]~43_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add0~38  ))
// \vga_u0|user_input_translator|Add0~6  = CARRY(( \vga_y[6]~43_combout  ) + ( GND ) + ( \vga_u0|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_y[6]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~5_sumout ),
	.cout(\vga_u0|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~5 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N27
cyclonev_lcell_comb \vga_u0|user_input_translator|Add0~1 (
// Equation(s):
// \vga_u0|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \vga_u0|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|user_input_translator|Add0~1 .extended_lut = "off";
defparam \vga_u0|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_u0|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N18
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\vga_u0|user_input_translator|Add0~5_sumout  & ( !\vga_u0|user_input_translator|Add0~1_sumout  & ( (\vga_u0|writeEn~0_combout  & ((!\vga_x[7]~43_combout ) # ((!\vga_x[5]~37_combout  & 
// !\vga_x[6]~40_combout )))) ) ) )

	.dataa(!\vga_x[5]~37_combout ),
	.datab(!\vga_x[6]~40_combout ),
	.datac(!\vga_x[7]~43_combout ),
	.datad(!\vga_u0|writeEn~0_combout ),
	.datae(!\vga_u0|user_input_translator|Add0~5_sumout ),
	.dataf(!\vga_u0|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h00F8000000000000;
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\vga_u0|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\vga_u0|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\vga_u0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\vga_u0|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \vga_u0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\vga_u0|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N30
cyclonev_lcell_comb \vga_u0|controller|Add1~37 (
// Equation(s):
// \vga_u0|controller|Add1~37_sumout  = SUM(( \vga_u0|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \vga_u0|controller|Add1~38  = CARRY(( \vga_u0|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~37_sumout ),
	.cout(\vga_u0|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~37 .extended_lut = "off";
defparam \vga_u0|controller|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_u0|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N0
cyclonev_lcell_comb \vga_u0|controller|Add0~37 (
// Equation(s):
// \vga_u0|controller|Add0~37_sumout  = SUM(( \vga_u0|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \vga_u0|controller|Add0~38  = CARRY(( \vga_u0|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~37_sumout ),
	.cout(\vga_u0|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~37 .extended_lut = "off";
defparam \vga_u0|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_u0|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N16
dffeas \vga_u0|controller|xCounter[5]~DUPLICATE (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N57
cyclonev_lcell_comb \vga_u0|controller|Equal0~1 (
// Equation(s):
// \vga_u0|controller|Equal0~1_combout  = ( !\vga_u0|controller|xCounter[5]~DUPLICATE_q  & ( (\vga_u0|controller|xCounter [0] & (!\vga_u0|controller|xCounter [6] & \vga_u0|controller|xCounter [1])) ) )

	.dataa(!\vga_u0|controller|xCounter [0]),
	.datab(gnd),
	.datac(!\vga_u0|controller|xCounter [6]),
	.datad(!\vga_u0|controller|xCounter [1]),
	.datae(gnd),
	.dataf(!\vga_u0|controller|xCounter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Equal0~1 .extended_lut = "off";
defparam \vga_u0|controller|Equal0~1 .lut_mask = 64'h0050005000000000;
defparam \vga_u0|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N51
cyclonev_lcell_comb \vga_u0|controller|Equal0~2 (
// Equation(s):
// \vga_u0|controller|Equal0~2_combout  = ( \vga_u0|controller|xCounter [2] & ( (\vga_u0|controller|Equal0~1_combout  & \vga_u0|controller|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|Equal0~1_combout ),
	.datad(!\vga_u0|controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_u0|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Equal0~2 .extended_lut = "off";
defparam \vga_u0|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \vga_u0|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N2
dffeas \vga_u0|controller|xCounter[0] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[0] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N3
cyclonev_lcell_comb \vga_u0|controller|Add0~17 (
// Equation(s):
// \vga_u0|controller|Add0~17_sumout  = SUM(( \vga_u0|controller|xCounter [1] ) + ( GND ) + ( \vga_u0|controller|Add0~38  ))
// \vga_u0|controller|Add0~18  = CARRY(( \vga_u0|controller|xCounter [1] ) + ( GND ) + ( \vga_u0|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~17_sumout ),
	.cout(\vga_u0|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~17 .extended_lut = "off";
defparam \vga_u0|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N5
dffeas \vga_u0|controller|xCounter[1] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[1] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N6
cyclonev_lcell_comb \vga_u0|controller|Add0~33 (
// Equation(s):
// \vga_u0|controller|Add0~33_sumout  = SUM(( \vga_u0|controller|xCounter [2] ) + ( GND ) + ( \vga_u0|controller|Add0~18  ))
// \vga_u0|controller|Add0~34  = CARRY(( \vga_u0|controller|xCounter [2] ) + ( GND ) + ( \vga_u0|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~33_sumout ),
	.cout(\vga_u0|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~33 .extended_lut = "off";
defparam \vga_u0|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N8
dffeas \vga_u0|controller|xCounter[2] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[2] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N9
cyclonev_lcell_comb \vga_u0|controller|Add0~29 (
// Equation(s):
// \vga_u0|controller|Add0~29_sumout  = SUM(( \vga_u0|controller|xCounter [3] ) + ( GND ) + ( \vga_u0|controller|Add0~34  ))
// \vga_u0|controller|Add0~30  = CARRY(( \vga_u0|controller|xCounter [3] ) + ( GND ) + ( \vga_u0|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~29_sumout ),
	.cout(\vga_u0|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~29 .extended_lut = "off";
defparam \vga_u0|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N11
dffeas \vga_u0|controller|xCounter[3] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[3] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N12
cyclonev_lcell_comb \vga_u0|controller|Add0~13 (
// Equation(s):
// \vga_u0|controller|Add0~13_sumout  = SUM(( \vga_u0|controller|xCounter [4] ) + ( GND ) + ( \vga_u0|controller|Add0~30  ))
// \vga_u0|controller|Add0~14  = CARRY(( \vga_u0|controller|xCounter [4] ) + ( GND ) + ( \vga_u0|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~13_sumout ),
	.cout(\vga_u0|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~13 .extended_lut = "off";
defparam \vga_u0|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N13
dffeas \vga_u0|controller|xCounter[4] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[4] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N15
cyclonev_lcell_comb \vga_u0|controller|Add0~25 (
// Equation(s):
// \vga_u0|controller|Add0~25_sumout  = SUM(( \vga_u0|controller|xCounter [5] ) + ( GND ) + ( \vga_u0|controller|Add0~14  ))
// \vga_u0|controller|Add0~26  = CARRY(( \vga_u0|controller|xCounter [5] ) + ( GND ) + ( \vga_u0|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~25_sumout ),
	.cout(\vga_u0|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~25 .extended_lut = "off";
defparam \vga_u0|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N17
dffeas \vga_u0|controller|xCounter[5] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[5] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N18
cyclonev_lcell_comb \vga_u0|controller|Add0~21 (
// Equation(s):
// \vga_u0|controller|Add0~21_sumout  = SUM(( \vga_u0|controller|xCounter [6] ) + ( GND ) + ( \vga_u0|controller|Add0~26  ))
// \vga_u0|controller|Add0~22  = CARRY(( \vga_u0|controller|xCounter [6] ) + ( GND ) + ( \vga_u0|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~21_sumout ),
	.cout(\vga_u0|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~21 .extended_lut = "off";
defparam \vga_u0|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N19
dffeas \vga_u0|controller|xCounter[6] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[6] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N21
cyclonev_lcell_comb \vga_u0|controller|Add0~9 (
// Equation(s):
// \vga_u0|controller|Add0~9_sumout  = SUM(( \vga_u0|controller|xCounter [7] ) + ( GND ) + ( \vga_u0|controller|Add0~22  ))
// \vga_u0|controller|Add0~10  = CARRY(( \vga_u0|controller|xCounter [7] ) + ( GND ) + ( \vga_u0|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~9_sumout ),
	.cout(\vga_u0|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~9 .extended_lut = "off";
defparam \vga_u0|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N23
dffeas \vga_u0|controller|xCounter[7] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[7] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N24
cyclonev_lcell_comb \vga_u0|controller|Add0~5 (
// Equation(s):
// \vga_u0|controller|Add0~5_sumout  = SUM(( \vga_u0|controller|xCounter [8] ) + ( GND ) + ( \vga_u0|controller|Add0~10  ))
// \vga_u0|controller|Add0~6  = CARRY(( \vga_u0|controller|xCounter [8] ) + ( GND ) + ( \vga_u0|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~5_sumout ),
	.cout(\vga_u0|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~5 .extended_lut = "off";
defparam \vga_u0|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N26
dffeas \vga_u0|controller|xCounter[8] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[8] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y76_N28
dffeas \vga_u0|controller|xCounter[9] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[9] .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N27
cyclonev_lcell_comb \vga_u0|controller|Add0~1 (
// Equation(s):
// \vga_u0|controller|Add0~1_sumout  = SUM(( \vga_u0|controller|xCounter [9] ) + ( GND ) + ( \vga_u0|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add0~1 .extended_lut = "off";
defparam \vga_u0|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N29
dffeas \vga_u0|controller|xCounter[9]~DUPLICATE (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N48
cyclonev_lcell_comb \vga_u0|controller|Equal0~0 (
// Equation(s):
// \vga_u0|controller|Equal0~0_combout  = ( \vga_u0|controller|xCounter [4] & ( (!\vga_u0|controller|xCounter [7] & (\vga_u0|controller|xCounter [3] & (\vga_u0|controller|xCounter [8] & \vga_u0|controller|xCounter[9]~DUPLICATE_q ))) ) )

	.dataa(!\vga_u0|controller|xCounter [7]),
	.datab(!\vga_u0|controller|xCounter [3]),
	.datac(!\vga_u0|controller|xCounter [8]),
	.datad(!\vga_u0|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_u0|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Equal0~0 .extended_lut = "off";
defparam \vga_u0|controller|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \vga_u0|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N59
dffeas \vga_u0|controller|yCounter[9] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[9] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N54
cyclonev_lcell_comb \vga_u0|controller|Add1~5 (
// Equation(s):
// \vga_u0|controller|Add1~5_sumout  = SUM(( \vga_u0|controller|yCounter [8] ) + ( GND ) + ( \vga_u0|controller|Add1~10  ))
// \vga_u0|controller|Add1~6  = CARRY(( \vga_u0|controller|yCounter [8] ) + ( GND ) + ( \vga_u0|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~5_sumout ),
	.cout(\vga_u0|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~5 .extended_lut = "off";
defparam \vga_u0|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N57
cyclonev_lcell_comb \vga_u0|controller|Add1~1 (
// Equation(s):
// \vga_u0|controller|Add1~1_sumout  = SUM(( \vga_u0|controller|yCounter [9] ) + ( GND ) + ( \vga_u0|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~1 .extended_lut = "off";
defparam \vga_u0|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N58
dffeas \vga_u0|controller|yCounter[9]~DUPLICATE (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N3
cyclonev_lcell_comb \vga_u0|controller|always1~0 (
// Equation(s):
// \vga_u0|controller|always1~0_combout  = ( \vga_u0|controller|yCounter[9]~DUPLICATE_q  & ( (!\vga_u0|controller|yCounter [6] & (!\vga_u0|controller|yCounter [7] & (!\vga_u0|controller|yCounter [5] & !\vga_u0|controller|yCounter [8]))) ) )

	.dataa(!\vga_u0|controller|yCounter [6]),
	.datab(!\vga_u0|controller|yCounter [7]),
	.datac(!\vga_u0|controller|yCounter [5]),
	.datad(!\vga_u0|controller|yCounter [8]),
	.datae(gnd),
	.dataf(!\vga_u0|controller|yCounter[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|always1~0 .extended_lut = "off";
defparam \vga_u0|controller|always1~0 .lut_mask = 64'h0000000080008000;
defparam \vga_u0|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N7
dffeas \vga_u0|controller|xCounter[2]~DUPLICATE (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N32
dffeas \vga_u0|controller|yCounter[0]~DUPLICATE (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N24
cyclonev_lcell_comb \vga_u0|controller|always1~1 (
// Equation(s):
// \vga_u0|controller|always1~1_combout  = ( !\vga_u0|controller|yCounter[0]~DUPLICATE_q  & ( (\vga_u0|controller|yCounter [2] & (!\vga_u0|controller|yCounter [4] & (!\vga_u0|controller|yCounter [1] & \vga_u0|controller|yCounter [3]))) ) )

	.dataa(!\vga_u0|controller|yCounter [2]),
	.datab(!\vga_u0|controller|yCounter [4]),
	.datac(!\vga_u0|controller|yCounter [1]),
	.datad(!\vga_u0|controller|yCounter [3]),
	.datae(gnd),
	.dataf(!\vga_u0|controller|yCounter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|always1~1 .extended_lut = "off";
defparam \vga_u0|controller|always1~1 .lut_mask = 64'h0040004000000000;
defparam \vga_u0|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N6
cyclonev_lcell_comb \vga_u0|controller|always1~2 (
// Equation(s):
// \vga_u0|controller|always1~2_combout  = ( \vga_u0|controller|always1~1_combout  & ( (\vga_u0|controller|Equal0~0_combout  & (\vga_u0|controller|Equal0~1_combout  & (\vga_u0|controller|always1~0_combout  & \vga_u0|controller|xCounter[2]~DUPLICATE_q ))) ) )

	.dataa(!\vga_u0|controller|Equal0~0_combout ),
	.datab(!\vga_u0|controller|Equal0~1_combout ),
	.datac(!\vga_u0|controller|always1~0_combout ),
	.datad(!\vga_u0|controller|xCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_u0|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|always1~2 .extended_lut = "off";
defparam \vga_u0|controller|always1~2 .lut_mask = 64'h0000000000010001;
defparam \vga_u0|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N31
dffeas \vga_u0|controller|yCounter[0] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[0] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N33
cyclonev_lcell_comb \vga_u0|controller|Add1~33 (
// Equation(s):
// \vga_u0|controller|Add1~33_sumout  = SUM(( \vga_u0|controller|yCounter [1] ) + ( GND ) + ( \vga_u0|controller|Add1~38  ))
// \vga_u0|controller|Add1~34  = CARRY(( \vga_u0|controller|yCounter [1] ) + ( GND ) + ( \vga_u0|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~33_sumout ),
	.cout(\vga_u0|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~33 .extended_lut = "off";
defparam \vga_u0|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N34
dffeas \vga_u0|controller|yCounter[1] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[1] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N36
cyclonev_lcell_comb \vga_u0|controller|Add1~29 (
// Equation(s):
// \vga_u0|controller|Add1~29_sumout  = SUM(( \vga_u0|controller|yCounter [2] ) + ( GND ) + ( \vga_u0|controller|Add1~34  ))
// \vga_u0|controller|Add1~30  = CARRY(( \vga_u0|controller|yCounter [2] ) + ( GND ) + ( \vga_u0|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~29_sumout ),
	.cout(\vga_u0|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~29 .extended_lut = "off";
defparam \vga_u0|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N38
dffeas \vga_u0|controller|yCounter[2] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[2] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N39
cyclonev_lcell_comb \vga_u0|controller|Add1~25 (
// Equation(s):
// \vga_u0|controller|Add1~25_sumout  = SUM(( \vga_u0|controller|yCounter [3] ) + ( GND ) + ( \vga_u0|controller|Add1~30  ))
// \vga_u0|controller|Add1~26  = CARRY(( \vga_u0|controller|yCounter [3] ) + ( GND ) + ( \vga_u0|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~25_sumout ),
	.cout(\vga_u0|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~25 .extended_lut = "off";
defparam \vga_u0|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N40
dffeas \vga_u0|controller|yCounter[3] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[3] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N42
cyclonev_lcell_comb \vga_u0|controller|Add1~21 (
// Equation(s):
// \vga_u0|controller|Add1~21_sumout  = SUM(( \vga_u0|controller|yCounter [4] ) + ( GND ) + ( \vga_u0|controller|Add1~26  ))
// \vga_u0|controller|Add1~22  = CARRY(( \vga_u0|controller|yCounter [4] ) + ( GND ) + ( \vga_u0|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~21_sumout ),
	.cout(\vga_u0|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~21 .extended_lut = "off";
defparam \vga_u0|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N44
dffeas \vga_u0|controller|yCounter[4] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[4] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N45
cyclonev_lcell_comb \vga_u0|controller|Add1~17 (
// Equation(s):
// \vga_u0|controller|Add1~17_sumout  = SUM(( \vga_u0|controller|yCounter [5] ) + ( GND ) + ( \vga_u0|controller|Add1~22  ))
// \vga_u0|controller|Add1~18  = CARRY(( \vga_u0|controller|yCounter [5] ) + ( GND ) + ( \vga_u0|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~17_sumout ),
	.cout(\vga_u0|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~17 .extended_lut = "off";
defparam \vga_u0|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N47
dffeas \vga_u0|controller|yCounter[5] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[5] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N48
cyclonev_lcell_comb \vga_u0|controller|Add1~13 (
// Equation(s):
// \vga_u0|controller|Add1~13_sumout  = SUM(( \vga_u0|controller|yCounter [6] ) + ( GND ) + ( \vga_u0|controller|Add1~18  ))
// \vga_u0|controller|Add1~14  = CARRY(( \vga_u0|controller|yCounter [6] ) + ( GND ) + ( \vga_u0|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~13_sumout ),
	.cout(\vga_u0|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~13 .extended_lut = "off";
defparam \vga_u0|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N50
dffeas \vga_u0|controller|yCounter[6] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[6] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N51
cyclonev_lcell_comb \vga_u0|controller|Add1~9 (
// Equation(s):
// \vga_u0|controller|Add1~9_sumout  = SUM(( \vga_u0|controller|yCounter [7] ) + ( GND ) + ( \vga_u0|controller|Add1~14  ))
// \vga_u0|controller|Add1~10  = CARRY(( \vga_u0|controller|yCounter [7] ) + ( GND ) + ( \vga_u0|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|Add1~9_sumout ),
	.cout(\vga_u0|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|Add1~9 .extended_lut = "off";
defparam \vga_u0|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_u0|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N52
dffeas \vga_u0|controller|yCounter[7] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[7] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y77_N56
dffeas \vga_u0|controller|yCounter[8] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|always1~2_combout ),
	.sload(gnd),
	.ena(\vga_u0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|yCounter[8] .is_wysiwyg = "true";
defparam \vga_u0|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y76_N25
dffeas \vga_u0|controller|xCounter[8]~DUPLICATE (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(\vga_u0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_u0|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N0
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~9 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~9_sumout  = SUM(( !\vga_u0|controller|xCounter [7] $ (!\vga_u0|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \vga_u0|controller|controller_translator|Add1~10  = CARRY(( !\vga_u0|controller|xCounter [7] $ (!\vga_u0|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \vga_u0|controller|controller_translator|Add1~11  = SHARE((\vga_u0|controller|xCounter [7] & \vga_u0|controller|yCounter [2]))

	.dataa(gnd),
	.datab(!\vga_u0|controller|xCounter [7]),
	.datac(!\vga_u0|controller|yCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~9_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~10 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \vga_u0|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N3
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~13 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~13_sumout  = SUM(( !\vga_u0|controller|xCounter[8]~DUPLICATE_q  $ (!\vga_u0|controller|yCounter [3]) ) + ( \vga_u0|controller|controller_translator|Add1~11  ) + ( 
// \vga_u0|controller|controller_translator|Add1~10  ))
// \vga_u0|controller|controller_translator|Add1~14  = CARRY(( !\vga_u0|controller|xCounter[8]~DUPLICATE_q  $ (!\vga_u0|controller|yCounter [3]) ) + ( \vga_u0|controller|controller_translator|Add1~11  ) + ( \vga_u0|controller|controller_translator|Add1~10  
// ))
// \vga_u0|controller|controller_translator|Add1~15  = SHARE((\vga_u0|controller|xCounter[8]~DUPLICATE_q  & \vga_u0|controller|yCounter [3]))

	.dataa(!\vga_u0|controller|xCounter[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~10 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~13_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~14 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \vga_u0|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N6
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~17 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~17_sumout  = SUM(( !\vga_u0|controller|xCounter[9]~DUPLICATE_q  $ (!\vga_u0|controller|yCounter [2] $ (\vga_u0|controller|yCounter [4])) ) + ( \vga_u0|controller|controller_translator|Add1~15  ) + ( 
// \vga_u0|controller|controller_translator|Add1~14  ))
// \vga_u0|controller|controller_translator|Add1~18  = CARRY(( !\vga_u0|controller|xCounter[9]~DUPLICATE_q  $ (!\vga_u0|controller|yCounter [2] $ (\vga_u0|controller|yCounter [4])) ) + ( \vga_u0|controller|controller_translator|Add1~15  ) + ( 
// \vga_u0|controller|controller_translator|Add1~14  ))
// \vga_u0|controller|controller_translator|Add1~19  = SHARE((!\vga_u0|controller|xCounter[9]~DUPLICATE_q  & (\vga_u0|controller|yCounter [2] & \vga_u0|controller|yCounter [4])) # (\vga_u0|controller|xCounter[9]~DUPLICATE_q  & ((\vga_u0|controller|yCounter 
// [4]) # (\vga_u0|controller|yCounter [2]))))

	.dataa(gnd),
	.datab(!\vga_u0|controller|xCounter[9]~DUPLICATE_q ),
	.datac(!\vga_u0|controller|yCounter [2]),
	.datad(!\vga_u0|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~14 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~17_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~18 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \vga_u0|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N9
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~21 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~21_sumout  = SUM(( !\vga_u0|controller|yCounter [5] $ (!\vga_u0|controller|yCounter [3]) ) + ( \vga_u0|controller|controller_translator|Add1~19  ) + ( \vga_u0|controller|controller_translator|Add1~18  ))
// \vga_u0|controller|controller_translator|Add1~22  = CARRY(( !\vga_u0|controller|yCounter [5] $ (!\vga_u0|controller|yCounter [3]) ) + ( \vga_u0|controller|controller_translator|Add1~19  ) + ( \vga_u0|controller|controller_translator|Add1~18  ))
// \vga_u0|controller|controller_translator|Add1~23  = SHARE((\vga_u0|controller|yCounter [5] & \vga_u0|controller|yCounter [3]))

	.dataa(!\vga_u0|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~18 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~21_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~22 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \vga_u0|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N12
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~25 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~25_sumout  = SUM(( !\vga_u0|controller|yCounter [6] $ (!\vga_u0|controller|yCounter [4]) ) + ( \vga_u0|controller|controller_translator|Add1~23  ) + ( \vga_u0|controller|controller_translator|Add1~22  ))
// \vga_u0|controller|controller_translator|Add1~26  = CARRY(( !\vga_u0|controller|yCounter [6] $ (!\vga_u0|controller|yCounter [4]) ) + ( \vga_u0|controller|controller_translator|Add1~23  ) + ( \vga_u0|controller|controller_translator|Add1~22  ))
// \vga_u0|controller|controller_translator|Add1~27  = SHARE((\vga_u0|controller|yCounter [6] & \vga_u0|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\vga_u0|controller|yCounter [6]),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~22 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~25_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~26 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~25 .lut_mask = 64'h00000033000033CC;
defparam \vga_u0|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N15
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~29 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~29_sumout  = SUM(( !\vga_u0|controller|yCounter [5] $ (!\vga_u0|controller|yCounter [7]) ) + ( \vga_u0|controller|controller_translator|Add1~27  ) + ( \vga_u0|controller|controller_translator|Add1~26  ))
// \vga_u0|controller|controller_translator|Add1~30  = CARRY(( !\vga_u0|controller|yCounter [5] $ (!\vga_u0|controller|yCounter [7]) ) + ( \vga_u0|controller|controller_translator|Add1~27  ) + ( \vga_u0|controller|controller_translator|Add1~26  ))
// \vga_u0|controller|controller_translator|Add1~31  = SHARE((\vga_u0|controller|yCounter [5] & \vga_u0|controller|yCounter [7]))

	.dataa(!\vga_u0|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~26 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~29_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~30 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \vga_u0|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N18
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~33 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~33_sumout  = SUM(( !\vga_u0|controller|yCounter [6] $ (!\vga_u0|controller|yCounter [8]) ) + ( \vga_u0|controller|controller_translator|Add1~31  ) + ( \vga_u0|controller|controller_translator|Add1~30  ))
// \vga_u0|controller|controller_translator|Add1~34  = CARRY(( !\vga_u0|controller|yCounter [6] $ (!\vga_u0|controller|yCounter [8]) ) + ( \vga_u0|controller|controller_translator|Add1~31  ) + ( \vga_u0|controller|controller_translator|Add1~30  ))
// \vga_u0|controller|controller_translator|Add1~35  = SHARE((\vga_u0|controller|yCounter [6] & \vga_u0|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\vga_u0|controller|yCounter [6]),
	.datac(gnd),
	.datad(!\vga_u0|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~30 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~33_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~34 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~33 .lut_mask = 64'h00000033000033CC;
defparam \vga_u0|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N21
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~37 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~37_sumout  = SUM(( \vga_u0|controller|yCounter [7] ) + ( \vga_u0|controller|controller_translator|Add1~35  ) + ( \vga_u0|controller|controller_translator|Add1~34  ))
// \vga_u0|controller|controller_translator|Add1~38  = CARRY(( \vga_u0|controller|yCounter [7] ) + ( \vga_u0|controller|controller_translator|Add1~35  ) + ( \vga_u0|controller|controller_translator|Add1~34  ))
// \vga_u0|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~34 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~37_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~38 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga_u0|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N24
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~1 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~1_sumout  = SUM(( \vga_u0|controller|yCounter [8] ) + ( \vga_u0|controller|controller_translator|Add1~39  ) + ( \vga_u0|controller|controller_translator|Add1~38  ))
// \vga_u0|controller|controller_translator|Add1~2  = CARRY(( \vga_u0|controller|yCounter [8] ) + ( \vga_u0|controller|controller_translator|Add1~39  ) + ( \vga_u0|controller|controller_translator|Add1~38  ))
// \vga_u0|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\vga_u0|controller|yCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~38 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.cout(\vga_u0|controller|controller_translator|Add1~2 ),
	.shareout(\vga_u0|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \vga_u0|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N27
cyclonev_lcell_comb \vga_u0|controller|controller_translator|Add1~5 (
// Equation(s):
// \vga_u0|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \vga_u0|controller|controller_translator|Add1~3  ) + ( \vga_u0|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_u0|controller|controller_translator|Add1~2 ),
	.sharein(\vga_u0|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \vga_u0|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \vga_u0|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N18
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\vga_u0|controller|controller_translator|Add1~1_sumout  & ( !\vga_u0|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hF0F0F0F000000000;
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N33
cyclonev_lcell_comb \vga_x[0]~21 (
// Equation(s):
// \vga_x[0]~21_combout  = ( \c|state.state_rest~q  & ( \vga_x[0]~20_combout  & ( (!\b|done~q  & (((\b|vga_x [0])))) # (\b|done~q  & (!\c|state.state_start~DUPLICATE_q  & ((\c|Add13~21_sumout )))) ) ) ) # ( !\c|state.state_rest~q  & ( \vga_x[0]~20_combout  & 
// ( (\b|vga_x [0] & !\b|done~q ) ) ) ) # ( \c|state.state_rest~q  & ( !\vga_x[0]~20_combout  & ( (\b|vga_x [0] & !\b|done~q ) ) ) ) # ( !\c|state.state_rest~q  & ( !\vga_x[0]~20_combout  & ( (\b|vga_x [0] & !\b|done~q ) ) ) )

	.dataa(!\c|state.state_start~DUPLICATE_q ),
	.datab(!\b|vga_x [0]),
	.datac(!\c|Add13~21_sumout ),
	.datad(!\b|done~q ),
	.datae(!\c|state.state_rest~q ),
	.dataf(!\vga_x[0]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~21 .extended_lut = "off";
defparam \vga_x[0]~21 .lut_mask = 64'h330033003300330A;
defparam \vga_x[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N15
cyclonev_lcell_comb \vga_x[0]~17 (
// Equation(s):
// \vga_x[0]~17_combout  = ( \c|offset_y [0] & ( \c|Add12~21_sumout  ) ) # ( !\c|offset_y [0] & ( \c|Add12~21_sumout  & ( (\vga_x[0]~8_combout  & ((!\vga_x[0]~1_combout  & (\vga_x[0]~6_combout )) # (\vga_x[0]~1_combout  & ((\vga_x[0]~16_combout ))))) ) ) ) # 
// ( \c|offset_y [0] & ( !\c|Add12~21_sumout  & ( (!\vga_x[0]~8_combout ) # ((!\vga_x[0]~1_combout  & (!\vga_x[0]~6_combout )) # (\vga_x[0]~1_combout  & ((!\vga_x[0]~16_combout )))) ) ) )

	.dataa(!\vga_x[0]~6_combout ),
	.datab(!\vga_x[0]~8_combout ),
	.datac(!\vga_x[0]~16_combout ),
	.datad(!\vga_x[0]~1_combout ),
	.datae(!\c|offset_y [0]),
	.dataf(!\c|Add12~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~17 .extended_lut = "off";
defparam \vga_x[0]~17 .lut_mask = 64'h0000EEFC1103FFFF;
defparam \vga_x[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N48
cyclonev_lcell_comb \vga_x[0]~22 (
// Equation(s):
// \vga_x[0]~22_combout  = ( \vga_x[0]~7_combout  & ( \vga_x[5]~19_combout  & ( (\vga_x[0]~17_combout ) # (\vga_x[0]~21_combout ) ) ) ) # ( !\vga_x[0]~7_combout  & ( \vga_x[5]~19_combout  & ( ((\c|offset_x[0]~DUPLICATE_q  & \vga_x[0]~9_combout )) # 
// (\vga_x[0]~21_combout ) ) ) ) # ( \vga_x[0]~7_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[0]~21_combout  ) ) ) # ( !\vga_x[0]~7_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[0]~21_combout  ) ) )

	.dataa(!\vga_x[0]~21_combout ),
	.datab(!\vga_x[0]~17_combout ),
	.datac(!\c|offset_x[0]~DUPLICATE_q ),
	.datad(!\vga_x[0]~9_combout ),
	.datae(!\vga_x[0]~7_combout ),
	.dataf(!\vga_x[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[0]~22 .extended_lut = "off";
defparam \vga_x[0]~22 .lut_mask = 64'h55555555555F7777;
defparam \vga_x[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N12
cyclonev_lcell_comb \vga_x[1]~23 (
// Equation(s):
// \vga_x[1]~23_combout  = ( \c|offset_y[1]~DUPLICATE_q  & ( \c|Add12~25_sumout  ) ) # ( !\c|offset_y[1]~DUPLICATE_q  & ( \c|Add12~25_sumout  & ( (\vga_x[0]~8_combout  & ((!\vga_x[0]~1_combout  & (\vga_x[0]~6_combout )) # (\vga_x[0]~1_combout  & 
// ((\vga_x[0]~16_combout ))))) ) ) ) # ( \c|offset_y[1]~DUPLICATE_q  & ( !\c|Add12~25_sumout  & ( (!\vga_x[0]~8_combout ) # ((!\vga_x[0]~1_combout  & (!\vga_x[0]~6_combout )) # (\vga_x[0]~1_combout  & ((!\vga_x[0]~16_combout )))) ) ) )

	.dataa(!\vga_x[0]~6_combout ),
	.datab(!\vga_x[0]~8_combout ),
	.datac(!\vga_x[0]~1_combout ),
	.datad(!\vga_x[0]~16_combout ),
	.datae(!\c|offset_y[1]~DUPLICATE_q ),
	.dataf(!\c|Add12~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[1]~23 .extended_lut = "off";
defparam \vga_x[1]~23 .lut_mask = 64'h0000EFEC1013FFFF;
defparam \vga_x[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N36
cyclonev_lcell_comb \vga_x[1]~24 (
// Equation(s):
// \vga_x[1]~24_combout  = ( \b|vga_x [1] & ( \c|Add13~25_sumout  & ( (!\b|done~q ) # ((\c|state.state_rest~q  & (!\c|state.state_start~DUPLICATE_q  & \vga_x[0]~20_combout ))) ) ) ) # ( !\b|vga_x [1] & ( \c|Add13~25_sumout  & ( (\c|state.state_rest~q  & 
// (!\c|state.state_start~DUPLICATE_q  & (\b|done~q  & \vga_x[0]~20_combout ))) ) ) ) # ( \b|vga_x [1] & ( !\c|Add13~25_sumout  & ( !\b|done~q  ) ) )

	.dataa(!\c|state.state_rest~q ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\b|done~q ),
	.datad(!\vga_x[0]~20_combout ),
	.datae(!\b|vga_x [1]),
	.dataf(!\c|Add13~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[1]~24 .extended_lut = "off";
defparam \vga_x[1]~24 .lut_mask = 64'h0000F0F00004F0F4;
defparam \vga_x[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N24
cyclonev_lcell_comb \vga_x[1]~25 (
// Equation(s):
// \vga_x[1]~25_combout  = ( \c|offset_x [1] & ( \vga_x[5]~19_combout  & ( ((!\vga_x[0]~7_combout  & ((\vga_x[0]~9_combout ))) # (\vga_x[0]~7_combout  & (\vga_x[1]~23_combout ))) # (\vga_x[1]~24_combout ) ) ) ) # ( !\c|offset_x [1] & ( \vga_x[5]~19_combout  
// & ( ((\vga_x[1]~23_combout  & \vga_x[0]~7_combout )) # (\vga_x[1]~24_combout ) ) ) ) # ( \c|offset_x [1] & ( !\vga_x[5]~19_combout  & ( \vga_x[1]~24_combout  ) ) ) # ( !\c|offset_x [1] & ( !\vga_x[5]~19_combout  & ( \vga_x[1]~24_combout  ) ) )

	.dataa(!\vga_x[1]~23_combout ),
	.datab(!\vga_x[0]~7_combout ),
	.datac(!\vga_x[1]~24_combout ),
	.datad(!\vga_x[0]~9_combout ),
	.datae(!\c|offset_x [1]),
	.dataf(!\vga_x[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[1]~25 .extended_lut = "off";
defparam \vga_x[1]~25 .lut_mask = 64'h0F0F0F0F1F1F1FDF;
defparam \vga_x[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N39
cyclonev_lcell_comb \vga_x[2]~27 (
// Equation(s):
// \vga_x[2]~27_combout  = ( \b|vga_x [2] & ( \c|Add13~29_sumout  & ( (!\b|done~q ) # ((\c|state.state_rest~q  & (!\c|state.state_start~DUPLICATE_q  & \vga_x[0]~20_combout ))) ) ) ) # ( !\b|vga_x [2] & ( \c|Add13~29_sumout  & ( (\c|state.state_rest~q  & 
// (!\c|state.state_start~DUPLICATE_q  & (\vga_x[0]~20_combout  & \b|done~q ))) ) ) ) # ( \b|vga_x [2] & ( !\c|Add13~29_sumout  & ( !\b|done~q  ) ) )

	.dataa(!\c|state.state_rest~q ),
	.datab(!\c|state.state_start~DUPLICATE_q ),
	.datac(!\vga_x[0]~20_combout ),
	.datad(!\b|done~q ),
	.datae(!\b|vga_x [2]),
	.dataf(!\c|Add13~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[2]~27 .extended_lut = "off";
defparam \vga_x[2]~27 .lut_mask = 64'h0000FF000004FF04;
defparam \vga_x[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N0
cyclonev_lcell_comb \vga_x[2]~26 (
// Equation(s):
// \vga_x[2]~26_combout  = ( \c|offset_y[2]~DUPLICATE_q  & ( \c|Add12~29_sumout  ) ) # ( !\c|offset_y[2]~DUPLICATE_q  & ( \c|Add12~29_sumout  & ( (\vga_x[0]~8_combout  & ((!\vga_x[0]~1_combout  & (\vga_x[0]~6_combout )) # (\vga_x[0]~1_combout  & 
// ((\vga_x[0]~16_combout ))))) ) ) ) # ( \c|offset_y[2]~DUPLICATE_q  & ( !\c|Add12~29_sumout  & ( (!\vga_x[0]~8_combout ) # ((!\vga_x[0]~1_combout  & (!\vga_x[0]~6_combout )) # (\vga_x[0]~1_combout  & ((!\vga_x[0]~16_combout )))) ) ) )

	.dataa(!\vga_x[0]~1_combout ),
	.datab(!\vga_x[0]~8_combout ),
	.datac(!\vga_x[0]~6_combout ),
	.datad(!\vga_x[0]~16_combout ),
	.datae(!\c|offset_y[2]~DUPLICATE_q ),
	.dataf(!\c|Add12~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[2]~26 .extended_lut = "off";
defparam \vga_x[2]~26 .lut_mask = 64'h0000FDEC0213FFFF;
defparam \vga_x[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N42
cyclonev_lcell_comb \vga_x[2]~28 (
// Equation(s):
// \vga_x[2]~28_combout  = ( \vga_x[2]~26_combout  & ( \vga_x[5]~19_combout  & ( (((\c|offset_x[2]~DUPLICATE_q  & \vga_x[0]~9_combout )) # (\vga_x[2]~27_combout )) # (\vga_x[0]~7_combout ) ) ) ) # ( !\vga_x[2]~26_combout  & ( \vga_x[5]~19_combout  & ( 
// ((\c|offset_x[2]~DUPLICATE_q  & (\vga_x[0]~9_combout  & !\vga_x[0]~7_combout ))) # (\vga_x[2]~27_combout ) ) ) ) # ( \vga_x[2]~26_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[2]~27_combout  ) ) ) # ( !\vga_x[2]~26_combout  & ( !\vga_x[5]~19_combout  & ( 
// \vga_x[2]~27_combout  ) ) )

	.dataa(!\c|offset_x[2]~DUPLICATE_q ),
	.datab(!\vga_x[0]~9_combout ),
	.datac(!\vga_x[0]~7_combout ),
	.datad(!\vga_x[2]~27_combout ),
	.datae(!\vga_x[2]~26_combout ),
	.dataf(!\vga_x[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[2]~28 .extended_lut = "off";
defparam \vga_x[2]~28 .lut_mask = 64'h00FF00FF10FF1FFF;
defparam \vga_x[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y76_N40
dffeas \b|vga_x[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\b|state.state_filly~q ),
	.sload(gnd),
	.ena(\b|vga_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b|vga_x[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b|vga_x[3]~DUPLICATE .is_wysiwyg = "true";
defparam \b|vga_x[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N48
cyclonev_lcell_comb \vga_x[3]~30 (
// Equation(s):
// \vga_x[3]~30_combout  = ( \b|vga_x[3]~DUPLICATE_q  & ( \c|Add13~33_sumout  & ( (!\b|done~q ) # ((\c|state.state_rest~q  & (\vga_x[0]~20_combout  & !\c|state.state_start~DUPLICATE_q ))) ) ) ) # ( !\b|vga_x[3]~DUPLICATE_q  & ( \c|Add13~33_sumout  & ( 
// (\c|state.state_rest~q  & (\vga_x[0]~20_combout  & (\b|done~q  & !\c|state.state_start~DUPLICATE_q ))) ) ) ) # ( \b|vga_x[3]~DUPLICATE_q  & ( !\c|Add13~33_sumout  & ( !\b|done~q  ) ) )

	.dataa(!\c|state.state_rest~q ),
	.datab(!\vga_x[0]~20_combout ),
	.datac(!\b|done~q ),
	.datad(!\c|state.state_start~DUPLICATE_q ),
	.datae(!\b|vga_x[3]~DUPLICATE_q ),
	.dataf(!\c|Add13~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[3]~30 .extended_lut = "off";
defparam \vga_x[3]~30 .lut_mask = 64'h0000F0F00100F1F0;
defparam \vga_x[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N39
cyclonev_lcell_comb \vga_x[3]~29 (
// Equation(s):
// \vga_x[3]~29_combout  = ( \c|offset_y [3] & ( \c|Add12~33_sumout  ) ) # ( !\c|offset_y [3] & ( \c|Add12~33_sumout  & ( (\vga_x[0]~8_combout  & ((!\vga_x[0]~1_combout  & ((\vga_x[0]~6_combout ))) # (\vga_x[0]~1_combout  & (\vga_x[0]~16_combout )))) ) ) ) # 
// ( \c|offset_y [3] & ( !\c|Add12~33_sumout  & ( (!\vga_x[0]~8_combout ) # ((!\vga_x[0]~1_combout  & ((!\vga_x[0]~6_combout ))) # (\vga_x[0]~1_combout  & (!\vga_x[0]~16_combout ))) ) ) )

	.dataa(!\vga_x[0]~1_combout ),
	.datab(!\vga_x[0]~8_combout ),
	.datac(!\vga_x[0]~16_combout ),
	.datad(!\vga_x[0]~6_combout ),
	.datae(!\c|offset_y [3]),
	.dataf(!\c|Add12~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[3]~29 .extended_lut = "off";
defparam \vga_x[3]~29 .lut_mask = 64'h0000FEDC0123FFFF;
defparam \vga_x[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N42
cyclonev_lcell_comb \vga_x[3]~31 (
// Equation(s):
// \vga_x[3]~31_combout  = ( \vga_x[0]~7_combout  & ( \vga_x[5]~19_combout  & ( (\vga_x[3]~29_combout ) # (\vga_x[3]~30_combout ) ) ) ) # ( !\vga_x[0]~7_combout  & ( \vga_x[5]~19_combout  & ( ((\c|offset_x[3]~DUPLICATE_q  & \vga_x[0]~9_combout )) # 
// (\vga_x[3]~30_combout ) ) ) ) # ( \vga_x[0]~7_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[3]~30_combout  ) ) ) # ( !\vga_x[0]~7_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[3]~30_combout  ) ) )

	.dataa(!\vga_x[3]~30_combout ),
	.datab(!\vga_x[3]~29_combout ),
	.datac(!\c|offset_x[3]~DUPLICATE_q ),
	.datad(!\vga_x[0]~9_combout ),
	.datae(!\vga_x[0]~7_combout ),
	.dataf(!\vga_x[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[3]~31 .extended_lut = "off";
defparam \vga_x[3]~31 .lut_mask = 64'h55555555555F7777;
defparam \vga_x[3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N51
cyclonev_lcell_comb \vga_x[4]~33 (
// Equation(s):
// \vga_x[4]~33_combout  = ( \b|vga_x [4] & ( \c|Add13~37_sumout  & ( (!\b|done~q ) # ((\c|state.state_rest~q  & (\vga_x[0]~20_combout  & !\c|state.state_start~DUPLICATE_q ))) ) ) ) # ( !\b|vga_x [4] & ( \c|Add13~37_sumout  & ( (\c|state.state_rest~q  & 
// (\vga_x[0]~20_combout  & (!\c|state.state_start~DUPLICATE_q  & \b|done~q ))) ) ) ) # ( \b|vga_x [4] & ( !\c|Add13~37_sumout  & ( !\b|done~q  ) ) )

	.dataa(!\c|state.state_rest~q ),
	.datab(!\vga_x[0]~20_combout ),
	.datac(!\c|state.state_start~DUPLICATE_q ),
	.datad(!\b|done~q ),
	.datae(!\b|vga_x [4]),
	.dataf(!\c|Add13~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[4]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[4]~33 .extended_lut = "off";
defparam \vga_x[4]~33 .lut_mask = 64'h0000FF000010FF10;
defparam \vga_x[4]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N3
cyclonev_lcell_comb \vga_x[4]~32 (
// Equation(s):
// \vga_x[4]~32_combout  = ( \c|Add11~21_sumout  & ( \c|Add12~37_sumout  ) ) # ( !\c|Add11~21_sumout  & ( \c|Add12~37_sumout  & ( (\vga_x[0]~8_combout  & ((!\vga_x[0]~1_combout  & ((\vga_x[0]~6_combout ))) # (\vga_x[0]~1_combout  & (\vga_x[0]~16_combout )))) 
// ) ) ) # ( \c|Add11~21_sumout  & ( !\c|Add12~37_sumout  & ( (!\vga_x[0]~8_combout ) # ((!\vga_x[0]~1_combout  & ((!\vga_x[0]~6_combout ))) # (\vga_x[0]~1_combout  & (!\vga_x[0]~16_combout ))) ) ) )

	.dataa(!\vga_x[0]~1_combout ),
	.datab(!\vga_x[0]~8_combout ),
	.datac(!\vga_x[0]~16_combout ),
	.datad(!\vga_x[0]~6_combout ),
	.datae(!\c|Add11~21_sumout ),
	.dataf(!\c|Add12~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[4]~32 .extended_lut = "off";
defparam \vga_x[4]~32 .lut_mask = 64'h0000FEDC0123FFFF;
defparam \vga_x[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y78_N18
cyclonev_lcell_comb \vga_x[4]~34 (
// Equation(s):
// \vga_x[4]~34_combout  = ( \vga_x[0]~7_combout  & ( \vga_x[5]~19_combout  & ( (\vga_x[4]~32_combout ) # (\vga_x[4]~33_combout ) ) ) ) # ( !\vga_x[0]~7_combout  & ( \vga_x[5]~19_combout  & ( ((\vga_x[0]~9_combout  & \c|Add9~21_sumout )) # 
// (\vga_x[4]~33_combout ) ) ) ) # ( \vga_x[0]~7_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[4]~33_combout  ) ) ) # ( !\vga_x[0]~7_combout  & ( !\vga_x[5]~19_combout  & ( \vga_x[4]~33_combout  ) ) )

	.dataa(!\vga_x[4]~33_combout ),
	.datab(!\vga_x[0]~9_combout ),
	.datac(!\vga_x[4]~32_combout ),
	.datad(!\c|Add9~21_sumout ),
	.datae(!\vga_x[0]~7_combout ),
	.dataf(!\vga_x[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_x[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_x[4]~34 .extended_lut = "off";
defparam \vga_x[4]~34 .lut_mask = 64'h5555555555775F5F;
defparam \vga_x[4]~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\vga_x[4]~34_combout ,\vga_x[3]~31_combout ,\vga_x[2]~28_combout ,\vga_x[1]~25_combout ,\vga_x[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter[5]~DUPLICATE_q ,\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X39_Y77_N47
dffeas \vga_u0|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N41
dffeas \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N53
dffeas \vga_u0|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \vga_u0|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y77_N35
dffeas \vga_u0|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \vga_u0|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N30
cyclonev_lcell_comb \vga_u0|controller|on_screen~0 (
// Equation(s):
// \vga_u0|controller|on_screen~0_combout  = ( !\vga_u0|controller|xCounter [1] & ( !\vga_u0|controller|xCounter [4] & ( (!\vga_u0|controller|xCounter[2]~DUPLICATE_q  & (!\vga_u0|controller|xCounter [3] & (!\vga_u0|controller|xCounter[5]~DUPLICATE_q  & 
// !\vga_u0|controller|xCounter [6]))) ) ) )

	.dataa(!\vga_u0|controller|xCounter[2]~DUPLICATE_q ),
	.datab(!\vga_u0|controller|xCounter [3]),
	.datac(!\vga_u0|controller|xCounter[5]~DUPLICATE_q ),
	.datad(!\vga_u0|controller|xCounter [6]),
	.datae(!\vga_u0|controller|xCounter [1]),
	.dataf(!\vga_u0|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|on_screen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|on_screen~0 .extended_lut = "off";
defparam \vga_u0|controller|on_screen~0 .lut_mask = 64'h8000000000000000;
defparam \vga_u0|controller|on_screen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N0
cyclonev_lcell_comb \vga_u0|controller|VGA_VS1~0 (
// Equation(s):
// \vga_u0|controller|VGA_VS1~0_combout  = (\vga_u0|controller|yCounter [6] & (\vga_u0|controller|yCounter [7] & (\vga_u0|controller|yCounter [8] & \vga_u0|controller|yCounter [5])))

	.dataa(!\vga_u0|controller|yCounter [6]),
	.datab(!\vga_u0|controller|yCounter [7]),
	.datac(!\vga_u0|controller|yCounter [8]),
	.datad(!\vga_u0|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS1~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_VS1~0 .lut_mask = 64'h0001000100010001;
defparam \vga_u0|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N36
cyclonev_lcell_comb \vga_u0|controller|on_screen~1 (
// Equation(s):
// \vga_u0|controller|on_screen~1_combout  = ( \vga_u0|controller|xCounter [7] & ( !\vga_u0|controller|yCounter[9]~DUPLICATE_q  & ( (!\vga_u0|controller|VGA_VS1~0_combout  & ((!\vga_u0|controller|xCounter [9]) # ((\vga_u0|controller|on_screen~0_combout  & 
// !\vga_u0|controller|xCounter[8]~DUPLICATE_q )))) ) ) ) # ( !\vga_u0|controller|xCounter [7] & ( !\vga_u0|controller|yCounter[9]~DUPLICATE_q  & ( (!\vga_u0|controller|VGA_VS1~0_combout  & ((!\vga_u0|controller|xCounter [9]) # 
// (!\vga_u0|controller|xCounter[8]~DUPLICATE_q ))) ) ) )

	.dataa(!\vga_u0|controller|on_screen~0_combout ),
	.datab(!\vga_u0|controller|VGA_VS1~0_combout ),
	.datac(!\vga_u0|controller|xCounter [9]),
	.datad(!\vga_u0|controller|xCounter[8]~DUPLICATE_q ),
	.datae(!\vga_u0|controller|xCounter [7]),
	.dataf(!\vga_u0|controller|yCounter[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|on_screen~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|on_screen~1 .extended_lut = "off";
defparam \vga_u0|controller|on_screen~1 .lut_mask = 64'hCCC0C4C000000000;
defparam \vga_u0|controller|on_screen~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N54
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( !\vga_u0|user_input_translator|Add0~1_sumout  & ( \vga_u0|user_input_translator|Add0~5_sumout  & ( (\vga_u0|writeEn~0_combout  & ((!\vga_x[7]~43_combout ) # ((!\vga_x[5]~37_combout  & 
// !\vga_x[6]~40_combout )))) ) ) )

	.dataa(!\vga_x[5]~37_combout ),
	.datab(!\vga_u0|writeEn~0_combout ),
	.datac(!\vga_x[7]~43_combout ),
	.datad(!\vga_x[6]~40_combout ),
	.datae(!\vga_u0|user_input_translator|Add0~1_sumout ),
	.dataf(!\vga_u0|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h0000000032300000;
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N15
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( \vga_u0|controller|controller_translator|Add1~1_sumout  & ( !\vga_u0|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000FF00FF00;
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\vga_x[4]~34_combout ,\vga_x[3]~31_combout ,\vga_x[2]~28_combout ,\vga_x[1]~25_combout ,\vga_x[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter[5]~DUPLICATE_q ,\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N57
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( !\vga_u0|user_input_translator|Add0~5_sumout  & ( \vga_u0|user_input_translator|Add0~1_sumout  & ( (\vga_u0|writeEn~0_combout  & ((!\vga_x[7]~43_combout ) # ((!\vga_x[5]~37_combout  & 
// !\vga_x[6]~40_combout )))) ) ) )

	.dataa(!\vga_x[5]~37_combout ),
	.datab(!\vga_u0|writeEn~0_combout ),
	.datac(!\vga_x[6]~40_combout ),
	.datad(!\vga_x[7]~43_combout ),
	.datae(!\vga_u0|user_input_translator|Add0~5_sumout ),
	.dataf(!\vga_u0|user_input_translator|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0000000033200000;
defparam \vga_u0|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N9
cyclonev_lcell_comb \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( !\vga_u0|controller|controller_translator|Add1~1_sumout  & ( \vga_u0|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_u0|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\vga_u0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h00FF00FF00000000;
defparam \vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y80_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\b|done~q }),
	.portaaddr({\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,\vga_u0|user_input_translator|Add0~17_sumout ,
\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\vga_x[4]~34_combout ,\vga_x[3]~31_combout ,\vga_x[2]~28_combout ,\vga_x[1]~25_combout ,\vga_x[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,\vga_u0|controller|controller_translator|Add1~21_sumout ,
\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],\vga_u0|controller|xCounter[5]~DUPLICATE_q ,
\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N30
cyclonev_lcell_comb \vga_u0|controller|VGA_R[2]~0 (
// Equation(s):
// \vga_u0|controller|VGA_R[2]~0_combout  = ( \vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( \vga_u0|VideoMemory|auto_generated|ram_block1a8  & ( (\vga_u0|controller|on_screen~1_combout  & 
// (((\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0])) # (\vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout ))) ) ) ) # ( 
// !\vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( \vga_u0|VideoMemory|auto_generated|ram_block1a8  & ( (\vga_u0|controller|on_screen~1_combout  & (((\vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout  & 
// !\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0])) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( !\vga_u0|VideoMemory|auto_generated|ram_block1a8  & ( 
// (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & (\vga_u0|controller|on_screen~1_combout  & ((\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]) # (\vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout )))) ) ) ) # ( 
// !\vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( !\vga_u0|VideoMemory|auto_generated|ram_block1a8  & ( (\vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout  & (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & \vga_u0|controller|on_screen~1_combout ))) ) ) )

	.dataa(!\vga_u0|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\vga_u0|controller|on_screen~1_combout ),
	.datae(!\vga_u0|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\vga_u0|VideoMemory|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_R[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_R[2]~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_R[2]~0 .lut_mask = 64'h00400070004F007F;
defparam \vga_u0|controller|VGA_R[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b|done~q }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\vga_x[4]~34_combout ,\vga_x[3]~31_combout ,\vga_x[2]~28_combout ,\vga_x[1]~25_combout ,\vga_x[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter[5]~DUPLICATE_q ,\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\b|done~q }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\vga_x[4]~34_combout ,\vga_x[3]~31_combout ,\vga_x[2]~28_combout ,\vga_x[1]~25_combout ,\vga_x[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter[5]~DUPLICATE_q ,\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N42
cyclonev_lcell_comb \vga_u0|controller|VGA_G[2]~0 (
// Equation(s):
// \vga_u0|controller|VGA_G[2]~0_combout  = ( \vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (\vga_u0|controller|on_screen~1_combout  & 
// (((\vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0])) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (\vga_u0|controller|on_screen~1_combout  & (((!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( 
// !\vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & (\vga_u0|controller|on_screen~1_combout  & ((\vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # 
// (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( !\vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & (\vga_u0|controller|on_screen~1_combout  & \vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout ))) ) ) )

	.dataa(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\vga_u0|controller|on_screen~1_combout ),
	.datad(!\vga_u0|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\vga_u0|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\vga_u0|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_G[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_G[2]~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_G[2]~0 .lut_mask = 64'h0008020A050D070F;
defparam \vga_u0|controller|VGA_G[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\vga_x[4]~34_combout ,\vga_x[3]~31_combout ,\vga_x[2]~28_combout ,\vga_x[1]~25_combout ,\vga_x[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter[5]~DUPLICATE_q ,\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~37_sumout ,\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,
\vga_u0|user_input_translator|Add0~17_sumout ,\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\vga_x[4]~34_combout ,\vga_x[3]~31_combout ,\vga_x[2]~28_combout ,\vga_x[1]~25_combout ,\vga_x[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~37_sumout ,\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,
\vga_u0|controller|controller_translator|Add1~21_sumout ,\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],
\vga_u0|controller|xCounter[5]~DUPLICATE_q ,\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \vga_u0|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\vga_u0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\vga_u0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\vga_u0|user_input_translator|Add0~33_sumout ,\vga_u0|user_input_translator|Add0~29_sumout ,\vga_u0|user_input_translator|Add0~25_sumout ,\vga_u0|user_input_translator|Add0~21_sumout ,\vga_u0|user_input_translator|Add0~17_sumout ,
\vga_u0|user_input_translator|Add0~13_sumout ,\vga_u0|user_input_translator|Add0~9_sumout ,\vga_x[4]~34_combout ,\vga_x[3]~31_combout ,\vga_x[2]~28_combout ,\vga_x[1]~25_combout ,\vga_x[0]~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_u0|controller|controller_translator|Add1~33_sumout ,\vga_u0|controller|controller_translator|Add1~29_sumout ,\vga_u0|controller|controller_translator|Add1~25_sumout ,\vga_u0|controller|controller_translator|Add1~21_sumout ,
\vga_u0|controller|controller_translator|Add1~17_sumout ,\vga_u0|controller|controller_translator|Add1~13_sumout ,\vga_u0|controller|controller_translator|Add1~9_sumout ,\vga_u0|controller|xCounter [6],\vga_u0|controller|xCounter[5]~DUPLICATE_q ,
\vga_u0|controller|xCounter [4],\vga_u0|controller|xCounter [3],\vga_u0|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\vga_u0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_g6k1:auto_generated|ALTSYNCRAM";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .power_up_uninitialized = "true";
defparam \vga_u0|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y77_N48
cyclonev_lcell_comb \vga_u0|controller|VGA_B[2]~0 (
// Equation(s):
// \vga_u0|controller|VGA_B[2]~0_combout  = ( \vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( \vga_u0|controller|on_screen~1_combout  & ( ((!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & ((\vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout )))) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]) 
// ) ) ) # ( !\vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( \vga_u0|controller|on_screen~1_combout  & ( (!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # (\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0] & ((\vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout ))))) ) ) )

	.dataa(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\vga_u0|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\vga_u0|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\vga_u0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\vga_u0|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\vga_u0|controller|on_screen~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_B[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_B[2]~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_B[2]~0 .lut_mask = 64'h00000000220A775F;
defparam \vga_u0|controller|VGA_B[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N54
cyclonev_lcell_comb \vga_u0|controller|VGA_HS1~0 (
// Equation(s):
// \vga_u0|controller|VGA_HS1~0_combout  = ( \vga_u0|controller|xCounter [4] & ( (((\vga_u0|controller|xCounter [0] & \vga_u0|controller|xCounter [1])) # (\vga_u0|controller|xCounter[2]~DUPLICATE_q )) # (\vga_u0|controller|xCounter [3]) ) )

	.dataa(!\vga_u0|controller|xCounter [0]),
	.datab(!\vga_u0|controller|xCounter [3]),
	.datac(!\vga_u0|controller|xCounter [1]),
	.datad(!\vga_u0|controller|xCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_u0|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_HS1~0 .extended_lut = "off";
defparam \vga_u0|controller|VGA_HS1~0 .lut_mask = 64'h0000000037FF37FF;
defparam \vga_u0|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N42
cyclonev_lcell_comb \vga_u0|controller|VGA_HS1~1 (
// Equation(s):
// \vga_u0|controller|VGA_HS1~1_combout  = ( \vga_u0|controller|xCounter [7] & ( \vga_u0|controller|xCounter [6] & ( (!\vga_u0|controller|xCounter[9]~DUPLICATE_q ) # (((\vga_u0|controller|VGA_HS1~0_combout  & \vga_u0|controller|xCounter [5])) # 
// (\vga_u0|controller|xCounter[8]~DUPLICATE_q )) ) ) ) # ( !\vga_u0|controller|xCounter [7] & ( \vga_u0|controller|xCounter [6] ) ) # ( \vga_u0|controller|xCounter [7] & ( !\vga_u0|controller|xCounter [6] & ( (!\vga_u0|controller|xCounter[9]~DUPLICATE_q ) # 
// (((!\vga_u0|controller|VGA_HS1~0_combout  & !\vga_u0|controller|xCounter [5])) # (\vga_u0|controller|xCounter[8]~DUPLICATE_q )) ) ) ) # ( !\vga_u0|controller|xCounter [7] & ( !\vga_u0|controller|xCounter [6] ) )

	.dataa(!\vga_u0|controller|VGA_HS1~0_combout ),
	.datab(!\vga_u0|controller|xCounter [5]),
	.datac(!\vga_u0|controller|xCounter[9]~DUPLICATE_q ),
	.datad(!\vga_u0|controller|xCounter[8]~DUPLICATE_q ),
	.datae(!\vga_u0|controller|xCounter [7]),
	.dataf(!\vga_u0|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_HS1~1 .extended_lut = "off";
defparam \vga_u0|controller|VGA_HS1~1 .lut_mask = 64'hFFFFF8FFFFFFF1FF;
defparam \vga_u0|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N43
dffeas \vga_u0|controller|VGA_HS1 (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \vga_u0|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y76_N46
dffeas \vga_u0|controller|VGA_HS (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|VGA_HS .is_wysiwyg = "true";
defparam \vga_u0|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N27
cyclonev_lcell_comb \vga_u0|controller|always1~3 (
// Equation(s):
// \vga_u0|controller|always1~3_combout  = ( !\vga_u0|controller|yCounter [4] & ( (\vga_u0|controller|yCounter [2] & \vga_u0|controller|yCounter [3]) ) )

	.dataa(!\vga_u0|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\vga_u0|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_u0|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|always1~3 .extended_lut = "off";
defparam \vga_u0|controller|always1~3 .lut_mask = 64'h0505050500000000;
defparam \vga_u0|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y77_N12
cyclonev_lcell_comb \vga_u0|controller|VGA_VS1~1 (
// Equation(s):
// \vga_u0|controller|VGA_VS1~1_combout  = ( \vga_u0|controller|yCounter [1] & ( (!\vga_u0|controller|always1~3_combout ) # (((!\vga_u0|controller|VGA_VS1~0_combout ) # (\vga_u0|controller|yCounter [0])) # (\vga_u0|controller|yCounter [9])) ) ) # ( 
// !\vga_u0|controller|yCounter [1] & ( (!\vga_u0|controller|always1~3_combout ) # (((!\vga_u0|controller|yCounter [0]) # (!\vga_u0|controller|VGA_VS1~0_combout )) # (\vga_u0|controller|yCounter [9])) ) )

	.dataa(!\vga_u0|controller|always1~3_combout ),
	.datab(!\vga_u0|controller|yCounter [9]),
	.datac(!\vga_u0|controller|yCounter [0]),
	.datad(!\vga_u0|controller|VGA_VS1~0_combout ),
	.datae(gnd),
	.dataf(!\vga_u0|controller|yCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_u0|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS1~1 .extended_lut = "off";
defparam \vga_u0|controller|VGA_VS1~1 .lut_mask = 64'hFFFBFFFBFFBFFFBF;
defparam \vga_u0|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y77_N13
dffeas \vga_u0|controller|VGA_VS1 (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\vga_u0|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \vga_u0|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y76_N40
dffeas \vga_u0|controller|VGA_VS (
	.clk(\vga_u0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_u0|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_u0|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_u0|controller|VGA_VS .is_wysiwyg = "true";
defparam \vga_u0|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
