<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>minkowski_net_14_layer_pipeline</TopModelName>
        <TargetClockPeriod>6.00</TargetClockPeriod>
        <ClockUncertainty>1.62</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.494</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_96_1>
                <Slack>4.38</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <PipelineII>3</PipelineII>
                <PipelineDepth>10</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_96_1>
            <LAYER_PROCESSING>
                <Slack>4.38</Slack>
                <TripCount>14</TripCount>
                <Latency>
                    <range>
                        <min>65436980</min>
                        <max>119033867400980</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>555821708</min>
                        <max>1011073669703924</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>4674070</min>
                        <max>8502419100070</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </LAYER_PROCESSING>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>minkowski_net.cpp:95</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_96_1>
                    <Name>VITIS_LOOP_96_1</Name>
                    <IssueType>II Violation</IssueType>
                    <ViolationType>Memory Dependency</ViolationType>
                    <IterationDistance>1</IterationDistance>
                    <SourceLocation>minkowski_net.cpp:96</SourceLocation>
                </VITIS_LOOP_96_1>
                <LAYER_PROCESSING>
                    <Name>LAYER_PROCESSING</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>minkowski_net.cpp:146</SourceLocation>
                </LAYER_PROCESSING>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>44</BRAM_18K>
            <DSP>50</DSP>
            <FF>49315</FF>
            <LUT>48648</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>minkowski_net_14_layer_pipeline</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>minkowski_net_14_layer_pipeline</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>minkowski_net_14_layer_pipeline</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWVALID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWREADY</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWADDR</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWLEN</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWSIZE</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWBURST</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWLOCK</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWCACHE</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWPROT</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWQOS</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWREGION</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_AWUSER</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_WVALID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_WREADY</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_WDATA</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_WSTRB</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_WLAST</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_WID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_WUSER</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARVALID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARREADY</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARADDR</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARLEN</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARSIZE</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARBURST</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARLOCK</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARCACHE</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARPROT</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARQOS</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARREGION</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_ARUSER</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_RVALID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_RREADY</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_RDATA</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_RLAST</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_RID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_RUSER</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_RRESP</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_BVALID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_BREADY</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_BRESP</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_BID</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_output_BUSER</name>
            <Object>gmem_output</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWVALID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWREADY</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWADDR</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWLEN</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWSIZE</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWBURST</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWLOCK</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWCACHE</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWPROT</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWQOS</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWREGION</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_AWUSER</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_WVALID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_WREADY</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_WDATA</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_WSTRB</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_WLAST</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_WID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_WUSER</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARVALID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARREADY</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARADDR</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARLEN</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARSIZE</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARBURST</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARLOCK</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARCACHE</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARPROT</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARQOS</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARREGION</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_ARUSER</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_RVALID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_RREADY</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_RDATA</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_RLAST</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_RID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_RUSER</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_RRESP</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_BVALID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_BREADY</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_BRESP</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_BID</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_read_BUSER</name>
            <Object>gmem_read</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWVALID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWREADY</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWADDR</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWLEN</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWSIZE</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWBURST</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWLOCK</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWCACHE</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWPROT</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWQOS</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWREGION</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_AWUSER</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_WVALID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_WREADY</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_WDATA</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_WSTRB</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_WLAST</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_WID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_WUSER</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARVALID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARREADY</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARADDR</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARLEN</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARSIZE</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARBURST</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARLOCK</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARCACHE</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARPROT</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARQOS</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARREGION</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_ARUSER</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_RVALID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_RREADY</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_RDATA</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_RLAST</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_RID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_RUSER</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_RRESP</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_BVALID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_BREADY</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_BRESP</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_BID</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_write_BUSER</name>
            <Object>gmem_write</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_voxel_stream_dout</name>
            <Object>input_voxel_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1085</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_voxel_stream_empty_n</name>
            <Object>input_voxel_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_voxel_stream_read</name>
            <Object>input_voxel_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_0_Addr_A</name>
            <Object>layer_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_0_EN_A</name>
            <Object>layer_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_0_WEN_A</name>
            <Object>layer_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_0_Din_A</name>
            <Object>layer_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_0_Dout_A</name>
            <Object>layer_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_0_Clk_A</name>
            <Object>layer_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_0_Rst_A</name>
            <Object>layer_weights_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_1_Addr_A</name>
            <Object>layer_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_1_EN_A</name>
            <Object>layer_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_1_WEN_A</name>
            <Object>layer_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_1_Din_A</name>
            <Object>layer_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_1_Dout_A</name>
            <Object>layer_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_1_Clk_A</name>
            <Object>layer_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_1_Rst_A</name>
            <Object>layer_weights_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_2_Addr_A</name>
            <Object>layer_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_2_EN_A</name>
            <Object>layer_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_2_WEN_A</name>
            <Object>layer_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_2_Din_A</name>
            <Object>layer_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_2_Dout_A</name>
            <Object>layer_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_2_Clk_A</name>
            <Object>layer_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_2_Rst_A</name>
            <Object>layer_weights_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_3_Addr_A</name>
            <Object>layer_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_3_EN_A</name>
            <Object>layer_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_3_WEN_A</name>
            <Object>layer_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_3_Din_A</name>
            <Object>layer_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_3_Dout_A</name>
            <Object>layer_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_3_Clk_A</name>
            <Object>layer_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_3_Rst_A</name>
            <Object>layer_weights_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_4_Addr_A</name>
            <Object>layer_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_4_EN_A</name>
            <Object>layer_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_4_WEN_A</name>
            <Object>layer_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_4_Din_A</name>
            <Object>layer_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_4_Dout_A</name>
            <Object>layer_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_4_Clk_A</name>
            <Object>layer_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_4_Rst_A</name>
            <Object>layer_weights_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_5_Addr_A</name>
            <Object>layer_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_5_EN_A</name>
            <Object>layer_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_5_WEN_A</name>
            <Object>layer_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_5_Din_A</name>
            <Object>layer_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_5_Dout_A</name>
            <Object>layer_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_5_Clk_A</name>
            <Object>layer_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_5_Rst_A</name>
            <Object>layer_weights_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_6_Addr_A</name>
            <Object>layer_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_6_EN_A</name>
            <Object>layer_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_6_WEN_A</name>
            <Object>layer_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_6_Din_A</name>
            <Object>layer_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_6_Dout_A</name>
            <Object>layer_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_6_Clk_A</name>
            <Object>layer_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_6_Rst_A</name>
            <Object>layer_weights_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_7_Addr_A</name>
            <Object>layer_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_7_EN_A</name>
            <Object>layer_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_7_WEN_A</name>
            <Object>layer_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_7_Din_A</name>
            <Object>layer_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_7_Dout_A</name>
            <Object>layer_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_7_Clk_A</name>
            <Object>layer_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_7_Rst_A</name>
            <Object>layer_weights_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_8_Addr_A</name>
            <Object>layer_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_8_EN_A</name>
            <Object>layer_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_8_WEN_A</name>
            <Object>layer_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_8_Din_A</name>
            <Object>layer_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_8_Dout_A</name>
            <Object>layer_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_8_Clk_A</name>
            <Object>layer_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_8_Rst_A</name>
            <Object>layer_weights_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_9_Addr_A</name>
            <Object>layer_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_9_EN_A</name>
            <Object>layer_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_9_WEN_A</name>
            <Object>layer_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_9_Din_A</name>
            <Object>layer_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_9_Dout_A</name>
            <Object>layer_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_9_Clk_A</name>
            <Object>layer_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_9_Rst_A</name>
            <Object>layer_weights_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_10_Addr_A</name>
            <Object>layer_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_10_EN_A</name>
            <Object>layer_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_10_WEN_A</name>
            <Object>layer_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_10_Din_A</name>
            <Object>layer_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_10_Dout_A</name>
            <Object>layer_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_10_Clk_A</name>
            <Object>layer_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_10_Rst_A</name>
            <Object>layer_weights_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_11_Addr_A</name>
            <Object>layer_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_11_EN_A</name>
            <Object>layer_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_11_WEN_A</name>
            <Object>layer_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_11_Din_A</name>
            <Object>layer_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_11_Dout_A</name>
            <Object>layer_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_11_Clk_A</name>
            <Object>layer_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_11_Rst_A</name>
            <Object>layer_weights_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_12_Addr_A</name>
            <Object>layer_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_12_EN_A</name>
            <Object>layer_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_12_WEN_A</name>
            <Object>layer_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_12_Din_A</name>
            <Object>layer_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_12_Dout_A</name>
            <Object>layer_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_12_Clk_A</name>
            <Object>layer_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_12_Rst_A</name>
            <Object>layer_weights_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_13_Addr_A</name>
            <Object>layer_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_13_EN_A</name>
            <Object>layer_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_13_WEN_A</name>
            <Object>layer_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_13_Din_A</name>
            <Object>layer_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_13_Dout_A</name>
            <Object>layer_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_13_Clk_A</name>
            <Object>layer_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_weights_13_Rst_A</name>
            <Object>layer_weights_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_0_Addr_A</name>
            <Object>layer_biases_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_0_EN_A</name>
            <Object>layer_biases_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_0_WEN_A</name>
            <Object>layer_biases_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_0_Din_A</name>
            <Object>layer_biases_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_0_Dout_A</name>
            <Object>layer_biases_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_0_Clk_A</name>
            <Object>layer_biases_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_0_Rst_A</name>
            <Object>layer_biases_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_1_Addr_A</name>
            <Object>layer_biases_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_1_EN_A</name>
            <Object>layer_biases_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_1_WEN_A</name>
            <Object>layer_biases_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_1_Din_A</name>
            <Object>layer_biases_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_1_Dout_A</name>
            <Object>layer_biases_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_1_Clk_A</name>
            <Object>layer_biases_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_1_Rst_A</name>
            <Object>layer_biases_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_2_Addr_A</name>
            <Object>layer_biases_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_2_EN_A</name>
            <Object>layer_biases_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_2_WEN_A</name>
            <Object>layer_biases_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_2_Din_A</name>
            <Object>layer_biases_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_2_Dout_A</name>
            <Object>layer_biases_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_2_Clk_A</name>
            <Object>layer_biases_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_2_Rst_A</name>
            <Object>layer_biases_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_3_Addr_A</name>
            <Object>layer_biases_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_3_EN_A</name>
            <Object>layer_biases_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_3_WEN_A</name>
            <Object>layer_biases_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_3_Din_A</name>
            <Object>layer_biases_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_3_Dout_A</name>
            <Object>layer_biases_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_3_Clk_A</name>
            <Object>layer_biases_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_3_Rst_A</name>
            <Object>layer_biases_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_4_Addr_A</name>
            <Object>layer_biases_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_4_EN_A</name>
            <Object>layer_biases_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_4_WEN_A</name>
            <Object>layer_biases_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_4_Din_A</name>
            <Object>layer_biases_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_4_Dout_A</name>
            <Object>layer_biases_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_4_Clk_A</name>
            <Object>layer_biases_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_4_Rst_A</name>
            <Object>layer_biases_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_5_Addr_A</name>
            <Object>layer_biases_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_5_EN_A</name>
            <Object>layer_biases_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_5_WEN_A</name>
            <Object>layer_biases_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_5_Din_A</name>
            <Object>layer_biases_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_5_Dout_A</name>
            <Object>layer_biases_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_5_Clk_A</name>
            <Object>layer_biases_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_5_Rst_A</name>
            <Object>layer_biases_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_6_Addr_A</name>
            <Object>layer_biases_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_6_EN_A</name>
            <Object>layer_biases_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_6_WEN_A</name>
            <Object>layer_biases_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_6_Din_A</name>
            <Object>layer_biases_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_6_Dout_A</name>
            <Object>layer_biases_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_6_Clk_A</name>
            <Object>layer_biases_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_6_Rst_A</name>
            <Object>layer_biases_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_7_Addr_A</name>
            <Object>layer_biases_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_7_EN_A</name>
            <Object>layer_biases_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_7_WEN_A</name>
            <Object>layer_biases_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_7_Din_A</name>
            <Object>layer_biases_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_7_Dout_A</name>
            <Object>layer_biases_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_7_Clk_A</name>
            <Object>layer_biases_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_7_Rst_A</name>
            <Object>layer_biases_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_8_Addr_A</name>
            <Object>layer_biases_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_8_EN_A</name>
            <Object>layer_biases_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_8_WEN_A</name>
            <Object>layer_biases_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_8_Din_A</name>
            <Object>layer_biases_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_8_Dout_A</name>
            <Object>layer_biases_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_8_Clk_A</name>
            <Object>layer_biases_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_8_Rst_A</name>
            <Object>layer_biases_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_9_Addr_A</name>
            <Object>layer_biases_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_9_EN_A</name>
            <Object>layer_biases_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_9_WEN_A</name>
            <Object>layer_biases_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_9_Din_A</name>
            <Object>layer_biases_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_9_Dout_A</name>
            <Object>layer_biases_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_9_Clk_A</name>
            <Object>layer_biases_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_9_Rst_A</name>
            <Object>layer_biases_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_10_Addr_A</name>
            <Object>layer_biases_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_10_EN_A</name>
            <Object>layer_biases_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_10_WEN_A</name>
            <Object>layer_biases_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_10_Din_A</name>
            <Object>layer_biases_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_10_Dout_A</name>
            <Object>layer_biases_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_10_Clk_A</name>
            <Object>layer_biases_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_10_Rst_A</name>
            <Object>layer_biases_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_11_Addr_A</name>
            <Object>layer_biases_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_11_EN_A</name>
            <Object>layer_biases_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_11_WEN_A</name>
            <Object>layer_biases_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_11_Din_A</name>
            <Object>layer_biases_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_11_Dout_A</name>
            <Object>layer_biases_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_11_Clk_A</name>
            <Object>layer_biases_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_11_Rst_A</name>
            <Object>layer_biases_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_12_Addr_A</name>
            <Object>layer_biases_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_12_EN_A</name>
            <Object>layer_biases_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_12_WEN_A</name>
            <Object>layer_biases_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_12_Din_A</name>
            <Object>layer_biases_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_12_Dout_A</name>
            <Object>layer_biases_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_12_Clk_A</name>
            <Object>layer_biases_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_12_Rst_A</name>
            <Object>layer_biases_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_13_Addr_A</name>
            <Object>layer_biases_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_13_EN_A</name>
            <Object>layer_biases_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_13_WEN_A</name>
            <Object>layer_biases_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_13_Din_A</name>
            <Object>layer_biases_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_13_Dout_A</name>
            <Object>layer_biases_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_13_Clk_A</name>
            <Object>layer_biases_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_biases_13_Rst_A</name>
            <Object>layer_biases_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L3_bitmap_i</name>
            <Object>L3_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L3_bitmap_o</name>
            <Object>L3_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L3_bitmap_o_ap_vld</name>
            <Object>L3_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L2_bitmap_i</name>
            <Object>L2_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L2_bitmap_o</name>
            <Object>L2_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L2_bitmap_o_ap_vld</name>
            <Object>L2_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L1_bitmap_i</name>
            <Object>L1_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L1_bitmap_o</name>
            <Object>L1_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L1_bitmap_o_ap_vld</name>
            <Object>L1_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L0_bitmap_i</name>
            <Object>L0_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L0_bitmap_o</name>
            <Object>L0_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>L0_bitmap_o_ap_vld</name>
            <Object>L0_bitmap</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>minkowski_net_14_layer_pipeline</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_pipeline_bitmap_stage_fu_462</InstName>
                    <ModuleName>pipeline_bitmap_stage</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>462</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_streaming_bitmap_constructor_fu_74</InstName>
                            <ModuleName>streaming_bitmap_constructor</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <BindInstances>icmp_ln105_fu_763_p2 add_ln105_fu_769_p2 icmp_ln109_fu_793_p2 add_ln109_fu_799_p2 add_ln124_fu_860_p2 add_ln125_fu_872_p2 sub_ln150_30_fu_1077_p2 sub_ln150_31_fu_1087_p2 bit_offset_fu_1093_p3 bitset_512ns_512ns_32s_1s_512_1_1_U1 add_ln39_fu_1115_p2 add_ln58_fu_1199_p2 icmp_ln132_fu_1253_p2 add_ln132_1_fu_1259_p2 add_ln132_fu_1275_p2 icmp_ln134_fu_1281_p2 xor_ln132_fu_1287_p2 and_ln132_fu_1293_p2 select_ln132_fu_1299_p3 or_ln156_fu_1469_p2 or_ln156_1_fu_1473_p2 or_ln156_2_fu_1477_p2 or_ln156_3_fu_1483_p2 or_ln156_4_fu_1487_p2 or_ln156_5_fu_1492_p2 l2_has_data_1_fu_1498_p2 sub_ln150_fu_1602_p2 sub_ln150_1_fu_1612_p2 bit_offset_1_fu_1618_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U2 add_ln167_fu_1639_p2 xor_ln150_fu_1661_p2 sub_ln150_2_fu_1671_p2 bit_offset_2_fu_1677_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U3 add_ln167_1_fu_1698_p2 sub_ln150_3_fu_1720_p2 sub_ln150_4_fu_1730_p2 bit_offset_3_fu_1736_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U4 add_ln167_2_fu_1757_p2 sub_ln150_5_fu_1779_p2 sub_ln150_6_fu_1789_p2 bit_offset_4_fu_1795_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U5 add_ln167_3_fu_1803_p2 sub_ln150_7_fu_1825_p2 sub_ln150_8_fu_1835_p2 bit_offset_5_fu_1841_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U6 add_ln167_4_fu_1887_p2 sub_ln150_9_fu_1908_p2 sub_ln150_10_fu_1917_p2 bit_offset_6_fu_1923_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U7 add_ln167_5_fu_1944_p2 sub_ln150_11_fu_1965_p2 sub_ln150_12_fu_1974_p2 bit_offset_7_fu_1980_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U8 add_ln167_6_fu_2001_p2 sub_ln150_13_fu_2022_p2 sub_ln150_14_fu_2031_p2 bit_offset_8_fu_2037_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U9 add_ln169_fu_2058_p2 l1_write_pos_flag_3_fu_2407_p2 l1_write_pos_new_3_fu_2412_p3 bit_idx_assign_9_fu_2063_p3 L1_bitmap_2_fu_2069_p3 or_ln156_7_fu_2145_p2 or_ln156_8_fu_2150_p2 or_ln156_9_fu_2154_p2 or_ln156_10_fu_2418_p2 or_ln156_11_fu_2422_p2 or_ln156_12_fu_2427_p2 l2_has_data_2_fu_2433_p2 sub_ln150_15_fu_2106_p2 sub_ln150_16_fu_2116_p2 bit_offset_9_fu_2122_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U10 add_ln167_7_fu_2171_p2 xor_ln150_1_fu_2192_p2 sub_ln150_17_fu_2201_p2 bit_offset_10_fu_2207_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U11 add_ln167_8_fu_2228_p2 sub_ln150_18_fu_2249_p2 sub_ln150_19_fu_2258_p2 bit_offset_11_fu_2264_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U12 add_ln167_9_fu_2285_p2 sub_ln150_20_fu_2306_p2 sub_ln150_21_fu_2315_p2 bit_offset_12_fu_2321_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U13 add_ln167_10_fu_2342_p2 sub_ln150_22_fu_2363_p2 sub_ln150_23_fu_2372_p2 bit_offset_13_fu_2378_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U14 add_ln167_11_fu_2452_p2 sub_ln150_24_fu_2399_p2 sub_ln150_25_fu_2476_p2 bit_offset_14_fu_2482_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U15 add_ln167_12_fu_2502_p2 sub_ln150_26_fu_2523_p2 sub_ln150_27_fu_2532_p2 bit_offset_15_fu_2538_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U16 add_ln167_13_fu_2559_p2 sub_ln150_28_fu_2580_p2 sub_ln150_29_fu_2589_p2 bit_offset_16_fu_2595_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U17 add_ln169_1_fu_2617_p2 l1_write_pos_flag_4_fu_2622_p2 l1_write_pos_new_4_fu_2628_p3 l1_write_pos_loc_4_fu_2636_p3 L1_bitmap_3_fu_2643_p3 select_ln134_fu_1328_p3 icmp_ln176_fu_2687_p2 add_ln176_fu_2693_p2 bitset_8ns_8ns_32ns_1ns_8_1_1_U18 l3_has_data_1_fu_2729_p2 icmp_ln189_fu_2761_p2 i_9_fu_2767_p2 add_ln191_fu_2783_p2 bitselect_1ns_8ns_32ns_1_1_1_U19 sub_ln150_32_fu_2813_p2 sub_ln150_33_fu_2823_p2 bit_offset_17_fu_2829_p3 bitset_512ns_512ns_32s_1ns_512_1_1_U20 add_ln193_fu_2865_p2 add_ln199_1_fu_2883_p2 L1_temp_U L2_temp_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_layer_convolution_with_persistent_accelerator_fu_496</InstName>
                    <ModuleName>layer_convolution_with_persistent_accelerator</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>496</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295</InstName>
                            <ModuleName>layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3295</ID>
                            <BindInstances>icmp_ln245_fu_81_p2 add_ln245_fu_86_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303</InstName>
                            <ModuleName>layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3303</ID>
                            <BindInstances>icmp_ln273_fu_98_p2 add_ln273_fu_103_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>output_features_U neighbor_features_U cmp_i_fu_3721_p2 urem_60s_32ns_42_64_seq_1_U72 urem_59s_32ns_42_63_seq_1_U81 urem_59s_32ns_42_63_seq_1_U82 urem_60s_32ns_42_64_seq_1_U73 urem_58s_32ns_42_62_seq_1_U87 urem_58s_32ns_42_62_seq_1_U88 urem_60s_32ns_42_64_seq_1_U74 urem_58s_32ns_42_62_seq_1_U89 urem_58s_32ns_42_62_seq_1_U90 urem_60s_32ns_42_64_seq_1_U75 urem_59s_32ns_42_63_seq_1_U83 urem_59s_32ns_42_63_seq_1_U84 urem_60s_32ns_42_64_seq_1_U76 urem_4ns_32ns_13_8_seq_1_U91 urem_60s_32ns_42_64_seq_1_U77 urem_3ns_32ns_12_7_seq_1_U92 urem_4ns_32ns_13_8_seq_1_U93 urem_60s_32ns_42_64_seq_1_U78 urem_59s_32ns_42_63_seq_1_U85 urem_59s_32ns_42_63_seq_1_U86 urem_60s_32ns_42_64_seq_1_U79 urem_1ns_32ns_1_5_seq_1_U94 urem_4ns_32ns_13_8_seq_1_U95 urem_60s_32ns_42_64_seq_1_U80 urem_3ns_32ns_12_7_seq_1_U96 urem_4ns_32ns_13_8_seq_1_U97 mul_11ns_42s_42_1_1_U53 add_ln229_fu_3748_p2 mul_11ns_42s_42_1_1_U54 add_ln229_1_fu_3765_p2 mul_11ns_42s_42_1_1_U55 add_ln229_2_fu_3782_p2 mul_11ns_42s_42_1_1_U56 add_ln229_3_fu_3799_p2 mul_11ns_42s_42_1_1_U57 add_ln229_4_fu_3816_p2 mul_11ns_42s_42_1_1_U58 add_ln229_5_fu_3833_p2 mul_11ns_42s_42_1_1_U59 add_ln229_6_fu_3850_p2 mul_11ns_42s_42_1_1_U60 add_ln229_7_fu_3867_p2 mul_11ns_42s_42_1_1_U61 add_ln229_8_fu_3884_p2 mul_11ns_42s_42_1_1_U62 add_ln229_9_fu_3901_p2 mul_11ns_42s_42_1_1_U63 add_ln229_10_fu_3918_p2 mul_11ns_42s_42_1_1_U64 add_ln229_11_fu_3935_p2 mul_11ns_42s_42_1_1_U65 add_ln229_12_fu_3952_p2 mul_11ns_13s_13_1_1_U98 add_ln229_13_fu_3983_p2 mul_11ns_42s_42_1_1_U66 add_ln229_14_fu_4000_p2 mul_11ns_12s_12_1_1_U99 add_ln229_15_fu_4030_p2 mul_11ns_13s_13_1_1_U100 add_ln229_16_fu_4058_p2 mul_11ns_42s_42_1_1_U67 add_ln229_17_fu_4075_p2 mul_11ns_42s_42_1_1_U68 add_ln229_18_fu_4092_p2 mul_11ns_42s_42_1_1_U69 add_ln229_19_fu_4109_p2 mul_11ns_42s_42_1_1_U70 add_ln229_20_fu_4126_p2 select_ln229_fu_4132_p3 and_ln229_fu_4140_p2 add_ln229_21_fu_4157_p2 mul_11ns_13s_13_1_1_U101 add_ln229_22_fu_4185_p2 mul_11ns_42s_42_1_1_U71 add_ln229_23_fu_4202_p2 mul_11ns_12s_12_1_1_U102 add_ln229_24_fu_4229_p2 mul_11ns_13s_13_1_1_U103 add_ln229_25_fu_4257_p2 mul_11ns_11ns_22_1_1_U104 add_ln229_28_fu_4822_p2 icmp_ln229_fu_4827_p2 add_ln229_27_fu_4832_p2 add_ln229_26_fu_4850_p2 icmp_ln287_fu_4859_p2 add_ln287_27_fu_4864_p2 add_ln287_fu_4870_p2 icmp_ln288_fu_4876_p2 select_ln287_fu_4881_p3 select_ln287_1_fu_4889_p3 first_iter_0_fu_4929_p2 add_ln290_fu_4918_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_fu_4939_p2 icmp_ln288_1_fu_4944_p2 icmp_ln273_fu_4961_p2 add_ln273_fu_4966_p2 icmp_ln287_1_fu_4985_p2 add_ln287_28_fu_4990_p2 add_ln287_1_fu_4996_p2 icmp_ln288_2_fu_5002_p2 select_ln287_2_fu_5007_p3 select_ln287_3_fu_5015_p3 first_iter_1_fu_5061_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_1_fu_5071_p2 icmp_ln288_3_fu_5076_p2 icmp_ln273_1_fu_5093_p2 add_ln273_1_fu_5098_p2 icmp_ln287_2_fu_5117_p2 add_ln287_29_fu_5122_p2 add_ln287_2_fu_5128_p2 icmp_ln288_4_fu_5134_p2 select_ln287_4_fu_5139_p3 select_ln287_5_fu_5147_p3 first_iter_2_fu_5189_p2 add_ln290_3_fu_5178_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_2_fu_5199_p2 icmp_ln288_5_fu_5204_p2 icmp_ln273_2_fu_5221_p2 add_ln273_2_fu_5226_p2 icmp_ln287_3_fu_5245_p2 add_ln287_30_fu_5250_p2 add_ln287_3_fu_5256_p2 icmp_ln288_6_fu_5262_p2 select_ln287_6_fu_5267_p3 select_ln287_7_fu_5275_p3 first_iter_3_fu_5321_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_3_fu_5331_p2 icmp_ln288_7_fu_5336_p2 icmp_ln273_3_fu_5353_p2 add_ln273_3_fu_5358_p2 icmp_ln287_4_fu_5377_p2 add_ln287_31_fu_5382_p2 add_ln287_4_fu_5388_p2 icmp_ln288_8_fu_5394_p2 select_ln287_8_fu_5399_p3 select_ln287_9_fu_5407_p3 first_iter_4_fu_5453_p2 add_ln290_6_fu_5442_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_4_fu_5463_p2 icmp_ln288_9_fu_5468_p2 icmp_ln273_4_fu_5485_p2 add_ln273_4_fu_5490_p2 icmp_ln287_5_fu_5509_p2 add_ln287_32_fu_5514_p2 add_ln287_5_fu_5520_p2 icmp_ln288_10_fu_5526_p2 select_ln287_10_fu_5531_p3 select_ln287_11_fu_5539_p3 first_iter_5_fu_5585_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_5_fu_5595_p2 icmp_ln288_11_fu_5600_p2 icmp_ln273_5_fu_5617_p2 add_ln273_5_fu_5622_p2 icmp_ln287_6_fu_5641_p2 add_ln287_33_fu_5646_p2 add_ln287_6_fu_5652_p2 icmp_ln288_12_fu_5658_p2 select_ln287_12_fu_5663_p3 select_ln287_13_fu_5671_p3 first_iter_6_fu_5717_p2 add_ln290_9_fu_5706_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_6_fu_5727_p2 icmp_ln288_13_fu_5732_p2 icmp_ln273_6_fu_5749_p2 add_ln273_6_fu_5754_p2 icmp_ln287_7_fu_5773_p2 add_ln287_34_fu_5778_p2 add_ln287_7_fu_5784_p2 icmp_ln288_14_fu_5790_p2 select_ln287_14_fu_5795_p3 select_ln287_15_fu_5803_p3 first_iter_7_fu_5849_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_7_fu_5859_p2 icmp_ln288_15_fu_5864_p2 icmp_ln273_7_fu_5881_p2 add_ln273_7_fu_5886_p2 icmp_ln287_8_fu_5905_p2 add_ln287_35_fu_5910_p2 add_ln287_8_fu_5916_p2 icmp_ln288_16_fu_5922_p2 select_ln287_16_fu_5927_p3 select_ln287_17_fu_5935_p3 first_iter_8_fu_5981_p2 add_ln290_12_fu_5970_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_8_fu_5991_p2 icmp_ln288_17_fu_5996_p2 icmp_ln273_8_fu_6013_p2 add_ln273_8_fu_6018_p2 icmp_ln287_9_fu_6037_p2 add_ln287_36_fu_6042_p2 add_ln287_9_fu_6048_p2 icmp_ln288_18_fu_6054_p2 select_ln287_18_fu_6059_p3 select_ln287_19_fu_6067_p3 first_iter_9_fu_6113_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_9_fu_6123_p2 icmp_ln288_19_fu_6128_p2 icmp_ln273_9_fu_6145_p2 add_ln273_9_fu_6150_p2 icmp_ln287_10_fu_6169_p2 add_ln287_37_fu_6174_p2 add_ln287_10_fu_6180_p2 icmp_ln288_20_fu_6186_p2 select_ln287_20_fu_6191_p3 select_ln287_21_fu_6199_p3 first_iter_10_fu_6241_p2 add_ln290_15_fu_6230_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_10_fu_6251_p2 icmp_ln288_21_fu_6256_p2 icmp_ln273_10_fu_6273_p2 add_ln273_10_fu_6278_p2 icmp_ln287_11_fu_6297_p2 add_ln287_38_fu_6302_p2 add_ln287_11_fu_6308_p2 icmp_ln288_22_fu_6314_p2 select_ln287_22_fu_6319_p3 select_ln287_23_fu_6327_p3 first_iter_11_fu_6373_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_11_fu_6383_p2 icmp_ln288_23_fu_6388_p2 icmp_ln273_11_fu_6405_p2 add_ln273_11_fu_6410_p2 icmp_ln287_12_fu_6429_p2 add_ln287_39_fu_6434_p2 add_ln287_12_fu_6440_p2 icmp_ln288_24_fu_6446_p2 select_ln287_24_fu_6451_p3 select_ln287_25_fu_6459_p3 first_iter_12_fu_6509_p2 add_ln290_18_fu_6498_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_12_fu_6519_p2 icmp_ln288_25_fu_6524_p2 icmp_ln273_12_fu_6541_p2 add_ln273_12_fu_6546_p2 icmp_ln287_13_fu_6565_p2 add_ln287_40_fu_6570_p2 add_ln287_13_fu_6576_p2 icmp_ln288_26_fu_6582_p2 select_ln287_26_fu_6587_p3 select_ln287_27_fu_6595_p3 first_iter_13_fu_6645_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_13_fu_6655_p2 icmp_ln288_27_fu_6660_p2 icmp_ln273_13_fu_6677_p2 add_ln273_13_fu_6682_p2 icmp_ln287_14_fu_6701_p2 add_ln287_41_fu_6706_p2 add_ln287_14_fu_6712_p2 icmp_ln288_28_fu_6718_p2 select_ln287_28_fu_6723_p3 select_ln287_29_fu_6731_p3 first_iter_14_fu_6777_p2 add_ln290_21_fu_6766_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_14_fu_6787_p2 icmp_ln288_29_fu_6792_p2 icmp_ln273_14_fu_6809_p2 add_ln273_14_fu_6814_p2 icmp_ln287_15_fu_6833_p2 add_ln287_42_fu_6838_p2 add_ln287_15_fu_6844_p2 icmp_ln288_30_fu_6850_p2 select_ln287_30_fu_6855_p3 select_ln287_31_fu_6863_p3 first_iter_15_fu_6909_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_15_fu_6919_p2 icmp_ln288_31_fu_6924_p2 icmp_ln273_15_fu_6941_p2 add_ln273_15_fu_6946_p2 icmp_ln287_16_fu_6965_p2 add_ln287_43_fu_6970_p2 add_ln287_16_fu_6976_p2 icmp_ln288_32_fu_6982_p2 select_ln287_32_fu_6987_p3 select_ln287_33_fu_6995_p3 first_iter_16_fu_7037_p2 add_ln290_24_fu_7026_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_16_fu_7047_p2 icmp_ln288_33_fu_7052_p2 icmp_ln273_16_fu_7069_p2 add_ln273_16_fu_7074_p2 icmp_ln287_17_fu_7093_p2 add_ln287_44_fu_7098_p2 add_ln287_17_fu_7104_p2 icmp_ln288_34_fu_7110_p2 select_ln287_34_fu_7115_p3 select_ln287_35_fu_7123_p3 first_iter_17_fu_7169_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_17_fu_7179_p2 icmp_ln288_35_fu_7184_p2 icmp_ln273_17_fu_7201_p2 add_ln273_17_fu_7206_p2 icmp_ln287_18_fu_7225_p2 add_ln287_45_fu_7230_p2 add_ln287_18_fu_7236_p2 icmp_ln288_36_fu_7242_p2 select_ln287_36_fu_7247_p3 select_ln287_37_fu_7255_p3 first_iter_18_fu_7293_p2 add_ln290_27_fu_7282_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_18_fu_7303_p2 icmp_ln288_37_fu_7308_p2 icmp_ln273_18_fu_7325_p2 add_ln273_18_fu_7330_p2 icmp_ln287_19_fu_7349_p2 add_ln287_46_fu_7354_p2 add_ln287_19_fu_7360_p2 icmp_ln288_38_fu_7366_p2 select_ln287_38_fu_7371_p3 select_ln287_39_fu_7379_p3 first_iter_19_fu_7425_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_19_fu_7435_p2 icmp_ln288_39_fu_7440_p2 icmp_ln273_19_fu_7457_p2 add_ln273_19_fu_7462_p2 icmp_ln287_20_fu_7481_p2 add_ln287_47_fu_7486_p2 add_ln287_20_fu_7492_p2 icmp_ln288_40_fu_7498_p2 select_ln287_40_fu_7503_p3 select_ln287_41_fu_7511_p3 first_iter_20_fu_7553_p2 add_ln290_30_fu_7542_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_20_fu_7563_p2 icmp_ln288_41_fu_7568_p2 icmp_ln273_20_fu_7585_p2 add_ln273_20_fu_7590_p2 icmp_ln287_21_fu_7609_p2 add_ln287_48_fu_7614_p2 add_ln287_21_fu_7620_p2 icmp_ln288_42_fu_7626_p2 select_ln287_42_fu_7631_p3 select_ln287_43_fu_7639_p3 first_iter_21_fu_7685_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_21_fu_7695_p2 icmp_ln288_43_fu_7700_p2 icmp_ln273_21_fu_7717_p2 add_ln273_21_fu_7722_p2 icmp_ln287_22_fu_7741_p2 add_ln287_49_fu_7746_p2 add_ln287_22_fu_7752_p2 icmp_ln288_44_fu_7758_p2 select_ln287_44_fu_7763_p3 select_ln287_45_fu_7771_p3 first_iter_22_fu_7809_p2 add_ln290_33_fu_7798_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_22_fu_7819_p2 icmp_ln288_45_fu_7828_p2 icmp_ln273_22_fu_7840_p2 add_ln273_22_fu_7845_p2 icmp_ln287_23_fu_7864_p2 add_ln287_50_fu_7869_p2 add_ln287_23_fu_7875_p2 icmp_ln288_46_fu_7881_p2 select_ln287_46_fu_7886_p3 select_ln287_47_fu_7894_p3 first_iter_23_fu_7940_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_23_fu_7950_p2 icmp_ln288_47_fu_7955_p2 icmp_ln273_23_fu_7972_p2 add_ln273_23_fu_7977_p2 icmp_ln287_24_fu_7996_p2 add_ln287_51_fu_8001_p2 add_ln287_24_fu_8007_p2 icmp_ln288_48_fu_8013_p2 select_ln287_48_fu_8018_p3 select_ln287_49_fu_8026_p3 first_iter_24_fu_8072_p2 add_ln290_36_fu_8061_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_24_fu_8082_p2 icmp_ln288_49_fu_8087_p2 icmp_ln273_24_fu_8104_p2 add_ln273_24_fu_8109_p2 icmp_ln287_25_fu_8128_p2 add_ln287_52_fu_8133_p2 add_ln287_25_fu_8139_p2 icmp_ln288_50_fu_8145_p2 select_ln287_50_fu_8150_p3 select_ln287_51_fu_8158_p3 first_iter_25_fu_8208_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_25_fu_8218_p2 icmp_ln288_51_fu_8223_p2 icmp_ln273_25_fu_8240_p2 add_ln273_25_fu_8245_p2 icmp_ln287_26_fu_8264_p2 add_ln287_53_fu_8269_p2 add_ln287_26_fu_8275_p2 icmp_ln288_52_fu_8281_p2 select_ln287_52_fu_8286_p3 select_ln287_53_fu_8294_p3 first_iter_26_fu_8336_p2 add_ln290_39_fu_8325_p2 fmul_32ns_32ns_32_3_max_dsp_1_U51 fadd_32ns_32ns_32_4_full_dsp_1_U50 add_ln288_26_fu_8346_p2 icmp_ln288_53_fu_8351_p2 icmp_ln296_fu_8368_p2 add_ln296_fu_8373_p2 icmp_ln298_fu_8422_p2 icmp_ln298_1_fu_8428_p2 or_ln298_fu_8434_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U52 and_ln298_fu_8438_p2 icmp_ln311_fu_8444_p2 add_ln311_fu_8449_p2 icmp_ln304_fu_8468_p2 add_ln304_fu_8473_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_final_layer_output_reconstruction_fu_546</InstName>
                    <ModuleName>final_layer_output_reconstruction</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>546</ID>
                    <BindInstances>icmp_ln408_fu_432_p2 add_ln408_fu_438_p2 icmp_ln416_fu_485_p2 add_ln416_1_fu_491_p2 add_ln416_fu_613_p2 icmp_ln417_fu_576_p2 select_ln414_fu_619_p3 xor_ln414_fu_626_p2 icmp_ln418_fu_631_p2 and_ln414_fu_637_p2 select_ln416_fu_643_p3 add_ln417_fu_650_p2 empty_92_fu_656_p2 x_mid2_fu_661_p3 select_ln417_fu_669_p3 add_ln417_2_fu_697_p2 empty_93_fu_727_p2 add_ln427_2_fu_761_p2 add_ln427_fu_785_p2 add_ln427_1_fu_803_p2 icmp_ln427_fu_497_p2 pruned_addr_fu_514_p2 add_ln433_fu_532_p2 pruned_idx_2_fu_557_p2 add_ln418_fu_828_p2 add_ln417_1_fu_585_p2 select_ln417_1_fu_591_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>feature_data_stream_fifo_U write_addr_stream_fifo_U pruned_voxel_count_2_fu_591_p2 sub_ln96_fu_603_p2 add_ln96_fu_621_p2 icmp_ln131_fu_698_p2 add_ln131_fu_704_p2 MINKOWSKI_LAYERS_input_channels_U MINKOWSKI_LAYERS_output_channels_U MINKOWSKI_LAYERS_output_spatial_dim_U control_s_axi_U gmem_output_m_axi_U gmem_read_m_axi_U gmem_write_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>streaming_bitmap_constructor</Name>
            <Loops>
                <VITIS_LOOP_105_1/>
                <VITIS_LOOP_109_2/>
                <VOXEL_PROCESSING/>
                <L2_CONSTRUCTION_VITIS_LOOP_134_3/>
                <VITIS_LOOP_176_8/>
                <VITIS_LOOP_189_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>1.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.369</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_1>
                        <Name>VITIS_LOOP_105_1</Name>
                        <Slack>4.38</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.384 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_1>
                    <VITIS_LOOP_109_2>
                        <Name>VITIS_LOOP_109_2</Name>
                        <Slack>4.38</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_109_2>
                    <VOXEL_PROCESSING>
                        <Name>VOXEL_PROCESSING</Name>
                        <Slack>4.38</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VOXEL_PROCESSING>
                    <L2_CONSTRUCTION_VITIS_LOOP_134_3>
                        <Name>L2_CONSTRUCTION_VITIS_LOOP_134_3</Name>
                        <Slack>4.38</Slack>
                        <TripCount>4</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.384 us</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2_CONSTRUCTION_VITIS_LOOP_134_3>
                    <VITIS_LOOP_176_8>
                        <Name>VITIS_LOOP_176_8</Name>
                        <Slack>4.38</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_176_8>
                    <VITIS_LOOP_189_9>
                        <Name>VITIS_LOOP_189_9</Name>
                        <Slack>4.38</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>48.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_189_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>streaming_bitmap_constructor.cpp:94~minkowski_net.cpp:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_1>
                            <Name>VITIS_LOOP_105_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>streaming_bitmap_constructor.cpp:105~minkowski_net.cpp:154</SourceLocation>
                        </VITIS_LOOP_105_1>
                        <VITIS_LOOP_109_2>
                            <Name>VITIS_LOOP_109_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>streaming_bitmap_constructor.cpp:109~minkowski_net.cpp:154</SourceLocation>
                        </VITIS_LOOP_109_2>
                        <VOXEL_PROCESSING>
                            <Name>VOXEL_PROCESSING</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>streaming_bitmap_constructor.cpp:120~minkowski_net.cpp:154</SourceLocation>
                        </VOXEL_PROCESSING>
                        <L2_CONSTRUCTION_VITIS_LOOP_134_3>
                            <Name>L2_CONSTRUCTION_VITIS_LOOP_134_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>streaming_bitmap_constructor.cpp:156~minkowski_net.cpp:154</SourceLocation>
                        </L2_CONSTRUCTION_VITIS_LOOP_134_3>
                        <VITIS_LOOP_176_8>
                            <Name>VITIS_LOOP_176_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>streaming_bitmap_constructor.cpp:180~minkowski_net.cpp:154</SourceLocation>
                        </VITIS_LOOP_176_8>
                        <VITIS_LOOP_189_9>
                            <Name>VITIS_LOOP_189_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>streaming_bitmap_constructor.cpp:189~minkowski_net.cpp:154</SourceLocation>
                        </VITIS_LOOP_189_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>7558</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14215</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_763_p2" SOURCE="streaming_bitmap_constructor.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_769_p2" SOURCE="streaming_bitmap_constructor.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_793_p2" SOURCE="streaming_bitmap_constructor.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_799_p2" SOURCE="streaming_bitmap_constructor.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VOXEL_PROCESSING" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_860_p2" SOURCE="streaming_bitmap_constructor.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VOXEL_PROCESSING" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_872_p2" SOURCE="streaming_bitmap_constructor.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VOXEL_PROCESSING" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_30_fu_1077_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VOXEL_PROCESSING" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_31_fu_1087_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VOXEL_PROCESSING" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_fu_1093_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VOXEL_PROCESSING" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1s_512_1_1_U1" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VOXEL_PROCESSING" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1115_p2" SOURCE="streaming_bitmap_constructor.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VOXEL_PROCESSING" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1199_p2" SOURCE="streaming_bitmap_constructor.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_1253_p2" SOURCE="streaming_bitmap_constructor.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_1259_p2" SOURCE="streaming_bitmap_constructor.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_1275_p2" SOURCE="streaming_bitmap_constructor.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln134_fu_1281_p2" SOURCE="streaming_bitmap_constructor.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln132_fu_1287_p2" SOURCE="streaming_bitmap_constructor.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln132_fu_1293_p2" SOURCE="streaming_bitmap_constructor.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_1299_p3" SOURCE="streaming_bitmap_constructor.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_fu_1469_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_1_fu_1473_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_2_fu_1477_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_3_fu_1483_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_4_fu_1487_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_5_fu_1492_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="l2_has_data_1_fu_1498_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="l2_has_data_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_fu_1602_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_1_fu_1612_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_1_fu_1618_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U2" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_1639_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln150_fu_1661_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_2_fu_1671_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_2_fu_1677_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U3" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_1698_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_3_fu_1720_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_4_fu_1730_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_3_fu_1736_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U4" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_2_fu_1757_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_5_fu_1779_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_6_fu_1789_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_4_fu_1795_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U5" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_3_fu_1803_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_7_fu_1825_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_8_fu_1835_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_5_fu_1841_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U6" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_4_fu_1887_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_9_fu_1908_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_10_fu_1917_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_6_fu_1923_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U7" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_5_fu_1944_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_11_fu_1965_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_12_fu_1974_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_7_fu_1980_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U8" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_6_fu_2001_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_13_fu_2022_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_14_fu_2031_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_8_fu_2037_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U9" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_2058_p2" SOURCE="streaming_bitmap_constructor.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="l1_write_pos_flag_3_fu_2407_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="l1_write_pos_flag_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="l1_write_pos_new_3_fu_2412_p3" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="l1_write_pos_new_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_idx_assign_9_fu_2063_p3" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_idx_assign_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="L1_bitmap_2_fu_2069_p3" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="L1_bitmap_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_7_fu_2145_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_8_fu_2150_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_9_fu_2154_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_10_fu_2418_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_11_fu_2422_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_12_fu_2427_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln156_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="l2_has_data_2_fu_2433_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="l2_has_data_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_15_fu_2106_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_16_fu_2116_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_9_fu_2122_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U10" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_7_fu_2171_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln150_1_fu_2192_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln150_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_17_fu_2201_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_10_fu_2207_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U11" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_8_fu_2228_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_18_fu_2249_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_19_fu_2258_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_11_fu_2264_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U12" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_9_fu_2285_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_20_fu_2306_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_21_fu_2315_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_12_fu_2321_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U13" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_10_fu_2342_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_22_fu_2363_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_23_fu_2372_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_13_fu_2378_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U14" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_11_fu_2452_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_24_fu_2399_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_25_fu_2476_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_14_fu_2482_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U15" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_12_fu_2502_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_26_fu_2523_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_27_fu_2532_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_15_fu_2538_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U16" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_13_fu_2559_p2" SOURCE="streaming_bitmap_constructor.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln167_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_28_fu_2580_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_29_fu_2589_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_16_fu_2595_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U17" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_2617_p2" SOURCE="streaming_bitmap_constructor.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="or" PRAGMA="" RTLNAME="l1_write_pos_flag_4_fu_2622_p2" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="l1_write_pos_flag_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="l1_write_pos_new_4_fu_2628_p3" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="l1_write_pos_new_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="l1_write_pos_loc_4_fu_2636_p3" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="l1_write_pos_loc_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="L1_bitmap_3_fu_2643_p3" SOURCE="streaming_bitmap_constructor.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="L1_bitmap_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_CONSTRUCTION_VITIS_LOOP_134_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln134_fu_1328_p3" SOURCE="streaming_bitmap_constructor.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln176_fu_2687_p2" SOURCE="streaming_bitmap_constructor.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_2693_p2" SOURCE="streaming_bitmap_constructor.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_8" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_8ns_8ns_32ns_1ns_8_1_1_U18" SOURCE="streaming_bitmap_constructor.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="l2_group_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_8" OPTYPE="or" PRAGMA="" RTLNAME="l3_has_data_1_fu_2729_p2" SOURCE="streaming_bitmap_constructor.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="l3_has_data_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln189_fu_2761_p2" SOURCE="streaming_bitmap_constructor.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_9" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_2767_p2" SOURCE="streaming_bitmap_constructor.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_2783_p2" SOURCE="streaming_bitmap_constructor.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_9" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_8ns_32ns_1_1_1_U19" SOURCE="streaming_bitmap_constructor.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="value_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_32_fu_2813_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_33_fu_2823_p2" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_189_9" OPTYPE="select" PRAGMA="" RTLNAME="bit_offset_17_fu_2829_p3" SOURCE="./octree_master.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="bit_offset_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitset" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_9" OPTYPE="bitset" PRAGMA="" RTLNAME="bitset_512ns_512ns_32s_1ns_512_1_1_U20" SOURCE="./octree_master.h:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_2865_p2" SOURCE="streaming_bitmap_constructor.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_1_fu_2883_p2" SOURCE="streaming_bitmap_constructor.cpp:199" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln199_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="L1_temp_U" SOURCE="" STORAGESIZE="1 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="L1_temp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="L2_temp_U" SOURCE="" STORAGESIZE="1 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="L2_temp" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pipeline_bitmap_stage</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>1.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.369</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>minkowski_net.cpp:74</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>10314</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>14298</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS</Name>
            <Loops>
                <INIT_OUTPUT_BIAS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>1.62</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.400</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>2049</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.198 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.294 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33 ~ 2049</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INIT_OUTPUT_BIAS>
                        <Name>INIT_OUTPUT_BIAS</Name>
                        <Slack>4.38</Slack>
                        <TripCount>
                            <range>
                                <min>16</min>
                                <max>1024</max>
                            </range>
                        </TripCount>
                        <Latency>32 ~ 2048</Latency>
                        <AbsoluteTimeLatency>0.192 us ~ 12.288 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </INIT_OUTPUT_BIAS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>minkowski_net.cpp:245</SourceLocation>
                    <SummaryOfLoopViolations>
                        <INIT_OUTPUT_BIAS>
                            <Name>INIT_OUTPUT_BIAS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>minkowski_net.cpp:245</SourceLocation>
                        </INIT_OUTPUT_BIAS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_OUTPUT_BIAS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln245_fu_81_p2" SOURCE="minkowski_net.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_OUTPUT_BIAS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_fu_86_p2" SOURCE="minkowski_net.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln245" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES</Name>
            <Loops>
                <READ_NEIGHBOR_FEATURES/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>1.62</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.380</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3073</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.438 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10 ~ 3073</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <READ_NEIGHBOR_FEATURES>
                        <Name>READ_NEIGHBOR_FEATURES</Name>
                        <Slack>4.38</Slack>
                        <TripCount>
                            <range>
                                <min>3</min>
                                <max>1024</max>
                            </range>
                        </TripCount>
                        <Latency>9 ~ 3072</Latency>
                        <AbsoluteTimeLatency>54.000 ns ~ 18.432 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </READ_NEIGHBOR_FEATURES>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                    <SummaryOfLoopViolations>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                        </READ_NEIGHBOR_FEATURES>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>80</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_fu_98_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_103_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>layer_convolution_with_persistent_accelerator</Name>
            <Loops>
                <PROCESS_PRUNED_VOXELS>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <READ_NEIGHBOR_FEATURES/>
                    <CONV_ACCUMULATE_VITIS_LOOP_288_1/>
                    <RELU_ACTIVATION/>
                    <WRITE_OUTPUT_CROSS_ROW/>
                    <WRITE_OUTPUT_DIRECT/>
                </PROCESS_PRUNED_VOXELS>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>1.62</ClockUncertainty>
                    <EstimatedClockPeriod>8.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4674066</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8502419100066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.702 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.2e+04 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4674066 ~ 8502419100066</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PROCESS_PRUNED_VOXELS>
                        <Name>PROCESS_PRUNED_VOXELS</Name>
                        <Slack>4.38</Slack>
                        <TripCount>
                            <range>
                                <min>1000</min>
                                <max>100000</max>
                            </range>
                        </TripCount>
                        <Latency>4674000 ~ 8502419100000</Latency>
                        <AbsoluteTimeLatency>39.701 ms ~ 7.2e+04 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4674</min>
                                <max>85024191</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4674 ~ 85024191</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_layer_convolution_with_persistent_accelerator_Outline_INIT_OUTPUT_BIAS_fu_3295</Instance>
                            <Instance>grp_layer_convolution_with_persistent_accelerator_Outline_READ_NEIGHBOR_FEATURES_fu_3303</Instance>
                        </InstanceList>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <READ_NEIGHBOR_FEATURES>
                            <Name>READ_NEIGHBOR_FEATURES</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>3</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>9 ~ 3072</Latency>
                            <AbsoluteTimeLatency>76.446 ns ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </READ_NEIGHBOR_FEATURES>
                        <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>48</min>
                                    <max>1048576</max>
                                </range>
                            </TripCount>
                            <Latency>150 ~ 3145734</Latency>
                            <AbsoluteTimeLatency>1.274 us ~ 26.720 ms</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                        <RELU_ACTIVATION>
                            <Name>RELU_ACTIVATION</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>16</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>48 ~ 3072</Latency>
                            <AbsoluteTimeLatency>0.408 us ~ 26.094 us</AbsoluteTimeLatency>
                            <IterationLatency>3</IterationLatency>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </RELU_ACTIVATION>
                        <WRITE_OUTPUT_CROSS_ROW>
                            <Name>WRITE_OUTPUT_CROSS_ROW</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>16</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>17 ~ 1025</Latency>
                            <AbsoluteTimeLatency>0.144 us ~ 8.706 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </WRITE_OUTPUT_CROSS_ROW>
                        <WRITE_OUTPUT_DIRECT>
                            <Name>WRITE_OUTPUT_DIRECT</Name>
                            <Slack>4.38</Slack>
                            <TripCount>
                                <range>
                                    <min>16</min>
                                    <max>1024</max>
                                </range>
                            </TripCount>
                            <Latency>17 ~ 1025</Latency>
                            <AbsoluteTimeLatency>0.144 us ~ 8.706 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                            <InstanceList/>
                        </WRITE_OUTPUT_DIRECT>
                    </PROCESS_PRUNED_VOXELS>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>minkowski_net.cpp:229</SourceLocation>
                    <SummaryOfLoopViolations>
                        <PROCESS_PRUNED_VOXELS>
                            <Name>PROCESS_PRUNED_VOXELS</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>minkowski_net.cpp:229</SourceLocation>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <READ_NEIGHBOR_FEATURES>
                                <Name>READ_NEIGHBOR_FEATURES</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:273</SourceLocation>
                            </READ_NEIGHBOR_FEATURES>
                            <CONV_ACCUMULATE_VITIS_LOOP_288_1>
                                <Name>CONV_ACCUMULATE_VITIS_LOOP_288_1</Name>
                                <IssueType>II Violation</IssueType>
                                <ViolationType>Memory Dependency</ViolationType>
                                <IterationDistance>1</IterationDistance>
                                <SourceLocation>minkowski_net.cpp:287</SourceLocation>
                            </CONV_ACCUMULATE_VITIS_LOOP_288_1>
                            <RELU_ACTIVATION>
                                <Name>RELU_ACTIVATION</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:296</SourceLocation>
                            </RELU_ACTIVATION>
                            <WRITE_OUTPUT_CROSS_ROW>
                                <Name>WRITE_OUTPUT_CROSS_ROW</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:304</SourceLocation>
                            </WRITE_OUTPUT_CROSS_ROW>
                            <WRITE_OUTPUT_DIRECT>
                                <Name>WRITE_OUTPUT_DIRECT</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>minkowski_net.cpp:311</SourceLocation>
                            </WRITE_OUTPUT_DIRECT>
                        </PROCESS_PRUNED_VOXELS>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>50</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>31201</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>27911</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_features_U" SOURCE="" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_features" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="neighbor_features_U" SOURCE="minkowski_net.cpp:270" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="neighbor_features" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp_i_fu_3721_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U72" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="62" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_59s_32ns_42_63_seq_1_U81" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="62" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_59s_32ns_42_63_seq_1_U82" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U73" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="61" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_58s_32ns_42_62_seq_1_U87" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="61" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_58s_32ns_42_62_seq_1_U88" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U74" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="61" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_58s_32ns_42_62_seq_1_U89" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="61" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_58s_32ns_42_62_seq_1_U90" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U75" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="62" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_59s_32ns_42_63_seq_1_U83" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="62" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_59s_32ns_42_63_seq_1_U84" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U76" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="7" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_4ns_32ns_13_8_seq_1_U91" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U77" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="6" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_3ns_32ns_12_7_seq_1_U92" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="7" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_4ns_32ns_13_8_seq_1_U93" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U78" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="62" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_59s_32ns_42_63_seq_1_U85" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="62" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_59s_32ns_42_63_seq_1_U86" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U79" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="4" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_1ns_32ns_1_5_seq_1_U94" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="7" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_4ns_32ns_13_8_seq_1_U95" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="63" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_60s_32ns_42_64_seq_1_U80" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="6" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_3ns_32ns_12_7_seq_1_U96" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="7" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_4ns_32ns_13_8_seq_1_U97" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="neighbor_dram_addr_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U53" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_3748_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U54" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_1_fu_3765_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U55" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_2_fu_3782_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U56" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_3_fu_3799_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U57" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_4_fu_3816_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U58" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_5_fu_3833_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U59" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_6_fu_3850_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U60" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_7_fu_3867_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U61" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_8_fu_3884_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U62" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_9_fu_3901_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U63" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_10_fu_3918_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U64" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_11_fu_3935_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U65" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_12_fu_3952_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13s_13_1_1_U98" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_13_fu_3983_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U66" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_14_fu_4000_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_12s_12_1_1_U99" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_15_fu_4030_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13s_13_1_1_U100" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_16_fu_4058_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U67" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_17_fu_4075_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U68" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_18_fu_4092_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U69" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_19_fu_4109_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U70" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_20_fu_4126_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln229_fu_4132_p3" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln229_fu_4140_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_21_fu_4157_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13s_13_1_1_U101" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_22_fu_4185_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_42s_42_1_1_U71" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_23_fu_4202_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_12s_12_1_1_U102" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_24_fu_4229_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13s_13_1_1_U103" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln229_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_25_fu_4257_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_11ns_22_1_1_U104" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROCESS_PRUNED_VOXELS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_28_fu_4822_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROCESS_PRUNED_VOXELS" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln229_fu_4827_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROCESS_PRUNED_VOXELS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_27_fu_4832_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROCESS_PRUNED_VOXELS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_26_fu_4850_p2" SOURCE="minkowski_net.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln229_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_fu_4859_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_27_fu_4864_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_4870_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_fu_4876_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_fu_4881_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_1_fu_4889_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_4929_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_4918_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_fu_4939_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_1_fu_4944_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_fu_4961_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_4966_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_1_fu_4985_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_28_fu_4990_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_1_fu_4996_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_2_fu_5002_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_2_fu_5007_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_3_fu_5015_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_5061_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_1_fu_5071_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_3_fu_5076_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_1_fu_5093_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_1_fu_5098_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_2_fu_5117_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_29_fu_5122_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_2_fu_5128_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_4_fu_5134_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_4_fu_5139_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_5_fu_5147_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_2_fu_5189_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_3_fu_5178_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_2_fu_5199_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_5_fu_5204_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_2_fu_5221_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_2_fu_5226_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_3_fu_5245_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_30_fu_5250_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_3_fu_5256_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_6_fu_5262_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_6_fu_5267_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_7_fu_5275_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_3_fu_5321_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_3_fu_5331_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_7_fu_5336_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_3_fu_5353_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_3_fu_5358_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_4_fu_5377_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_31_fu_5382_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_4_fu_5388_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_8_fu_5394_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_8_fu_5399_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_9_fu_5407_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_4_fu_5453_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_6_fu_5442_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_4_fu_5463_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_9_fu_5468_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_4_fu_5485_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_4_fu_5490_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_5_fu_5509_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_32_fu_5514_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_5_fu_5520_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_10_fu_5526_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_10_fu_5531_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_11_fu_5539_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_5_fu_5585_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_5_fu_5595_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_11_fu_5600_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_5_fu_5617_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_5_fu_5622_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_6_fu_5641_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_33_fu_5646_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_6_fu_5652_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_12_fu_5658_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_12_fu_5663_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_13_fu_5671_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_6_fu_5717_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_9_fu_5706_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_6_fu_5727_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_13_fu_5732_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_6_fu_5749_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_6_fu_5754_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_7_fu_5773_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_34_fu_5778_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_7_fu_5784_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_14_fu_5790_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_14_fu_5795_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_15_fu_5803_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_7_fu_5849_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_7_fu_5859_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_15_fu_5864_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_7_fu_5881_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_7_fu_5886_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_8_fu_5905_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_35_fu_5910_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_8_fu_5916_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_16_fu_5922_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_16_fu_5927_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_17_fu_5935_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_8_fu_5981_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_12_fu_5970_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_8_fu_5991_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_17_fu_5996_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_8_fu_6013_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_8_fu_6018_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_9_fu_6037_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_36_fu_6042_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_9_fu_6048_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_18_fu_6054_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_18_fu_6059_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_19_fu_6067_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_9_fu_6113_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_9_fu_6123_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_19_fu_6128_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_9_fu_6145_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_9_fu_6150_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_10_fu_6169_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_37_fu_6174_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_10_fu_6180_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_20_fu_6186_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_20_fu_6191_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_21_fu_6199_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_10_fu_6241_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_15_fu_6230_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_10_fu_6251_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_21_fu_6256_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_10_fu_6273_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_10_fu_6278_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_11_fu_6297_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_38_fu_6302_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_11_fu_6308_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_22_fu_6314_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_22_fu_6319_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_23_fu_6327_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_11_fu_6373_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_11_fu_6383_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_23_fu_6388_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_11_fu_6405_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_11_fu_6410_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_12_fu_6429_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_39_fu_6434_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_12_fu_6440_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_24_fu_6446_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_24_fu_6451_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_25_fu_6459_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_12_fu_6509_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_18_fu_6498_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_12_fu_6519_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_25_fu_6524_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_12_fu_6541_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_12_fu_6546_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_13_fu_6565_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_40_fu_6570_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_13_fu_6576_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_26_fu_6582_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_26_fu_6587_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_27_fu_6595_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_13_fu_6645_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_13_fu_6655_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_27_fu_6660_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_13_fu_6677_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_13_fu_6682_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_14_fu_6701_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_41_fu_6706_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_14_fu_6712_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_28_fu_6718_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_28_fu_6723_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_29_fu_6731_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_14_fu_6777_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_21_fu_6766_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_14_fu_6787_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_29_fu_6792_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_14_fu_6809_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_14_fu_6814_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_15_fu_6833_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_42_fu_6838_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_15_fu_6844_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_30_fu_6850_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_30_fu_6855_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_31_fu_6863_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_15_fu_6909_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_15_fu_6919_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_31_fu_6924_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_15_fu_6941_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_15_fu_6946_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_16_fu_6965_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_43_fu_6970_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_16_fu_6976_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_32_fu_6982_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_32_fu_6987_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_33_fu_6995_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_16_fu_7037_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_24_fu_7026_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_16_fu_7047_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_33_fu_7052_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_16_fu_7069_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_16_fu_7074_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_17_fu_7093_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_44_fu_7098_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_17_fu_7104_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_34_fu_7110_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_34_fu_7115_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_35_fu_7123_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_17_fu_7169_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_17_fu_7179_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_35_fu_7184_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_17_fu_7201_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_17_fu_7206_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_18_fu_7225_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_45_fu_7230_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_18_fu_7236_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_36_fu_7242_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_36_fu_7247_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_37_fu_7255_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_18_fu_7293_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_27_fu_7282_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_18_fu_7303_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_37_fu_7308_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_18_fu_7325_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_18_fu_7330_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_19_fu_7349_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_46_fu_7354_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_19_fu_7360_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_38_fu_7366_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_38_fu_7371_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_39_fu_7379_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_19_fu_7425_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_19_fu_7435_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_39_fu_7440_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_19_fu_7457_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_19_fu_7462_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_20_fu_7481_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_47_fu_7486_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_20_fu_7492_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_40_fu_7498_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_40_fu_7503_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_41_fu_7511_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_20_fu_7553_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_30_fu_7542_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_20_fu_7563_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_41_fu_7568_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_20_fu_7585_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_20_fu_7590_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_21_fu_7609_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_48_fu_7614_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_21_fu_7620_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_42_fu_7626_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_42_fu_7631_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_43_fu_7639_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_21_fu_7685_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_21_fu_7695_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_43_fu_7700_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_21_fu_7717_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_21_fu_7722_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_22_fu_7741_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_49_fu_7746_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_22_fu_7752_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_44_fu_7758_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_44_fu_7763_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_45_fu_7771_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_22_fu_7809_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_33_fu_7798_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_22_fu_7819_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_45_fu_7828_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_22_fu_7840_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_22_fu_7845_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_23_fu_7864_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_50_fu_7869_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_23_fu_7875_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_46_fu_7881_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_46_fu_7886_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_47_fu_7894_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_23_fu_7940_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_23_fu_7950_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_47_fu_7955_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_23_fu_7972_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_23_fu_7977_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_24_fu_7996_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_51_fu_8001_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_24_fu_8007_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_48_fu_8013_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_48_fu_8018_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_49_fu_8026_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_24_fu_8072_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_36_fu_8061_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_24_fu_8082_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_49_fu_8087_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_24_fu_8104_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_24_fu_8109_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_25_fu_8128_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_52_fu_8133_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_25_fu_8139_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_50_fu_8145_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_50_fu_8150_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_51_fu_8158_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_25_fu_8208_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_25_fu_8218_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_51_fu_8223_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_25_fu_8240_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="READ_NEIGHBOR_FEATURES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_25_fu_8245_p2" SOURCE="minkowski_net.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln287_26_fu_8264_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln287_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_53_fu_8269_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_26_fu_8275_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_52_fu_8281_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_52_fu_8286_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln287_53_fu_8294_p3" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln287_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_26_fu_8336_p2" SOURCE="minkowski_net.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_39_fu_8325_p2" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U51" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U50" SOURCE="minkowski_net.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln288_26_fu_8346_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln288_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CONV_ACCUMULATE_VITIS_LOOP_288_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln288_53_fu_8351_p2" SOURCE="minkowski_net.cpp:288" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln288_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RELU_ACTIVATION" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln296_fu_8368_p2" SOURCE="minkowski_net.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU_ACTIVATION" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_8373_p2" SOURCE="minkowski_net.cpp:296" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RELU_ACTIVATION" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln298_fu_8422_p2" SOURCE="minkowski_net.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RELU_ACTIVATION" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln298_1_fu_8428_p2" SOURCE="minkowski_net.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln298_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RELU_ACTIVATION" OPTYPE="or" PRAGMA="" RTLNAME="or_ln298_fu_8434_p2" SOURCE="minkowski_net.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="RELU_ACTIVATION" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U52" SOURCE="minkowski_net.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RELU_ACTIVATION" OPTYPE="and" PRAGMA="" RTLNAME="and_ln298_fu_8438_p2" SOURCE="minkowski_net.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WRITE_OUTPUT_DIRECT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln311_fu_8444_p2" SOURCE="minkowski_net.cpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_OUTPUT_DIRECT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_8449_p2" SOURCE="minkowski_net.cpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln311" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WRITE_OUTPUT_CROSS_ROW" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln304_fu_8468_p2" SOURCE="minkowski_net.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln304" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WRITE_OUTPUT_CROSS_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_8473_p2" SOURCE="minkowski_net.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln304" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>final_layer_output_reconstruction</Name>
            <Loops>
                <INIT_FULL_OUTPUT/>
                <RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>1.62</ClockUncertainty>
                    <EstimatedClockPeriod>4.380</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10485782</Best-caseLatency>
                    <Average-caseLatency>10485782</Average-caseLatency>
                    <Worst-caseLatency>10485782</Worst-caseLatency>
                    <Best-caseRealTimeLatency>62.915 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>62.915 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>62.915 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10485782</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INIT_FULL_OUTPUT>
                        <Name>INIT_FULL_OUTPUT</Name>
                        <Slack>4.38</Slack>
                        <TripCount>5242880</TripCount>
                        <Latency>5242880</Latency>
                        <AbsoluteTimeLatency>31.457 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INIT_FULL_OUTPUT>
                    <RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2>
                        <Name>RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2</Name>
                        <Slack>4.38</Slack>
                        <TripCount>262144</TripCount>
                        <Latency>5242894</Latency>
                        <AbsoluteTimeLatency>31.457 ms</AbsoluteTimeLatency>
                        <PipelineII>20</PipelineII>
                        <PipelineDepth>35</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>minkowski_net.cpp:408</SourceLocation>
                    <SummaryOfLoopViolations>
                        <INIT_FULL_OUTPUT>
                            <Name>INIT_FULL_OUTPUT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>minkowski_net.cpp:408</SourceLocation>
                        </INIT_FULL_OUTPUT>
                        <RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2>
                            <Name>RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>minkowski_net.cpp:416</SourceLocation>
                        </RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>313</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1101</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_FULL_OUTPUT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln408_fu_432_p2" SOURCE="minkowski_net.cpp:408" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln408" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_FULL_OUTPUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln408_fu_438_p2" SOURCE="minkowski_net.cpp:408" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln408" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln416_fu_485_p2" SOURCE="minkowski_net.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_1_fu_491_p2" SOURCE="minkowski_net.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln416_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_fu_613_p2" SOURCE="minkowski_net.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln416" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln417_fu_576_p2" SOURCE="minkowski_net.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln417" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln414_fu_619_p3" SOURCE="minkowski_net.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln414" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln414_fu_626_p2" SOURCE="minkowski_net.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln414" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln418_fu_631_p2" SOURCE="minkowski_net.cpp:418" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln418" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln414_fu_637_p2" SOURCE="minkowski_net.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln414" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln416_fu_643_p3" SOURCE="minkowski_net.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln417_fu_650_p2" SOURCE="minkowski_net.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln417" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="or" PRAGMA="" RTLNAME="empty_92_fu_656_p2" SOURCE="minkowski_net.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="select" PRAGMA="" RTLNAME="x_mid2_fu_661_p3" SOURCE="minkowski_net.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="x_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln417_fu_669_p3" SOURCE="minkowski_net.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln417" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln417_2_fu_697_p2" SOURCE="minkowski_net.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln417_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_727_p2" SOURCE="minkowski_net.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln427_2_fu_761_p2" SOURCE="minkowski_net.cpp:427" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln427_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln427_fu_785_p2" SOURCE="minkowski_net.cpp:427" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln427" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln427_1_fu_803_p2" SOURCE="minkowski_net.cpp:427" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln427_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln427_fu_497_p2" SOURCE="minkowski_net.cpp:427" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln427" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="pruned_addr_fu_514_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="pruned_addr" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln433_fu_532_p2" SOURCE="minkowski_net.cpp:433" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln433" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="pruned_idx_2_fu_557_p2" SOURCE="minkowski_net.cpp:435" STORAGESUBTYPE="" URAM="0" VARIABLE="pruned_idx_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_fu_828_p2" SOURCE="minkowski_net.cpp:418" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln418" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln417_1_fu_585_p2" SOURCE="minkowski_net.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln417_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RECONSTRUCT_FULL_CUBIC_VITIS_LOOP_417_1_VITIS_LOOP_418_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln417_1_fu_591_p3" SOURCE="minkowski_net.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln417_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>minkowski_net_14_layer_pipeline</Name>
            <Loops>
                <VITIS_LOOP_96_1/>
                <LAYER_PROCESSING/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.00</TargetClockPeriod>
                    <ClockUncertainty>1.62</ClockUncertainty>
                    <EstimatedClockPeriod>8.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1>
                        <Name>VITIS_LOOP_96_1</Name>
                        <Slack>4.38</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_96_1>
                    <LAYER_PROCESSING>
                        <Name>LAYER_PROCESSING</Name>
                        <Slack>4.38</Slack>
                        <TripCount>14</TripCount>
                        <Latency>65436980 ~ 119033867400980</Latency>
                        <AbsoluteTimeLatency>0.556 sec ~ 1.0e+06 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4674070</min>
                                <max>8502419100070</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4674070 ~ 8502419100070</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_layer_convolution_with_persistent_accelerator_fu_496</Instance>
                        </InstanceList>
                    </LAYER_PROCESSING>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>minkowski_net.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_1>
                            <Name>VITIS_LOOP_96_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>minkowski_net.cpp:96</SourceLocation>
                        </VITIS_LOOP_96_1>
                        <LAYER_PROCESSING>
                            <Name>LAYER_PROCESSING</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>minkowski_net.cpp:146</SourceLocation>
                        </LAYER_PROCESSING>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>44</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>50</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>49315</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>48654</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="feature_data_stream_fifo_U" SOURCE="" STORAGESIZE="1085 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="feature_data_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="write_addr_stream_fifo_U" SOURCE="minkowski_net.cpp:67" STORAGESIZE="60 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="write_addr_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="pruned_voxel_count_2_fu_591_p2" SOURCE="minkowski_net.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="pruned_voxel_count_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln96_fu_603_p2" SOURCE="minkowski_net.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_621_p2" SOURCE="minkowski_net.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LAYER_PROCESSING" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_698_p2" SOURCE="minkowski_net.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LAYER_PROCESSING" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_704_p2" SOURCE="minkowski_net.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="MINKOWSKI_LAYERS_input_channels_U" SOURCE="" STORAGESIZE="11 14 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="MINKOWSKI_LAYERS_input_channels" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="MINKOWSKI_LAYERS_output_channels_U" SOURCE="" STORAGESIZE="11 14 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="MINKOWSKI_LAYERS_output_channels" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="MINKOWSKI_LAYERS_output_spatial_dim_U" SOURCE="" STORAGESIZE="7 14 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="MINKOWSKI_LAYERS_output_spatial_dim" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="1" BUNDLEDNAME="gmem_output" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_output_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem_read" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_read_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem_write" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_write_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile enable_auto_rewind="0"/>
        <config_dataflow default_channel="fifo" fifo_depth="1024"/>
        <config_interface m_axi_max_widen_bitwidth="512"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_voxel_stream" index="0" direction="in" srcType="stream&lt;VoxelData, 0&gt;&amp;" srcSize="1152">
            <hwRefs>
                <hwRef type="interface" interface="input_voxel_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="final_output_full_cubic" index="1" direction="out" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_output" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="final_output_full_cubic_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="final_output_full_cubic_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_weights" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="layer_weights_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_10_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_11_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_12_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_weights_13_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_biases" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="layer_biases_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_10_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_11_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_12_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="layer_biases_13_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pruned_feature_dram_read" index="4" direction="inout" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_read" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="pruned_feature_dram_read_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="pruned_feature_dram_read_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pruned_feature_dram_write" index="5" direction="inout" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_write" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="pruned_feature_dram_write_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="pruned_feature_dram_write_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="L3_bitmap" index="6" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="L3_bitmap_i" name="L3_bitmap_i" usage="data" direction="in"/>
                <hwRef type="port" interface="L3_bitmap_o" name="L3_bitmap_o" usage="data" direction="out"/>
                <hwRef type="port" interface="L3_bitmap_o_ap_vld" name="L3_bitmap_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="L2_bitmap" index="7" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="L2_bitmap_i" name="L2_bitmap_i" usage="data" direction="in"/>
                <hwRef type="port" interface="L2_bitmap_o" name="L2_bitmap_o" usage="data" direction="out"/>
                <hwRef type="port" interface="L2_bitmap_o_ap_vld" name="L2_bitmap_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="L1_bitmap" index="8" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="L1_bitmap_i" name="L1_bitmap_i" usage="data" direction="in"/>
                <hwRef type="port" interface="L1_bitmap_o" name="L1_bitmap_o" usage="data" direction="out"/>
                <hwRef type="port" interface="L1_bitmap_o_ap_vld" name="L1_bitmap_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="L0_bitmap" index="9" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="L0_bitmap_i" name="L0_bitmap_i" usage="data" direction="in"/>
                <hwRef type="port" interface="L0_bitmap_o" name="L0_bitmap_o" usage="data" direction="out"/>
                <hwRef type="port" interface="L0_bitmap_o_ap_vld" name="L0_bitmap_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bitmap_info" index="10" direction="inout" srcType="PrunedBitmapInfo&amp;" srcSize="160">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="bitmap_info_1" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="bitmap_info_2" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="bitmap_info_3" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="bitmap_info_4" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="bitmap_info_5" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="bitmap_info_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="total_processed_voxels" index="11" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="total_processed_voxels" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="total_processed_voxels_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="final_output_full_cubic_1" access="W" description="Data signal of final_output_full_cubic" range="32">
                    <fields>
                        <field offset="0" width="32" name="final_output_full_cubic" access="W" description="Bit 31 to 0 of final_output_full_cubic"/>
                    </fields>
                </register>
                <register offset="0x14" name="final_output_full_cubic_2" access="W" description="Data signal of final_output_full_cubic" range="32">
                    <fields>
                        <field offset="0" width="32" name="final_output_full_cubic" access="W" description="Bit 63 to 32 of final_output_full_cubic"/>
                    </fields>
                </register>
                <register offset="0x1c" name="pruned_feature_dram_read_1" access="W" description="Data signal of pruned_feature_dram_read" range="32">
                    <fields>
                        <field offset="0" width="32" name="pruned_feature_dram_read" access="W" description="Bit 31 to 0 of pruned_feature_dram_read"/>
                    </fields>
                </register>
                <register offset="0x20" name="pruned_feature_dram_read_2" access="W" description="Data signal of pruned_feature_dram_read" range="32">
                    <fields>
                        <field offset="0" width="32" name="pruned_feature_dram_read" access="W" description="Bit 63 to 32 of pruned_feature_dram_read"/>
                    </fields>
                </register>
                <register offset="0x28" name="pruned_feature_dram_write_1" access="W" description="Data signal of pruned_feature_dram_write" range="32">
                    <fields>
                        <field offset="0" width="32" name="pruned_feature_dram_write" access="W" description="Bit 31 to 0 of pruned_feature_dram_write"/>
                    </fields>
                </register>
                <register offset="0x2c" name="pruned_feature_dram_write_2" access="W" description="Data signal of pruned_feature_dram_write" range="32">
                    <fields>
                        <field offset="0" width="32" name="pruned_feature_dram_write" access="W" description="Bit 63 to 32 of pruned_feature_dram_write"/>
                    </fields>
                </register>
                <register offset="0x34" name="bitmap_info_1" access="R" description="Data signal of bitmap_info" range="32">
                    <fields>
                        <field offset="0" width="32" name="bitmap_info" access="R" description="Bit 31 to 0 of bitmap_info"/>
                    </fields>
                </register>
                <register offset="0x38" name="bitmap_info_2" access="R" description="Data signal of bitmap_info" range="32">
                    <fields>
                        <field offset="0" width="32" name="bitmap_info" access="R" description="Bit 63 to 32 of bitmap_info"/>
                    </fields>
                </register>
                <register offset="0x3c" name="bitmap_info_3" access="R" description="Data signal of bitmap_info" range="32">
                    <fields>
                        <field offset="0" width="32" name="bitmap_info" access="R" description="Bit 95 to 64 of bitmap_info"/>
                    </fields>
                </register>
                <register offset="0x40" name="bitmap_info_4" access="R" description="Data signal of bitmap_info" range="32">
                    <fields>
                        <field offset="0" width="32" name="bitmap_info" access="R" description="Bit 127 to 96 of bitmap_info"/>
                    </fields>
                </register>
                <register offset="0x44" name="bitmap_info_5" access="R" description="Data signal of bitmap_info" range="32">
                    <fields>
                        <field offset="0" width="32" name="bitmap_info" access="R" description="Bit 159 to 128 of bitmap_info"/>
                    </fields>
                </register>
                <register offset="0x48" name="bitmap_info_ctrl" access="R" description="Control signal of bitmap_info" range="32">
                    <fields>
                        <field offset="0" width="1" name="bitmap_info_ap_vld" access="R" description="Control signal bitmap_info_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x64" name="total_processed_voxels" access="R" description="Data signal of total_processed_voxels" range="32">
                    <fields>
                        <field offset="0" width="32" name="total_processed_voxels" access="R" description="Bit 31 to 0 of total_processed_voxels"/>
                    </fields>
                </register>
                <register offset="0x68" name="total_processed_voxels_ctrl" access="R" description="Control signal of total_processed_voxels" range="32">
                    <fields>
                        <field offset="0" width="1" name="total_processed_voxels_ap_vld" access="R" description="Control signal total_processed_voxels_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="final_output_full_cubic"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="pruned_feature_dram_read"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="pruned_feature_dram_write"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="bitmap_info"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="total_processed_voxels"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem_output:m_axi_gmem_read:m_axi_gmem_write</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_output" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_output_" paramPrefix="C_M_AXI_GMEM_OUTPUT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_output_ARADDR</port>
                <port>m_axi_gmem_output_ARBURST</port>
                <port>m_axi_gmem_output_ARCACHE</port>
                <port>m_axi_gmem_output_ARID</port>
                <port>m_axi_gmem_output_ARLEN</port>
                <port>m_axi_gmem_output_ARLOCK</port>
                <port>m_axi_gmem_output_ARPROT</port>
                <port>m_axi_gmem_output_ARQOS</port>
                <port>m_axi_gmem_output_ARREADY</port>
                <port>m_axi_gmem_output_ARREGION</port>
                <port>m_axi_gmem_output_ARSIZE</port>
                <port>m_axi_gmem_output_ARUSER</port>
                <port>m_axi_gmem_output_ARVALID</port>
                <port>m_axi_gmem_output_AWADDR</port>
                <port>m_axi_gmem_output_AWBURST</port>
                <port>m_axi_gmem_output_AWCACHE</port>
                <port>m_axi_gmem_output_AWID</port>
                <port>m_axi_gmem_output_AWLEN</port>
                <port>m_axi_gmem_output_AWLOCK</port>
                <port>m_axi_gmem_output_AWPROT</port>
                <port>m_axi_gmem_output_AWQOS</port>
                <port>m_axi_gmem_output_AWREADY</port>
                <port>m_axi_gmem_output_AWREGION</port>
                <port>m_axi_gmem_output_AWSIZE</port>
                <port>m_axi_gmem_output_AWUSER</port>
                <port>m_axi_gmem_output_AWVALID</port>
                <port>m_axi_gmem_output_BID</port>
                <port>m_axi_gmem_output_BREADY</port>
                <port>m_axi_gmem_output_BRESP</port>
                <port>m_axi_gmem_output_BUSER</port>
                <port>m_axi_gmem_output_BVALID</port>
                <port>m_axi_gmem_output_RDATA</port>
                <port>m_axi_gmem_output_RID</port>
                <port>m_axi_gmem_output_RLAST</port>
                <port>m_axi_gmem_output_RREADY</port>
                <port>m_axi_gmem_output_RRESP</port>
                <port>m_axi_gmem_output_RUSER</port>
                <port>m_axi_gmem_output_RVALID</port>
                <port>m_axi_gmem_output_WDATA</port>
                <port>m_axi_gmem_output_WID</port>
                <port>m_axi_gmem_output_WLAST</port>
                <port>m_axi_gmem_output_WREADY</port>
                <port>m_axi_gmem_output_WSTRB</port>
                <port>m_axi_gmem_output_WUSER</port>
                <port>m_axi_gmem_output_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="256" max_widen_bitwidth="512" channel_id="0" argName="final_output_full_cubic"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="final_output_full_cubic"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_read" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_read_" paramPrefix="C_M_AXI_GMEM_READ_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_read_ARADDR</port>
                <port>m_axi_gmem_read_ARBURST</port>
                <port>m_axi_gmem_read_ARCACHE</port>
                <port>m_axi_gmem_read_ARID</port>
                <port>m_axi_gmem_read_ARLEN</port>
                <port>m_axi_gmem_read_ARLOCK</port>
                <port>m_axi_gmem_read_ARPROT</port>
                <port>m_axi_gmem_read_ARQOS</port>
                <port>m_axi_gmem_read_ARREADY</port>
                <port>m_axi_gmem_read_ARREGION</port>
                <port>m_axi_gmem_read_ARSIZE</port>
                <port>m_axi_gmem_read_ARUSER</port>
                <port>m_axi_gmem_read_ARVALID</port>
                <port>m_axi_gmem_read_AWADDR</port>
                <port>m_axi_gmem_read_AWBURST</port>
                <port>m_axi_gmem_read_AWCACHE</port>
                <port>m_axi_gmem_read_AWID</port>
                <port>m_axi_gmem_read_AWLEN</port>
                <port>m_axi_gmem_read_AWLOCK</port>
                <port>m_axi_gmem_read_AWPROT</port>
                <port>m_axi_gmem_read_AWQOS</port>
                <port>m_axi_gmem_read_AWREADY</port>
                <port>m_axi_gmem_read_AWREGION</port>
                <port>m_axi_gmem_read_AWSIZE</port>
                <port>m_axi_gmem_read_AWUSER</port>
                <port>m_axi_gmem_read_AWVALID</port>
                <port>m_axi_gmem_read_BID</port>
                <port>m_axi_gmem_read_BREADY</port>
                <port>m_axi_gmem_read_BRESP</port>
                <port>m_axi_gmem_read_BUSER</port>
                <port>m_axi_gmem_read_BVALID</port>
                <port>m_axi_gmem_read_RDATA</port>
                <port>m_axi_gmem_read_RID</port>
                <port>m_axi_gmem_read_RLAST</port>
                <port>m_axi_gmem_read_RREADY</port>
                <port>m_axi_gmem_read_RRESP</port>
                <port>m_axi_gmem_read_RUSER</port>
                <port>m_axi_gmem_read_RVALID</port>
                <port>m_axi_gmem_read_WDATA</port>
                <port>m_axi_gmem_read_WID</port>
                <port>m_axi_gmem_read_WLAST</port>
                <port>m_axi_gmem_read_WREADY</port>
                <port>m_axi_gmem_read_WSTRB</port>
                <port>m_axi_gmem_read_WUSER</port>
                <port>m_axi_gmem_read_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="pruned_feature_dram_read"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="pruned_feature_dram_read"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_write" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_write_" paramPrefix="C_M_AXI_GMEM_WRITE_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_write_ARADDR</port>
                <port>m_axi_gmem_write_ARBURST</port>
                <port>m_axi_gmem_write_ARCACHE</port>
                <port>m_axi_gmem_write_ARID</port>
                <port>m_axi_gmem_write_ARLEN</port>
                <port>m_axi_gmem_write_ARLOCK</port>
                <port>m_axi_gmem_write_ARPROT</port>
                <port>m_axi_gmem_write_ARQOS</port>
                <port>m_axi_gmem_write_ARREADY</port>
                <port>m_axi_gmem_write_ARREGION</port>
                <port>m_axi_gmem_write_ARSIZE</port>
                <port>m_axi_gmem_write_ARUSER</port>
                <port>m_axi_gmem_write_ARVALID</port>
                <port>m_axi_gmem_write_AWADDR</port>
                <port>m_axi_gmem_write_AWBURST</port>
                <port>m_axi_gmem_write_AWCACHE</port>
                <port>m_axi_gmem_write_AWID</port>
                <port>m_axi_gmem_write_AWLEN</port>
                <port>m_axi_gmem_write_AWLOCK</port>
                <port>m_axi_gmem_write_AWPROT</port>
                <port>m_axi_gmem_write_AWQOS</port>
                <port>m_axi_gmem_write_AWREADY</port>
                <port>m_axi_gmem_write_AWREGION</port>
                <port>m_axi_gmem_write_AWSIZE</port>
                <port>m_axi_gmem_write_AWUSER</port>
                <port>m_axi_gmem_write_AWVALID</port>
                <port>m_axi_gmem_write_BID</port>
                <port>m_axi_gmem_write_BREADY</port>
                <port>m_axi_gmem_write_BRESP</port>
                <port>m_axi_gmem_write_BUSER</port>
                <port>m_axi_gmem_write_BVALID</port>
                <port>m_axi_gmem_write_RDATA</port>
                <port>m_axi_gmem_write_RID</port>
                <port>m_axi_gmem_write_RLAST</port>
                <port>m_axi_gmem_write_RREADY</port>
                <port>m_axi_gmem_write_RRESP</port>
                <port>m_axi_gmem_write_RUSER</port>
                <port>m_axi_gmem_write_RVALID</port>
                <port>m_axi_gmem_write_WDATA</port>
                <port>m_axi_gmem_write_WID</port>
                <port>m_axi_gmem_write_WLAST</port>
                <port>m_axi_gmem_write_WREADY</port>
                <port>m_axi_gmem_write_WSTRB</port>
                <port>m_axi_gmem_write_WUSER</port>
                <port>m_axi_gmem_write_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="256" max_widen_bitwidth="512" channel_id="0" argName="pruned_feature_dram_write"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="pruned_feature_dram_write"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_voxel_stream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="1085" portPrefix="input_voxel_stream_">
            <portMaps>
                <portMap portMapName="input_voxel_stream_dout">RD_DATA</portMap>
                <portMap portMapName="input_voxel_stream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="input_voxel_stream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>input_voxel_stream_dout</port>
                <port>input_voxel_stream_empty_n</port>
                <port>input_voxel_stream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="input_voxel_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_0_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_0_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_0_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_0_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_0_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_0_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_0_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_0_Addr_A</port>
                <port>layer_weights_0_Clk_A</port>
                <port>layer_weights_0_Din_A</port>
                <port>layer_weights_0_Dout_A</port>
                <port>layer_weights_0_EN_A</port>
                <port>layer_weights_0_Rst_A</port>
                <port>layer_weights_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_1_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_1_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_1_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_1_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_1_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_1_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_1_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_1_Addr_A</port>
                <port>layer_weights_1_Clk_A</port>
                <port>layer_weights_1_Din_A</port>
                <port>layer_weights_1_Dout_A</port>
                <port>layer_weights_1_EN_A</port>
                <port>layer_weights_1_Rst_A</port>
                <port>layer_weights_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_2_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_2_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_2_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_2_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_2_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_2_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_2_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_2_Addr_A</port>
                <port>layer_weights_2_Clk_A</port>
                <port>layer_weights_2_Din_A</port>
                <port>layer_weights_2_Dout_A</port>
                <port>layer_weights_2_EN_A</port>
                <port>layer_weights_2_Rst_A</port>
                <port>layer_weights_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_3_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_3_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_3_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_3_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_3_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_3_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_3_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_3_Addr_A</port>
                <port>layer_weights_3_Clk_A</port>
                <port>layer_weights_3_Din_A</port>
                <port>layer_weights_3_Dout_A</port>
                <port>layer_weights_3_EN_A</port>
                <port>layer_weights_3_Rst_A</port>
                <port>layer_weights_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_4_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_4_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_4_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_4_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_4_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_4_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_4_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_4_Addr_A</port>
                <port>layer_weights_4_Clk_A</port>
                <port>layer_weights_4_Din_A</port>
                <port>layer_weights_4_Dout_A</port>
                <port>layer_weights_4_EN_A</port>
                <port>layer_weights_4_Rst_A</port>
                <port>layer_weights_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_5_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_5_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_5_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_5_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_5_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_5_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_5_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_5_Addr_A</port>
                <port>layer_weights_5_Clk_A</port>
                <port>layer_weights_5_Din_A</port>
                <port>layer_weights_5_Dout_A</port>
                <port>layer_weights_5_EN_A</port>
                <port>layer_weights_5_Rst_A</port>
                <port>layer_weights_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_6_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_6_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_6_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_6_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_6_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_6_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_6_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_6_Addr_A</port>
                <port>layer_weights_6_Clk_A</port>
                <port>layer_weights_6_Din_A</port>
                <port>layer_weights_6_Dout_A</port>
                <port>layer_weights_6_EN_A</port>
                <port>layer_weights_6_Rst_A</port>
                <port>layer_weights_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_7_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_7_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_7_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_7_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_7_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_7_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_7_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_7_Addr_A</port>
                <port>layer_weights_7_Clk_A</port>
                <port>layer_weights_7_Din_A</port>
                <port>layer_weights_7_Dout_A</port>
                <port>layer_weights_7_EN_A</port>
                <port>layer_weights_7_Rst_A</port>
                <port>layer_weights_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_8_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_8_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_8_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_8_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_8_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_8_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_8_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_8_Addr_A</port>
                <port>layer_weights_8_Clk_A</port>
                <port>layer_weights_8_Din_A</port>
                <port>layer_weights_8_Dout_A</port>
                <port>layer_weights_8_EN_A</port>
                <port>layer_weights_8_Rst_A</port>
                <port>layer_weights_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_9_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_9_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_9_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_9_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_9_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_9_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_9_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_9_Addr_A</port>
                <port>layer_weights_9_Clk_A</port>
                <port>layer_weights_9_Din_A</port>
                <port>layer_weights_9_Dout_A</port>
                <port>layer_weights_9_EN_A</port>
                <port>layer_weights_9_Rst_A</port>
                <port>layer_weights_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_10_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_10_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_10_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_10_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_10_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_10_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_10_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_10_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_10_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_10_Addr_A</port>
                <port>layer_weights_10_Clk_A</port>
                <port>layer_weights_10_Din_A</port>
                <port>layer_weights_10_Dout_A</port>
                <port>layer_weights_10_EN_A</port>
                <port>layer_weights_10_Rst_A</port>
                <port>layer_weights_10_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_11_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_11_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_11_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_11_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_11_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_11_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_11_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_11_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_11_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_11_Addr_A</port>
                <port>layer_weights_11_Clk_A</port>
                <port>layer_weights_11_Din_A</port>
                <port>layer_weights_11_Dout_A</port>
                <port>layer_weights_11_EN_A</port>
                <port>layer_weights_11_Rst_A</port>
                <port>layer_weights_11_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_12_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_12_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_12_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_12_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_12_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_12_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_12_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_12_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_12_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_12_Addr_A</port>
                <port>layer_weights_12_Clk_A</port>
                <port>layer_weights_12_Din_A</port>
                <port>layer_weights_12_Dout_A</port>
                <port>layer_weights_12_EN_A</port>
                <port>layer_weights_12_Rst_A</port>
                <port>layer_weights_12_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_weights_13_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_weights_13_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">113246208</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_weights_13_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_weights_13_EN_A">EN</portMap>
                <portMap portMapName="layer_weights_13_WEN_A">WE</portMap>
                <portMap portMapName="layer_weights_13_Din_A">DIN</portMap>
                <portMap portMapName="layer_weights_13_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_weights_13_Clk_A">CLK</portMap>
                <portMap portMapName="layer_weights_13_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_weights_13_Addr_A</port>
                <port>layer_weights_13_Clk_A</port>
                <port>layer_weights_13_Din_A</port>
                <port>layer_weights_13_Dout_A</port>
                <port>layer_weights_13_EN_A</port>
                <port>layer_weights_13_Rst_A</port>
                <port>layer_weights_13_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_0_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_0_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_0_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_0_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_0_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_0_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_0_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_0_Addr_A</port>
                <port>layer_biases_0_Clk_A</port>
                <port>layer_biases_0_Din_A</port>
                <port>layer_biases_0_Dout_A</port>
                <port>layer_biases_0_EN_A</port>
                <port>layer_biases_0_Rst_A</port>
                <port>layer_biases_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_1_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_1_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_1_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_1_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_1_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_1_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_1_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_1_Addr_A</port>
                <port>layer_biases_1_Clk_A</port>
                <port>layer_biases_1_Din_A</port>
                <port>layer_biases_1_Dout_A</port>
                <port>layer_biases_1_EN_A</port>
                <port>layer_biases_1_Rst_A</port>
                <port>layer_biases_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_2_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_2_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_2_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_2_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_2_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_2_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_2_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_2_Addr_A</port>
                <port>layer_biases_2_Clk_A</port>
                <port>layer_biases_2_Din_A</port>
                <port>layer_biases_2_Dout_A</port>
                <port>layer_biases_2_EN_A</port>
                <port>layer_biases_2_Rst_A</port>
                <port>layer_biases_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_3_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_3_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_3_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_3_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_3_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_3_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_3_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_3_Addr_A</port>
                <port>layer_biases_3_Clk_A</port>
                <port>layer_biases_3_Din_A</port>
                <port>layer_biases_3_Dout_A</port>
                <port>layer_biases_3_EN_A</port>
                <port>layer_biases_3_Rst_A</port>
                <port>layer_biases_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_4_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_4_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_4_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_4_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_4_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_4_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_4_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_4_Addr_A</port>
                <port>layer_biases_4_Clk_A</port>
                <port>layer_biases_4_Din_A</port>
                <port>layer_biases_4_Dout_A</port>
                <port>layer_biases_4_EN_A</port>
                <port>layer_biases_4_Rst_A</port>
                <port>layer_biases_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_5_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_5_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_5_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_5_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_5_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_5_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_5_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_5_Addr_A</port>
                <port>layer_biases_5_Clk_A</port>
                <port>layer_biases_5_Din_A</port>
                <port>layer_biases_5_Dout_A</port>
                <port>layer_biases_5_EN_A</port>
                <port>layer_biases_5_Rst_A</port>
                <port>layer_biases_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_6_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_6_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_6_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_6_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_6_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_6_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_6_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_6_Addr_A</port>
                <port>layer_biases_6_Clk_A</port>
                <port>layer_biases_6_Din_A</port>
                <port>layer_biases_6_Dout_A</port>
                <port>layer_biases_6_EN_A</port>
                <port>layer_biases_6_Rst_A</port>
                <port>layer_biases_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_7_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_7_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_7_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_7_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_7_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_7_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_7_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_7_Addr_A</port>
                <port>layer_biases_7_Clk_A</port>
                <port>layer_biases_7_Din_A</port>
                <port>layer_biases_7_Dout_A</port>
                <port>layer_biases_7_EN_A</port>
                <port>layer_biases_7_Rst_A</port>
                <port>layer_biases_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_8_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_8_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_8_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_8_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_8_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_8_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_8_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_8_Addr_A</port>
                <port>layer_biases_8_Clk_A</port>
                <port>layer_biases_8_Din_A</port>
                <port>layer_biases_8_Dout_A</port>
                <port>layer_biases_8_EN_A</port>
                <port>layer_biases_8_Rst_A</port>
                <port>layer_biases_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_9_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_9_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_9_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_9_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_9_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_9_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_9_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_9_Addr_A</port>
                <port>layer_biases_9_Clk_A</port>
                <port>layer_biases_9_Din_A</port>
                <port>layer_biases_9_Dout_A</port>
                <port>layer_biases_9_EN_A</port>
                <port>layer_biases_9_Rst_A</port>
                <port>layer_biases_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_10_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_10_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_10_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_10_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_10_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_10_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_10_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_10_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_10_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_10_Addr_A</port>
                <port>layer_biases_10_Clk_A</port>
                <port>layer_biases_10_Din_A</port>
                <port>layer_biases_10_Dout_A</port>
                <port>layer_biases_10_EN_A</port>
                <port>layer_biases_10_Rst_A</port>
                <port>layer_biases_10_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_11_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_11_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_11_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_11_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_11_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_11_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_11_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_11_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_11_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_11_Addr_A</port>
                <port>layer_biases_11_Clk_A</port>
                <port>layer_biases_11_Din_A</port>
                <port>layer_biases_11_Dout_A</port>
                <port>layer_biases_11_EN_A</port>
                <port>layer_biases_11_Rst_A</port>
                <port>layer_biases_11_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_12_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_12_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_12_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_12_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_12_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_12_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_12_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_12_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_12_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_12_Addr_A</port>
                <port>layer_biases_12_Clk_A</port>
                <port>layer_biases_12_Din_A</port>
                <port>layer_biases_12_Dout_A</port>
                <port>layer_biases_12_EN_A</port>
                <port>layer_biases_12_Rst_A</port>
                <port>layer_biases_12_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_biases_13_PORTA" type="bram" busTypeName="bram" mode="master" direction="inout" dataWidth="32" addrWidth="32" portPrefix="layer_biases_13_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_SIZE">4096</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_ADDRESS_MODE">BYTE_ADDRESS</busParam>
                <busParam busParamName="READ_LATENCY">1</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="layer_biases_13_Addr_A">ADDR</portMap>
                <portMap portMapName="layer_biases_13_EN_A">EN</portMap>
                <portMap portMapName="layer_biases_13_WEN_A">WE</portMap>
                <portMap portMapName="layer_biases_13_Din_A">DIN</portMap>
                <portMap portMapName="layer_biases_13_Dout_A">DOUT</portMap>
                <portMap portMapName="layer_biases_13_Clk_A">CLK</portMap>
                <portMap portMapName="layer_biases_13_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>layer_biases_13_Addr_A</port>
                <port>layer_biases_13_Clk_A</port>
                <port>layer_biases_13_Din_A</port>
                <port>layer_biases_13_Dout_A</port>
                <port>layer_biases_13_EN_A</port>
                <port>layer_biases_13_Rst_A</port>
                <port>layer_biases_13_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="layer_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="L3_bitmap_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="L3_bitmap_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>L3_bitmap_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="L3_bitmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="L3_bitmap_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="L3_bitmap_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>L3_bitmap_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="L3_bitmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="L2_bitmap_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="L2_bitmap_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>L2_bitmap_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="L2_bitmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="L2_bitmap_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="L2_bitmap_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>L2_bitmap_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="L2_bitmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="L1_bitmap_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="L1_bitmap_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>L1_bitmap_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="L1_bitmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="L1_bitmap_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="L1_bitmap_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>L1_bitmap_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="L1_bitmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="L0_bitmap_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="L0_bitmap_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>L0_bitmap_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="L0_bitmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="L0_bitmap_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="L0_bitmap_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>L0_bitmap_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="L0_bitmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem_output">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 512, 16, 256, 16, 16, BRAM=1</column>
                    <column name="m_axi_gmem_read">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 512, 256, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem_write">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 512, 16, 256, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">final_output_full_cubic_1, 0x10, 32, W, Data signal of final_output_full_cubic, </column>
                    <column name="s_axi_control">final_output_full_cubic_2, 0x14, 32, W, Data signal of final_output_full_cubic, </column>
                    <column name="s_axi_control">pruned_feature_dram_read_1, 0x1c, 32, W, Data signal of pruned_feature_dram_read, </column>
                    <column name="s_axi_control">pruned_feature_dram_read_2, 0x20, 32, W, Data signal of pruned_feature_dram_read, </column>
                    <column name="s_axi_control">pruned_feature_dram_write_1, 0x28, 32, W, Data signal of pruned_feature_dram_write, </column>
                    <column name="s_axi_control">pruned_feature_dram_write_2, 0x2c, 32, W, Data signal of pruned_feature_dram_write, </column>
                    <column name="s_axi_control">bitmap_info_1, 0x34, 32, R, Data signal of bitmap_info, </column>
                    <column name="s_axi_control">bitmap_info_2, 0x38, 32, R, Data signal of bitmap_info, </column>
                    <column name="s_axi_control">bitmap_info_3, 0x3c, 32, R, Data signal of bitmap_info, </column>
                    <column name="s_axi_control">bitmap_info_4, 0x40, 32, R, Data signal of bitmap_info, </column>
                    <column name="s_axi_control">bitmap_info_5, 0x44, 32, R, Data signal of bitmap_info, </column>
                    <column name="s_axi_control">bitmap_info_ctrl, 0x48, 32, R, Control signal of bitmap_info, 0=bitmap_info_ap_vld</column>
                    <column name="s_axi_control">total_processed_voxels, 0x64, 32, R, Data signal of total_processed_voxels, </column>
                    <column name="s_axi_control">total_processed_voxels_ctrl, 0x68, 32, R, Control signal of total_processed_voxels, 0=total_processed_voxels_ap_vld</column>
                </table>
            </item>
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="input_voxel_stream">in, 1085</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="layer_biases_0_PORTA">32, 32</column>
                    <column name="layer_biases_10_PORTA">32, 32</column>
                    <column name="layer_biases_11_PORTA">32, 32</column>
                    <column name="layer_biases_12_PORTA">32, 32</column>
                    <column name="layer_biases_13_PORTA">32, 32</column>
                    <column name="layer_biases_1_PORTA">32, 32</column>
                    <column name="layer_biases_2_PORTA">32, 32</column>
                    <column name="layer_biases_3_PORTA">32, 32</column>
                    <column name="layer_biases_4_PORTA">32, 32</column>
                    <column name="layer_biases_5_PORTA">32, 32</column>
                    <column name="layer_biases_6_PORTA">32, 32</column>
                    <column name="layer_biases_7_PORTA">32, 32</column>
                    <column name="layer_biases_8_PORTA">32, 32</column>
                    <column name="layer_biases_9_PORTA">32, 32</column>
                    <column name="layer_weights_0_PORTA">32, 32</column>
                    <column name="layer_weights_10_PORTA">32, 32</column>
                    <column name="layer_weights_11_PORTA">32, 32</column>
                    <column name="layer_weights_12_PORTA">32, 32</column>
                    <column name="layer_weights_13_PORTA">32, 32</column>
                    <column name="layer_weights_1_PORTA">32, 32</column>
                    <column name="layer_weights_2_PORTA">32, 32</column>
                    <column name="layer_weights_3_PORTA">32, 32</column>
                    <column name="layer_weights_4_PORTA">32, 32</column>
                    <column name="layer_weights_5_PORTA">32, 32</column>
                    <column name="layer_weights_6_PORTA">32, 32</column>
                    <column name="layer_weights_7_PORTA">32, 32</column>
                    <column name="layer_weights_8_PORTA">32, 32</column>
                    <column name="layer_weights_9_PORTA">32, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="L0_bitmap_i">bram, in, 512</column>
                    <column name="L0_bitmap_o">bram, out, 512</column>
                    <column name="L1_bitmap_i">bram, in, 512</column>
                    <column name="L1_bitmap_o">bram, out, 512</column>
                    <column name="L2_bitmap_i">bram, in, 512</column>
                    <column name="L2_bitmap_o">bram, out, 512</column>
                    <column name="L3_bitmap_i">bram, in, 512</column>
                    <column name="L3_bitmap_o">bram, out, 512</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_voxel_stream">in, stream&lt;VoxelData 0&gt;&amp;</column>
                    <column name="final_output_full_cubic">out, ap_uint&lt;32&gt;*</column>
                    <column name="layer_weights">in, float*</column>
                    <column name="layer_biases">in, float*</column>
                    <column name="pruned_feature_dram_read">inout, ap_uint&lt;32&gt;*</column>
                    <column name="pruned_feature_dram_write">inout, ap_uint&lt;32&gt;*</column>
                    <column name="L3_bitmap">inout, ap_uint&lt;512&gt;*</column>
                    <column name="L2_bitmap">inout, ap_uint&lt;512&gt;*</column>
                    <column name="L1_bitmap">inout, ap_uint&lt;512&gt;*</column>
                    <column name="L0_bitmap">inout, ap_uint&lt;512&gt;*</column>
                    <column name="bitmap_info">inout, PrunedBitmapInfo&amp;</column>
                    <column name="total_processed_voxels">out, ap_uint&lt;32&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_voxel_stream">input_voxel_stream, interface, , </column>
                    <column name="final_output_full_cubic">m_axi_gmem_output, interface, , channel=0</column>
                    <column name="final_output_full_cubic">s_axi_control, register, offset, name=final_output_full_cubic_1 offset=0x10 range=32</column>
                    <column name="final_output_full_cubic">s_axi_control, register, offset, name=final_output_full_cubic_2 offset=0x14 range=32</column>
                    <column name="layer_weights">layer_weights_0_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_1_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_2_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_3_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_4_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_5_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_6_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_7_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_8_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_9_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_10_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_11_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_12_PORTA, interface, , </column>
                    <column name="layer_weights">layer_weights_13_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_0_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_1_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_2_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_3_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_4_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_5_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_6_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_7_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_8_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_9_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_10_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_11_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_12_PORTA, interface, , </column>
                    <column name="layer_biases">layer_biases_13_PORTA, interface, , </column>
                    <column name="pruned_feature_dram_read">m_axi_gmem_read, interface, , channel=0</column>
                    <column name="pruned_feature_dram_read">s_axi_control, register, offset, name=pruned_feature_dram_read_1 offset=0x1c range=32</column>
                    <column name="pruned_feature_dram_read">s_axi_control, register, offset, name=pruned_feature_dram_read_2 offset=0x20 range=32</column>
                    <column name="pruned_feature_dram_write">m_axi_gmem_write, interface, , channel=0</column>
                    <column name="pruned_feature_dram_write">s_axi_control, register, offset, name=pruned_feature_dram_write_1 offset=0x28 range=32</column>
                    <column name="pruned_feature_dram_write">s_axi_control, register, offset, name=pruned_feature_dram_write_2 offset=0x2c range=32</column>
                    <column name="L3_bitmap">L3_bitmap_i, port, , </column>
                    <column name="L3_bitmap">L3_bitmap_o, port, , </column>
                    <column name="L3_bitmap">L3_bitmap_o_ap_vld, port, , </column>
                    <column name="L2_bitmap">L2_bitmap_i, port, , </column>
                    <column name="L2_bitmap">L2_bitmap_o, port, , </column>
                    <column name="L2_bitmap">L2_bitmap_o_ap_vld, port, , </column>
                    <column name="L1_bitmap">L1_bitmap_i, port, , </column>
                    <column name="L1_bitmap">L1_bitmap_o, port, , </column>
                    <column name="L1_bitmap">L1_bitmap_o_ap_vld, port, , </column>
                    <column name="L0_bitmap">L0_bitmap_i, port, , </column>
                    <column name="L0_bitmap">L0_bitmap_o, port, , </column>
                    <column name="L0_bitmap">L0_bitmap_o_ap_vld, port, , </column>
                    <column name="bitmap_info">s_axi_control, register, , name=bitmap_info_1 offset=0x34 range=32</column>
                    <column name="bitmap_info">s_axi_control, register, , name=bitmap_info_2 offset=0x38 range=32</column>
                    <column name="bitmap_info">s_axi_control, register, , name=bitmap_info_3 offset=0x3c range=32</column>
                    <column name="bitmap_info">s_axi_control, register, , name=bitmap_info_4 offset=0x40 range=32</column>
                    <column name="bitmap_info">s_axi_control, register, , name=bitmap_info_5 offset=0x44 range=32</column>
                    <column name="bitmap_info">s_axi_control, register, , name=bitmap_info_ctrl offset=0x48 range=32</column>
                    <column name="total_processed_voxels">s_axi_control, register, , name=total_processed_voxels offset=0x64 range=32</column>
                    <column name="total_processed_voxels">s_axi_control, register, , name=total_processed_voxels_ctrl offset=0x68 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem_output">write, 5242880, 32, INIT_FULL_OUTPUT, minkowski_net.cpp:408:23</column>
                    <column name="m_axi_gmem_output">write, 20, 32, , </column>
                    <column name="m_axi_gmem_read">write, 3, 32, , </column>
                    <column name="m_axi_gmem_read">write, variable, 32, WRITE_OUTPUT_CROSS_ROW, minkowski_net.cpp:304:37</column>
                    <column name="m_axi_gmem_read">write, variable, 32, WRITE_OUTPUT_DIRECT, minkowski_net.cpp:311:34</column>
                    <column name="m_axi_gmem_read">read, 20, 32, , </column>
                    <column name="m_axi_gmem_write">read, variable, 32, READ_NEIGHBOR_FEATURES, minkowski_net.cpp:273:41</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem_output">full_cubic_output, minkowski_net.cpp:410:23, write, Widen Fail, , INIT_FULL_OUTPUT, minkowski_net.cpp:408:23, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem_output">full_cubic_output, minkowski_net.cpp:410:23, write, Inferred, 5242880, INIT_FULL_OUTPUT, minkowski_net.cpp:408:23, , </column>
                    <column name="m_axi_gmem_output">full_cubic_output, minkowski_net.cpp:433:60, write, Widen Fail, , , , 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem_output">full_cubic_output, minkowski_net.cpp:433:60, write, Fail, , VITIS_LOOP_418_2, minkowski_net.cpp:418:31, 214-232, Access call is in the conditional branch</column>
                    <column name="m_axi_gmem_output">full_cubic_output, minkowski_net.cpp:433:60, write, Inferred, 20, VITIS_LOOP_418_2, minkowski_net.cpp:418:31, , </column>
                    <column name="m_axi_gmem_read">pruned_feature_dram_read, minkowski_net.cpp:105:49, write, Inferred, 3, VITIS_LOOP_96_1, minkowski_net.cpp:96:22, , </column>
                    <column name="m_axi_gmem_read">pruned_feature_dram_read, minkowski_net.cpp:433:60, write, Widen Fail, , , , 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem_read">pruned_dram_output, minkowski_net.cpp:433:60, read, Widen Fail, , , , 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem_read">pruned_dram_output, minkowski_net.cpp:433:60, read, Fail, , VITIS_LOOP_418_2, minkowski_net.cpp:418:31, 214-232, Access call is in the conditional branch</column>
                    <column name="m_axi_gmem_read">pruned_dram_output, minkowski_net.cpp:433:60, read, Inferred, 20, VITIS_LOOP_418_2, minkowski_net.cpp:418:31, , </column>
                    <column name="m_axi_gmem_readgmem_write">pruned_dram_read, minkowski_net.cpp:276:26, read, Widen Fail, , READ_NEIGHBOR_FEATURES, minkowski_net.cpp:273:41, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem_readgmem_write">pruned_dram_read, minkowski_net.cpp:276:26, read, Fail, , PROCESS_PRUNED_VOXELS, minkowski_net.cpp:229:25, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem_readgmem_write">pruned_dram_read, minkowski_net.cpp:276:26, read, Inferred, variable, READ_NEIGHBOR_FEATURES, minkowski_net.cpp:273:41, , </column>
                    <column name="m_axi_gmem_writegmem_read">pruned_dram_write, minkowski_net.cpp:307:53, write, Widen Fail, , WRITE_OUTPUT_CROSS_ROW, minkowski_net.cpp:304:37, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem_writegmem_read">pruned_dram_write, minkowski_net.cpp:307:53, write, Fail, , PROCESS_PRUNED_VOXELS, minkowski_net.cpp:229:25, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_writegmem_read">pruned_dram_write, minkowski_net.cpp:307:53, write, Inferred, variable, WRITE_OUTPUT_CROSS_ROW, minkowski_net.cpp:304:37, , </column>
                    <column name="m_axi_gmem_writegmem_read">pruned_dram_write, minkowski_net.cpp:314:46, write, Widen Fail, , WRITE_OUTPUT_DIRECT, minkowski_net.cpp:311:34, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem_writegmem_read">pruned_dram_write, minkowski_net.cpp:314:46, write, Fail, , PROCESS_PRUNED_VOXELS, minkowski_net.cpp:229:25, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem_writegmem_read">pruned_dram_write, minkowski_net.cpp:314:46, write, Inferred, variable, WRITE_OUTPUT_DIRECT, minkowski_net.cpp:311:34, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./feature_buffer.h:22" status="valid" parentFunction="check_neighbor_exists" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_bitmap.h:26" status="valid" parentFunction="linear_to_3d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_bitmap.h:33" status="valid" parentFunction="coord_3d_to_linear" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_bitmap.h:39" status="valid" parentFunction="get_child_block_indices" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./octree_bitmap.h:47" status="valid" parentFunction="get_child_block_indices" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:141" status="valid" parentFunction="get_bit" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:148" status="valid" parentFunction="set_bit" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:155" status="valid" parentFunction="coord_to_idx" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:160" status="valid" parentFunction="part1by2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:171" status="valid" parentFunction="morton3d" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:177" status="valid" parentFunction="morton_decode" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./octree_master.h:183" status="valid" parentFunction="morton_decode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:212" status="valid" parentFunction="l2_idx_to_coords" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:219" status="valid" parentFunction="l1_local_to_coords" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:226" status="valid" parentFunction="l0_local_to_coords" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:261" status="valid" parentFunction="extract_morton_address" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./octree_master.h:271" status="valid" parentFunction="morton_to_dram_address" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./systolic_array.h:128" status="valid" parentFunction="hw_multiply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./systolic_array.h:133" status="valid" parentFunction="hw_add" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="complete_pipeline.cpp:32" status="valid" parentFunction="event_driven_systolic_array_with_triggers" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="complete_pipeline.cpp:110" status="valid" parentFunction="find_feature_index" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:113" status="valid" parentFunction="find_feature_index" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="complete_pipeline.cpp:140" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="complete_pipeline.cpp:141" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="axis port = voxel_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:142" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="axis port = feature_data_out"/>
        <Pragma type="interface" location="complete_pipeline.cpp:143" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="axis port = write_addr_out"/>
        <Pragma type="interface" location="complete_pipeline.cpp:144" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="axis port = retained_blocks_out"/>
        <Pragma type="interface" location="complete_pipeline.cpp:145" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="axis port = early_trigger_out"/>
        <Pragma type="interface" location="complete_pipeline.cpp:146" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="bram port = L3_bitmap"/>
        <Pragma type="interface" location="complete_pipeline.cpp:147" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="bram port = L2_bitmap_pruned"/>
        <Pragma type="interface" location="complete_pipeline.cpp:148" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="bram port = L1_bitmap_pruned"/>
        <Pragma type="interface" location="complete_pipeline.cpp:149" status="valid" parentFunction="pipeline_bitmap_stage" variable="" isDirective="0" options="bram port = L0_bitmap_pruned"/>
        <Pragma type="inline" location="complete_pipeline.cpp:184" status="valid" parentFunction="pipeline_feature_stage" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="complete_pipeline.cpp:185" status="valid" parentFunction="pipeline_feature_stage" variable="" isDirective="0" options="axis port = feature_data_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:186" status="valid" parentFunction="pipeline_feature_stage" variable="" isDirective="0" options="axis port = morton_addrs_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:187" status="valid" parentFunction="pipeline_feature_stage" variable="" isDirective="0" options="axis port = mem_requests_out"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:202" status="valid" parentFunction="pipeline_feature_stage" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="complete_pipeline.cpp:291" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="complete_pipeline.cpp:292" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="axis port = mem_requests_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:293" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="axis port = retained_blocks_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:294" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="axis port = trigger_out"/>
        <Pragma type="interface" location="complete_pipeline.cpp:295" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="axis port = response_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:296" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="axis port = bitmap_interface_out"/>
        <Pragma type="interface" location="complete_pipeline.cpp:297" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="axis port = mem_response_out"/>
        <Pragma type="interface" location="complete_pipeline.cpp:298" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="m_axi port = feature_dram bundle = gmem_morton max_write_burst_length = 256 num_write_outstanding = 32"/>
        <Pragma type="interface" location="complete_pipeline.cpp:300" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="bram port = L3_bitmap"/>
        <Pragma type="interface" location="complete_pipeline.cpp:301" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="bram port = L2_bitmap_pruned"/>
        <Pragma type="interface" location="complete_pipeline.cpp:302" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="bram port = L1_bitmap_pruned"/>
        <Pragma type="interface" location="complete_pipeline.cpp:303" status="valid" parentFunction="pipeline_morton_stage" variable="" isDirective="0" options="bram port = L0_bitmap_pruned"/>
        <Pragma type="inline" location="complete_pipeline.cpp:362" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="complete_pipeline.cpp:363" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="axis port = trigger_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:364" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="axis port = response_out"/>
        <Pragma type="interface" location="complete_pipeline.cpp:365" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="axis port = early_trigger_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:366" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="axis port = bitmap_interface_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:367" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="axis port = mem_response_in"/>
        <Pragma type="interface" location="complete_pipeline.cpp:368" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="bram port = L3_bitmap_conv"/>
        <Pragma type="interface" location="complete_pipeline.cpp:369" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="bram port = L2_bitmap_pruned_conv"/>
        <Pragma type="interface" location="complete_pipeline.cpp:370" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="bram port = L1_bitmap_pruned_conv"/>
        <Pragma type="interface" location="complete_pipeline.cpp:371" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="bram port = L0_bitmap_pruned_conv"/>
        <Pragma type="interface" location="complete_pipeline.cpp:372" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="m_axi port = feature_dram_read bundle = gmem_conv_read max_read_burst_length = 256 num_read_outstanding = 32"/>
        <Pragma type="interface" location="complete_pipeline.cpp:374" status="valid" parentFunction="pipeline_convolution_stage" variable="" isDirective="0" options="m_axi port = feature_dram_write bundle = gmem_conv_write max_write_burst_length = 256 num_write_outstanding = 32"/>
        <Pragma type="stream" location="complete_pipeline.cpp:460" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = morton_fifo depth = 2048"/>
        <Pragma type="interface" location="complete_pipeline.cpp:461" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="axis port = sensor_data"/>
        <Pragma type="interface" location="complete_pipeline.cpp:462" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="m_axi port = feature_dram_morton_write depth = 134217728 bundle = gmem_morton_write max_write_burst_length = 256 offset = slave"/>
        <Pragma type="interface" location="complete_pipeline.cpp:464" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="m_axi port = feature_dram_conv_read depth = 134217728 bundle = gmem_conv_read max_read_burst_length = 256 offset = slave"/>
        <Pragma type="interface" location="complete_pipeline.cpp:466" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="m_axi port = feature_dram_conv_write depth = 134217728 bundle = gmem_conv_write max_write_burst_length = 256 offset = slave"/>
        <Pragma type="interface" location="complete_pipeline.cpp:468" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="bram port = L3_bitmap"/>
        <Pragma type="interface" location="complete_pipeline.cpp:469" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="bram port = L2_bitmap_pruned"/>
        <Pragma type="interface" location="complete_pipeline.cpp:470" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="bram port = L1_bitmap_pruned"/>
        <Pragma type="interface" location="complete_pipeline.cpp:471" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="bram port = L0_bitmap_pruned"/>
        <Pragma type="interface" location="complete_pipeline.cpp:472" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="s_axilite port = start"/>
        <Pragma type="interface" location="complete_pipeline.cpp:473" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="s_axilite port = done"/>
        <Pragma type="interface" location="complete_pipeline.cpp:474" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="s_axilite port = return"/>
        <Pragma type="stream" location="complete_pipeline.cpp:483" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = feature_data_stream depth = 1024"/>
        <Pragma type="stream" location="complete_pipeline.cpp:484" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = morton_addrs_stream depth = 1024"/>
        <Pragma type="stream" location="complete_pipeline.cpp:485" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = retained_blocks_stream depth = 256"/>
        <Pragma type="stream" location="complete_pipeline.cpp:486" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = mem_requests_stream depth = 512"/>
        <Pragma type="stream" location="complete_pipeline.cpp:487" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = early_trigger_stream depth = 64"/>
        <Pragma type="stream" location="complete_pipeline.cpp:488" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = bitmap_interface_stream depth = 32"/>
        <Pragma type="stream" location="complete_pipeline.cpp:489" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = mem_response_stream depth = 128"/>
        <Pragma type="bind_storage" location="complete_pipeline.cpp:497" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = L3_bitmap_conv type = ram_2p impl = bram"/>
        <Pragma type="bind_storage" location="complete_pipeline.cpp:498" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = L2_bitmap_pruned_conv type = ram_2p impl = bram"/>
        <Pragma type="bind_storage" location="complete_pipeline.cpp:499" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = L1_bitmap_pruned_conv type = ram_2p impl = bram"/>
        <Pragma type="bind_storage" location="complete_pipeline.cpp:500" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = L0_bitmap_pruned_conv type = ram_2p impl = bram"/>
        <Pragma type="stream" location="complete_pipeline.cpp:509" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = conv_trigger_stream depth = 8"/>
        <Pragma type="stream" location="complete_pipeline.cpp:510" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="variable = conv_response_stream depth = 8"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:530" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:536" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:542" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:548" status="valid" parentFunction="complete_octree_pipeline" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="complete_pipeline.cpp:636" status="valid" parentFunction="copy_bitmaps_for_convolution" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:641" status="valid" parentFunction="copy_bitmaps_for_convolution" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:649" status="valid" parentFunction="copy_bitmaps_for_convolution" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:657" status="valid" parentFunction="copy_bitmaps_for_convolution" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:665" status="valid" parentFunction="copy_bitmaps_for_convolution" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="dataflow" location="complete_pipeline.cpp:706" status="valid" parentFunction="run_dataflow_pipeline" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="complete_pipeline.cpp:777" status="valid" parentFunction="streaming_conv_layer" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="complete_pipeline.cpp:778" status="warning" parentFunction="streaming_conv_layer" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="pipeline" location="complete_pipeline.cpp:781" status="valid" parentFunction="streaming_conv_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="complete_pipeline.cpp:785" status="valid" parentFunction="streaming_conv_layer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="complete_pipeline.cpp:792" status="valid" parentFunction="streaming_conv_layer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="complete_pipeline.cpp:801" status="valid" parentFunction="streaming_conv_layer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="complete_pipeline.cpp:812" status="valid" parentFunction="convert_voxel_to_feature_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:816" status="valid" parentFunction="convert_voxel_to_feature_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="complete_pipeline.cpp:820" status="valid" parentFunction="convert_voxel_to_feature_stream" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="complete_pipeline.cpp:846" status="valid" parentFunction="multi_layer_streaming_pipeline" variable="feature_dram_input" isDirective="0" options="m_axi port=feature_dram_input bundle=gmem_input"/>
        <Pragma type="interface" location="complete_pipeline.cpp:847" status="valid" parentFunction="multi_layer_streaming_pipeline" variable="feature_dram_temp" isDirective="0" options="m_axi port=feature_dram_temp bundle=gmem1"/>
        <Pragma type="interface" location="complete_pipeline.cpp:848" status="valid" parentFunction="multi_layer_streaming_pipeline" variable="feature_dram_output" isDirective="0" options="m_axi port=feature_dram_output bundle=gmem2"/>
        <Pragma type="stream" location="complete_pipeline.cpp:854" status="valid" parentFunction="multi_layer_streaming_pipeline" variable="layer1_to_layer2" isDirective="0" options="variable=layer1_to_layer2 depth=1024"/>
        <Pragma type="stream" location="complete_pipeline.cpp:855" status="valid" parentFunction="multi_layer_streaming_pipeline" variable="layer2_to_layer3" isDirective="0" options="variable=layer2_to_layer3 depth=1024"/>
        <Pragma type="inline" location="complete_pipeline.cpp:909" status="valid" parentFunction="dram_to_stream_converter" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:918" status="valid" parentFunction="dram_to_stream_converter" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="complete_pipeline.cpp:920" status="valid" parentFunction="dram_to_stream_converter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="complete_pipeline.cpp:936" status="valid" parentFunction="streaming_dense_conv_layer" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:940" status="valid" parentFunction="streaming_dense_conv_layer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="complete_pipeline.cpp:945" status="valid" parentFunction="streaming_dense_conv_layer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="complete_pipeline.cpp:953" status="valid" parentFunction="streaming_dense_conv_layer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="complete_pipeline.cpp:964" status="valid" parentFunction="streaming_dense_conv_layer" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:981" status="valid" parentFunction="sort_cross_row_buffer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="complete_pipeline.cpp:1023" status="valid" parentFunction="process_sorted_cross_row_buffer" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="complete_pipeline.cpp:1024" status="valid" parentFunction="process_sorted_cross_row_buffer" variable="morton_buffer" isDirective="0" options="variable=morton_buffer complete"/>
        <Pragma type="array_partition" location="complete_pipeline.cpp:1025" status="valid" parentFunction="process_sorted_cross_row_buffer" variable="row_buffer" isDirective="0" options="variable=row_buffer complete"/>
        <Pragma type="pipeline" location="complete_pipeline.cpp:1030" status="valid" parentFunction="process_sorted_cross_row_buffer" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="complete_pipeline.cpp:1031" status="valid" parentFunction="process_sorted_cross_row_buffer" variable="" isDirective="0" options="min=16 max=32"/>
        <Pragma type="unroll" location="complete_pipeline.cpp:1057" status="valid" parentFunction="process_sorted_cross_row_buffer" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="unroll" location="dynamic_access.cpp:11" status="valid" parentFunction="popcount8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="dynamic_access.cpp:22" status="valid" parentFunction="initialize_streaming_pointers" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="dynamic_access.cpp:51" status="valid" parentFunction="find_neighbor_streaming" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="dynamic_access.cpp:52" status="valid" parentFunction="find_neighbor_streaming" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="dynamic_access.cpp:139" status="valid" parentFunction="find_neighbor_streaming" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="dynamic_access.cpp:171" status="warning" parentFunction="find_neighbor_streaming" variable="" isDirective="0" options="off">
            <Msg msg_id="207-5584" msg_severity="WARNING" msg_body="there are more than one pragma inline in the function scope, ignore the pragma"/>
        </Pragma>
        <Pragma type="pipeline" location="dynamic_access.cpp:179" status="valid" parentFunction="find_neighbor_streaming" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="dynamic_access.cpp:180" status="valid" parentFunction="find_neighbor_streaming" variable="" isDirective="0" options="min = 1 max = 64"/>
        <Pragma type="interface" location="minkowski_net.cpp:35" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="pruned_feature_dram_read" isDirective="0" options="m_axi port=pruned_feature_dram_read bundle=gmem_read depth=262144 max_read_burst_length=256"/>
        <Pragma type="interface" location="minkowski_net.cpp:36" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="pruned_feature_dram_write" isDirective="0" options="m_axi port=pruned_feature_dram_write bundle=gmem_write depth=262144 max_write_burst_length=256"/>
        <Pragma type="interface" location="minkowski_net.cpp:37" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="final_output_full_cubic" isDirective="0" options="m_axi port=final_output_full_cubic bundle=gmem_output depth=5242880 max_write_burst_length=256"/>
        <Pragma type="interface" location="minkowski_net.cpp:38" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="L3_bitmap" isDirective="0" options="bram port=L3_bitmap"/>
        <Pragma type="interface" location="minkowski_net.cpp:39" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="L2_bitmap" isDirective="0" options="bram port=L2_bitmap"/>
        <Pragma type="interface" location="minkowski_net.cpp:40" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="L1_bitmap" isDirective="0" options="bram port=L1_bitmap"/>
        <Pragma type="interface" location="minkowski_net.cpp:41" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="L0_bitmap" isDirective="0" options="bram port=L0_bitmap"/>
        <Pragma type="interface" location="minkowski_net.cpp:42" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="layer_weights" isDirective="0" options="bram port=layer_weights"/>
        <Pragma type="interface" location="minkowski_net.cpp:43" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="layer_biases" isDirective="0" options="bram port=layer_biases"/>
        <Pragma type="interface" location="minkowski_net.cpp:44" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="bitmap_info" isDirective="0" options="s_axilite port=bitmap_info"/>
        <Pragma type="interface" location="minkowski_net.cpp:45" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="total_processed_voxels" isDirective="0" options="s_axilite port=total_processed_voxels"/>
        <Pragma type="interface" location="minkowski_net.cpp:46" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="minkowski_net.cpp:49" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="layer_weights" isDirective="0" options="variable=layer_weights dim=1 complete"/>
        <Pragma type="array_partition" location="minkowski_net.cpp:50" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="layer_biases" isDirective="0" options="variable=layer_biases dim=1 complete"/>
        <Pragma type="bind_storage" location="minkowski_net.cpp:53" status="warning" parentFunction="minkowski_net_14_layer_pipeline" variable="layer_weights" isDirective="0" options="variable=layer_weights type=ram_2p impl=bram">
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="bind_storage" location="minkowski_net.cpp:54" status="warning" parentFunction="minkowski_net_14_layer_pipeline" variable="layer_biases" isDirective="0" options="variable=layer_biases type=ram_2p impl=bram">
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="stream" location="minkowski_net.cpp:71" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="feature_data_stream" isDirective="0" options="variable=feature_data_stream depth=1024"/>
        <Pragma type="stream" location="minkowski_net.cpp:72" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="write_addr_stream" isDirective="0" options="variable=write_addr_stream depth=1024"/>
        <Pragma type="stream" location="minkowski_net.cpp:73" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="retained_blocks_stream" isDirective="0" options="variable=retained_blocks_stream depth=256"/>
        <Pragma type="stream" location="minkowski_net.cpp:74" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="early_trigger_stream" isDirective="0" options="variable=early_trigger_stream depth=64"/>
        <Pragma type="pipeline" location="minkowski_net.cpp:97" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="minkowski_net.cpp:103" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="loop_tripcount" location="minkowski_net.cpp:132" status="valid" parentFunction="minkowski_net_14_layer_pipeline" variable="" isDirective="0" options="min=14 max=14"/>
        <Pragma type="inline" location="minkowski_net.cpp:222" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_storage" location="minkowski_net.cpp:226" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="z_buffer" isDirective="0" options="variable=z_buffer type=ram_2p impl=uram"/>
        <Pragma type="pipeline" location="minkowski_net.cpp:230" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="minkowski_net.cpp:231" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="min=1000 max=100000"/>
        <Pragma type="pipeline" location="minkowski_net.cpp:236" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="minkowski_net.cpp:246" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="minkowski_net.cpp:252" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="minkowski_net.cpp:274" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="minkowski_net.cpp:281" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="minkowski_net.cpp:289" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="minkowski_net.cpp:297" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="minkowski_net.cpp:305" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="minkowski_net.cpp:312" status="valid" parentFunction="layer_convolution_with_persistent_accelerator" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="minkowski_net.cpp:332" status="valid" parentFunction="logical_bitmap_reconstruction_with_access_pointers" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="minkowski_net.cpp:362" status="valid" parentFunction="access_pointer_lookup" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="minkowski_net.cpp:382" status="valid" parentFunction="should_use_cross_row_sorting" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="minkowski_net.cpp:400" status="valid" parentFunction="final_layer_output_reconstruction" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="minkowski_net.cpp:409" status="valid" parentFunction="final_layer_output_reconstruction" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="minkowski_net.cpp:419" status="valid" parentFunction="final_layer_output_reconstruction" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="minkowski_net.cpp:430" status="valid" parentFunction="final_layer_output_reconstruction" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:28" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="axis port = req_in"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:29" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="axis port = bitmap_interface"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:30" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="axis port = retained_blocks_in"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:31" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="axis port = resp_out"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:32" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="axis port = trigger_out"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:33" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="axis port = response_in"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:34" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="m_axi port = feature_dram depth = 134217728 bundle = gmem_morton max_read_burst_length = 256 max_write_burst_length = 256 num_read_outstanding = 32 num_write_outstanding = 32 latency = 32 offset = slave"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:36" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="bram port = L3_bitmap_bram"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:37" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="bram port = L2_bitmap_pruned_bram"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:38" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="bram port = L1_bitmap_pruned_bram"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:39" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="bram port = L0_bitmap_pruned_bram"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:40" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="s_axilite port = enable"/>
        <Pragma type="interface" location="morton_reorder_buffer.cpp:41" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="s_axilite port = return"/>
        <Pragma type="array_partition" location="morton_reorder_buffer.cpp:45" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="variable = buffer cyclic factor = 16"/>
        <Pragma type="bind_storage" location="morton_reorder_buffer.cpp:47" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="variable = mapping_table type = ram_2p impl = bram"/>
        <Pragma type="array_partition" location="morton_reorder_buffer.cpp:58" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="variable = burst_buffer cyclic factor = 16"/>
        <Pragma type="array_partition" location="morton_reorder_buffer.cpp:60" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="variable = response_valid complete"/>
        <Pragma type="pipeline" location="morton_reorder_buffer.cpp:119" status="valid" parentFunction="integrated_morton_reorder_buffer_with_triggers" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="morton_reorder_buffer.cpp:303" status="valid" parentFunction="process_retained_blocks_only" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="morton_reorder_buffer.cpp:308" status="valid" parentFunction="process_retained_blocks_only" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="morton_reorder_buffer.cpp:340" status="valid" parentFunction="optimized_dram_burst_retained" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="morton_reorder_buffer.cpp:351" status="valid" parentFunction="optimized_dram_burst_retained" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="morton_reorder_buffer.cpp:380" status="valid" parentFunction="optimized_dram_burst_retained" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="morton_reorder_buffer.cpp:406" status="valid" parentFunction="optimized_dram_burst_retained" variable="" isDirective="0" options="factor = 16"/>
        <Pragma type="unroll" location="morton_reorder_buffer.cpp:441" status="valid" parentFunction="optimized_dram_burst_retained" variable="" isDirective="0" options="factor = 16"/>
        <Pragma type="inline" location="morton_reorder_buffer.cpp:464" status="valid" parentFunction="update_row_buffer_stats" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="streaming_bitmap_constructor.cpp:21" status="valid" parentFunction="process_voxel" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:75" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="axis port = voxel_stream"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:76" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="axis port = feature_data_out"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:77" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="axis port = write_addr_out"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:78" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="axis port = early_trigger_out"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:79" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="axis port = retained_blocks_out"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:80" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="bram port = L3_bitmap"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:81" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="bram port = L2_bitmap_pruned"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:82" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="bram port = L1_bitmap_pruned"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:83" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="bram port = L0_bitmap_pruned"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:84" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="s_axilite port = bitmap_info"/>
        <Pragma type="interface" location="streaming_bitmap_constructor.cpp:85" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="s_axilite port = return"/>
        <Pragma type="bind_storage" location="streaming_bitmap_constructor.cpp:94" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="variable = L1_temp type = ram_1p impl = bram"/>
        <Pragma type="bind_storage" location="streaming_bitmap_constructor.cpp:95" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="variable = L2_temp type = ram_1p impl = bram"/>
        <Pragma type="bind_storage" location="streaming_bitmap_constructor.cpp:96" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="variable = L3_temp type = ram_1p impl = bram"/>
        <Pragma type="pipeline" location="streaming_bitmap_constructor.cpp:122" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="streaming_bitmap_constructor.cpp:136" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="streaming_bitmap_constructor.cpp:139" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="streaming_bitmap_constructor.cpp:149" status="valid" parentFunction="streaming_bitmap_constructor" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="streaming_bitmap_constructor.cpp:314" status="valid" parentFunction="calculate_voxel_base_address" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="systolic_array.cpp:22" status="valid" parentFunction="sort_morton_list_for_convolution_reads" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="systolic_array.cpp:29" status="valid" parentFunction="sort_morton_list_for_convolution_reads" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="systolic_array.cpp:63" status="valid" parentFunction="prefetch_voxel_features_morton" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:67" status="valid" parentFunction="prefetch_voxel_features_morton" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="systolic_array.cpp:77" status="valid" parentFunction="initialize_z_buffer" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="systolic_array.cpp:83" status="valid" parentFunction="initialize_z_buffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="systolic_array.cpp:86" status="valid" parentFunction="initialize_z_buffer" variable="" isDirective="0" options="factor = 8"/>
        <Pragma type="unroll" location="systolic_array.cpp:94" status="valid" parentFunction="initialize_z_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:100" status="valid" parentFunction="initialize_z_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="systolic_array.cpp:113" status="valid" parentFunction="load_z_layer" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="systolic_array.cpp:121" status="valid" parentFunction="load_z_layer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="systolic_array.cpp:122" status="valid" parentFunction="load_z_layer" variable="" isDirective="0" options="factor = 1"/>
        <Pragma type="loop_tripcount" location="systolic_array.cpp:123" status="valid" parentFunction="load_z_layer" variable="" isDirective="0" options="min = 1 max = 262144"/>
        <Pragma type="inline" location="systolic_array.cpp:152" status="valid" parentFunction="find_neighbor_in_buffer" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="systolic_array.cpp:177" status="valid" parentFunction="find_neighbor_in_buffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="systolic_array.cpp:178" status="valid" parentFunction="find_neighbor_in_buffer" variable="" isDirective="0" options="factor = 1"/>
        <Pragma type="loop_tripcount" location="systolic_array.cpp:179" status="valid" parentFunction="find_neighbor_in_buffer" variable="" isDirective="0" options="min = 1 max = 4096"/>
        <Pragma type="inline" location="systolic_array.cpp:191" status="valid" parentFunction="slide_buffer_window" variable="" isDirective="0" options="Off"/>
        <Pragma type="pipeline" location="systolic_array.cpp:195" status="valid" parentFunction="slide_buffer_window" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="systolic_array.cpp:196" status="valid" parentFunction="slide_buffer_window" variable="" isDirective="0" options="min = 1 max = 4096"/>
        <Pragma type="pipeline" location="systolic_array.cpp:202" status="valid" parentFunction="slide_buffer_window" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="systolic_array.cpp:203" status="valid" parentFunction="slide_buffer_window" variable="" isDirective="0" options="min = 1 max = 4096"/>
        <Pragma type="inline" location="systolic_array.cpp:224" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="systolic_array.cpp:226" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="variable = partial_sums cyclic factor = 8"/>
        <Pragma type="unroll" location="systolic_array.cpp:230" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="factor = 8"/>
        <Pragma type="pipeline" location="systolic_array.cpp:236" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="systolic_array.cpp:237" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="factor = 1"/>
        <Pragma type="loop_tripcount" location="systolic_array.cpp:238" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="min = 27 max = 27"/>
        <Pragma type="pipeline" location="systolic_array.cpp:252" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="systolic_array.cpp:253" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="factor = 4"/>
        <Pragma type="loop_tripcount" location="systolic_array.cpp:254" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="min = 32 max = 32"/>
        <Pragma type="unroll" location="systolic_array.cpp:259" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options="factor = 8"/>
        <Pragma type="unroll" location="systolic_array.cpp:275" status="valid" parentFunction="convolve_voxel_z_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="systolic_array.cpp:293" status="valid" parentFunction="process_z_buffer_convolution" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="systolic_array.cpp:300" status="valid" parentFunction="process_z_buffer_convolution" variable="" isDirective="0" options="II = 4"/>
        <Pragma type="unroll" location="systolic_array.cpp:301" status="valid" parentFunction="process_z_buffer_convolution" variable="" isDirective="0" options="factor = 1"/>
        <Pragma type="loop_tripcount" location="systolic_array.cpp:302" status="valid" parentFunction="process_z_buffer_convolution" variable="" isDirective="0" options="min = 1 max = 62"/>
        <Pragma type="pipeline" location="systolic_array.cpp:318" status="valid" parentFunction="process_z_buffer_convolution" variable="" isDirective="0" options="II = 8"/>
        <Pragma type="unroll" location="systolic_array.cpp:319" status="valid" parentFunction="process_z_buffer_convolution" variable="" isDirective="0" options="factor = 1"/>
        <Pragma type="loop_tripcount" location="systolic_array.cpp:320" status="valid" parentFunction="process_z_buffer_convolution" variable="" isDirective="0" options="min = 1 max = 4096"/>
        <Pragma type="array_partition" location="systolic_array.cpp:334" status="valid" parentFunction="systolicarray" variable="" isDirective="0" options="variable = pe_array complete dim = 0"/>
        <Pragma type="array_partition" location="systolic_array.cpp:335" status="valid" parentFunction="systolicarray" variable="" isDirective="0" options="variable = row_buffer complete dim = 0"/>
        <Pragma type="array_partition" location="systolic_array.cpp:336" status="valid" parentFunction="systolicarray" variable="" isDirective="0" options="variable = col_buffer complete dim = 0"/>
        <Pragma type="inline" location="systolic_array.cpp:340" status="valid" parentFunction="load_weights" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="systolic_array.cpp:347" status="valid" parentFunction="load_weights" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="systolic_array.cpp:358" status="valid" parentFunction="compute" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="systolic_array.cpp:362" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="systolic_array.cpp:368" status="valid" parentFunction="compute" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="systolic_array.cpp:372" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:375" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:387" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:391" status="valid" parentFunction="compute" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="systolic_array.cpp:400" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:404" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:407" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="systolic_array.cpp:415" status="valid" parentFunction="initialize" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="systolic_array.cpp:421" status="valid" parentFunction="initialize" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="systolic_array.cpp:424" status="valid" parentFunction="initialize" variable="" isDirective="0" options="factor = 8"/>
        <Pragma type="unroll" location="systolic_array.cpp:427" status="valid" parentFunction="initialize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:436" status="valid" parentFunction="initialize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:442" status="valid" parentFunction="initialize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="systolic_array.cpp:460" status="valid" parentFunction="process_sparse_convolution_streaming" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="systolic_array.cpp:485" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="systolic_array.cpp:490" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options="variable = partial_sums complete"/>
        <Pragma type="unroll" location="systolic_array.cpp:493" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="systolic_array.cpp:499" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options="factor = 9"/>
        <Pragma type="pipeline" location="systolic_array.cpp:500" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="systolic_array.cpp:523" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="bind_op" location="systolic_array.cpp:525" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options="variable = accumulator op = add impl = dsp"/>
        <Pragma type="unroll" location="systolic_array.cpp:529" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options="factor = 4"/>
        <Pragma type="bind_op" location="systolic_array.cpp:532" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options="variable = accumulator op = mul impl = dsp"/>
        <Pragma type="unroll" location="systolic_array.cpp:544" status="valid" parentFunction="convolve_voxel_streaming" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

