module frequency_divider(input clk,input rstn, output q);

wire [7:0]aux;
flipflopT(1,clk,1,aux[0]);
flipflopT(1,aux[0],1,aux[1]);
flipflopT(1,aux[1],1,aux[2]);
flipflopT(1,aux[2],1,aux[3]);
flipflopT(1,aux[3],1,aux[4]);
flipflopT(1,aux[4],1,aux[5]);
flipflopT(1,aux[5],1,aux[6]);
flipflopT(1,aux[6],1,aux[7]);

assign q = aux[7];

endmodule
