
*** Running vivado
    with args -log lab1_6_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab1_6_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab1_6_1.tcl -notrace
Command: synth_design -top lab1_6_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 335.566 ; gain = 74.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab1_6_1' [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/lab1_6_1.vhd:41]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.runs/synth_1/.Xil/Vivado-4548-pc-b043a-16/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'reloj' of component 'clk_wiz_0' [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/lab1_6_1.vhd:69]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.runs/synth_1/.Xil/Vivado-4548-pc-b043a-16/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'bcdto7segment_dataflow' declared at 'C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:34' bound to instance 'bcd7seg' of component 'bcdto7segment_dataflow' [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/lab1_6_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'bcdto7segment_dataflow' [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:41]
WARNING: [Synth 8-614] signal 'an_s' is read in the process but is not in the sensitivity list [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'bcdto7segment_dataflow' (1#1) [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lab1_6_1' (2#1) [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/lab1_6_1.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 376.078 ; gain = 115.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 376.078 ; gain = 115.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.runs/synth_1/.Xil/Vivado-4548-pc-b043a-16/dcp3/clk_wiz_0_in_context.xdc] for cell 'reloj'
Finished Parsing XDC File [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.runs/synth_1/.Xil/Vivado-4548-pc-b043a-16/dcp3/clk_wiz_0_in_context.xdc] for cell 'reloj'
Parsing XDC File [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/constrs_1/imports/DSED_G1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/constrs_1/imports/DSED_G1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/constrs_1/imports/DSED_G1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab1_6_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab1_6_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 687.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.runs/synth_1/.Xil/Vivado-4548-pc-b043a-16/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.runs/synth_1/.Xil/Vivado-4548-pc-b043a-16/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for reloj. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bcdto7segment_dataflow 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bcd7seg/counter_reg was removed.  [C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.srcs/sources_1/imports/new/bcdto7segment dataflow.vhd:50]
INFO: [Synth 8-3886] merging instance 'bcd7seg/an_s_reg[2]' (FDSE) to 'bcd7seg/an_s_reg[3]'
INFO: [Synth 8-3886] merging instance 'bcd7seg/an_s_reg[3]' (FDSE) to 'bcd7seg/an_s_reg[4]'
INFO: [Synth 8-3886] merging instance 'bcd7seg/an_s_reg[4]' (FDSE) to 'bcd7seg/an_s_reg[5]'
INFO: [Synth 8-3886] merging instance 'bcd7seg/an_s_reg[5]' (FDSE) to 'bcd7seg/an_s_reg[6]'
INFO: [Synth 8-3886] merging instance 'bcd7seg/an_s_reg[6]' (FDSE) to 'bcd7seg/an_s_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bcd7seg/an_s_reg[7] )
WARNING: [Synth 8-3332] Sequential element (bcd7seg/an_s_reg[7]) is unused and will be removed from module lab1_6_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'reloj/clk_out1' to pin 'reloj/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |    11|
|3     |LUT1           |    32|
|4     |LUT2           |     1|
|5     |LUT3           |    13|
|6     |LUT4           |     3|
|7     |LUT5           |     2|
|8     |LUT6           |     5|
|9     |FDRE           |    34|
|10    |LDC            |     2|
|11    |LDP            |     5|
|12    |IBUF           |     4|
|13    |OBUF           |    15|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-----------------------+------+
|      |Instance  |Module                 |Cells |
+------+----------+-----------------------+------+
|1     |top       |                       |   129|
|2     |  bcd7seg |bcdto7segment_dataflow |   108|
+------+----------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.930 ; gain = 426.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 687.930 ; gain = 115.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 687.930 ; gain = 426.898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 5 instances

26 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 687.930 ; gain = 436.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/fpga/DSED_G1/P4/lab4_2_1/lab4_2_1.runs/synth_1/lab1_6_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 687.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 14:09:36 2017...
