read -sv run_verilog_mid/adder_32b_10_72_77365b74bd276308ddbb08c8aa1ff649.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_77365b74bd276308ddbb08c8aa1ff649_yosys.v
