// Seed: 2432404067
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7, id_8;
  wire [1 : 1 'h0] id_9;
  wire id_10 = (id_2);
endmodule
module module_1 #(
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output reg id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout uwire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1
  );
  assign id_1 = -1;
  always id_4 <= -1 & 1;
  wire _id_5;
  initial id_2[id_5] <= id_1;
  assign id_4 = 1;
endmodule
