<stg><name>float_safe_softmax2_Pipeline_exp_and_bucket</name>


<trans_list>

<trans id="6434" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6421" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6422" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6423" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6424" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6425" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6426" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6427" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6428" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6429" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6430" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6431" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %a_bits_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %a_bits_assign_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %a_bits_assign_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %a_bits_assign_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %a_bits_assign_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %a_bits_assign_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %a_bits_assign_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %a_bits_assign_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %a_bits_assign_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %a_bits_assign_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %a_bits_assign_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %a_bits_assign_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %a_bits_assign_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %a_bits_assign_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_13"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %a_bits_assign_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_14"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %a_bits_assign_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_15"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %a_bits_assign_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_16"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %a_bits_assign_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_17"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %a_bits_assign_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_18"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %a_bits_assign_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_19"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %a_bits_assign_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_20"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %a_bits_assign_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_21"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %a_bits_assign_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_22"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %a_bits_assign_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_23"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %a_bits_assign_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_24"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %a_bits_assign_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_25"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %a_bits_assign_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_26"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %a_bits_assign_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_27"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %a_bits_assign_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_28"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %a_bits_assign_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_29"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %a_bits_assign_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_30"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %a_bits_assign_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_31"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_8, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_9, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_10, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_11, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_12, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_13, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_14, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_15, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_16, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_17, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_18, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_19, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_20, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_21, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_22, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_23, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_24, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_25, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_26, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_27, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_28, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_29, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_30, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_31, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:65 %max_val_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_31

]]></Node>
<StgValue><ssdm name="max_val_31_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:66 %store_ln0 = store i16 0, i16 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:67 %store_ln0 = store i16 0, i16 %a_bits_assign_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:68 %store_ln0 = store i16 0, i16 %a_bits_assign_30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:69 %store_ln0 = store i16 0, i16 %a_bits_assign_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i16 0, i16 %a_bits_assign_28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i16 0, i16 %a_bits_assign_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:72 %store_ln0 = store i16 0, i16 %a_bits_assign_26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i16 0, i16 %a_bits_assign_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:74 %store_ln0 = store i16 0, i16 %a_bits_assign_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i16 0, i16 %a_bits_assign_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:76 %store_ln0 = store i16 0, i16 %a_bits_assign_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:77 %store_ln0 = store i16 0, i16 %a_bits_assign_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:78 %store_ln0 = store i16 0, i16 %a_bits_assign_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:79 %store_ln0 = store i16 0, i16 %a_bits_assign_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:80 %store_ln0 = store i16 0, i16 %a_bits_assign_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:81 %store_ln0 = store i16 0, i16 %a_bits_assign_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:82 %store_ln0 = store i16 0, i16 %a_bits_assign_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:83 %store_ln0 = store i16 0, i16 %a_bits_assign_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:84 %store_ln0 = store i16 0, i16 %a_bits_assign_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:85 %store_ln0 = store i16 0, i16 %a_bits_assign_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:86 %store_ln0 = store i16 0, i16 %a_bits_assign_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:87 %store_ln0 = store i16 0, i16 %a_bits_assign_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i16 0, i16 %a_bits_assign_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i16 0, i16 %a_bits_assign_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i16 0, i16 %a_bits_assign_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:91 %store_ln0 = store i16 0, i16 %a_bits_assign_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:92 %store_ln0 = store i16 0, i16 %a_bits_assign_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:93 %store_ln0 = store i16 0, i16 %a_bits_assign_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:94 %store_ln0 = store i16 0, i16 %a_bits_assign_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:95 %store_ln0 = store i16 0, i16 %a_bits_assign_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:96 %store_ln0 = store i16 0, i16 %a_bits_assign_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:97 %store_ln0 = store i16 0, i16 %a_bits_assign_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:98 %store_ln0 = store i16 0, i16 %a_bits_assign

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:99 %br_ln0 = br void %for.inc110.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31:0 %i = load i16 %idx

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31:1 %icmp_ln994 = icmp_ult  i16 %i, i16 49152

]]></Node>
<StgValue><ssdm name="icmp_ln994"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc110.31:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc110.31:3 %br_ln994 = br i1 %icmp_ln994, void %for.inc124.exitStub, void %for.inc110.31.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln994"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:66 %lshr_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:67 %zext_ln1003 = zext i12 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1003"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:68 %x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:69 %x_0_load = load i12 %x_0_addr

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:72 %lshr_ln2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i, i32 5, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:76 %x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_1_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:77 %x_1_load = load i12 %x_1_addr

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:82 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:83 %x_2_load = load i12 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:88 %x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_3_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:89 %x_3_load = load i12 %x_3_addr

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:94 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:95 %x_4_load = load i12 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:100 %x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_5_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:101 %x_5_load = load i12 %x_5_addr

]]></Node>
<StgValue><ssdm name="x_5_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:106 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:107 %x_6_load = load i12 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:112 %x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_7_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:113 %x_7_load = load i12 %x_7_addr

]]></Node>
<StgValue><ssdm name="x_7_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:118 %x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_8_addr"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:119 %x_8_load = load i12 %x_8_addr

]]></Node>
<StgValue><ssdm name="x_8_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:124 %x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_9_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:125 %x_9_load = load i12 %x_9_addr

]]></Node>
<StgValue><ssdm name="x_9_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:130 %x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_10_addr"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:131 %x_10_load = load i12 %x_10_addr

]]></Node>
<StgValue><ssdm name="x_10_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:136 %x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_11_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:137 %x_11_load = load i12 %x_11_addr

]]></Node>
<StgValue><ssdm name="x_11_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:142 %x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_12_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:143 %x_12_load = load i12 %x_12_addr

]]></Node>
<StgValue><ssdm name="x_12_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:148 %x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_13_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:149 %x_13_load = load i12 %x_13_addr

]]></Node>
<StgValue><ssdm name="x_13_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:154 %x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_14_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:155 %x_14_load = load i12 %x_14_addr

]]></Node>
<StgValue><ssdm name="x_14_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:160 %x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln1003

]]></Node>
<StgValue><ssdm name="x_15_addr"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:161 %x_15_load = load i12 %x_15_addr

]]></Node>
<StgValue><ssdm name="x_15_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:166 %or_ln1003 = or i12 %lshr_ln1, i12 1

]]></Node>
<StgValue><ssdm name="or_ln1003"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:167 %zext_ln1003_1 = zext i12 %or_ln1003

]]></Node>
<StgValue><ssdm name="zext_ln1003_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:168 %x_0_addr_3 = getelementptr i32 %x_0, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_0_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:169 %x_0_load_3 = load i12 %x_0_addr_3

]]></Node>
<StgValue><ssdm name="x_0_load_3"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:174 %x_1_addr_3 = getelementptr i32 %x_1, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_1_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:175 %x_1_load_3 = load i12 %x_1_addr_3

]]></Node>
<StgValue><ssdm name="x_1_load_3"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:180 %x_2_addr_3 = getelementptr i32 %x_2, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_2_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:181 %x_2_load_3 = load i12 %x_2_addr_3

]]></Node>
<StgValue><ssdm name="x_2_load_3"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:186 %x_3_addr_3 = getelementptr i32 %x_3, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_3_addr_3"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:187 %x_3_load_3 = load i12 %x_3_addr_3

]]></Node>
<StgValue><ssdm name="x_3_load_3"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:192 %x_4_addr_3 = getelementptr i32 %x_4, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_4_addr_3"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:193 %x_4_load_3 = load i12 %x_4_addr_3

]]></Node>
<StgValue><ssdm name="x_4_load_3"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:198 %x_5_addr_3 = getelementptr i32 %x_5, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_5_addr_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:199 %x_5_load_3 = load i12 %x_5_addr_3

]]></Node>
<StgValue><ssdm name="x_5_load_3"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:204 %x_6_addr_3 = getelementptr i32 %x_6, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_6_addr_3"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:205 %x_6_load_3 = load i12 %x_6_addr_3

]]></Node>
<StgValue><ssdm name="x_6_load_3"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:210 %x_7_addr_3 = getelementptr i32 %x_7, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_7_addr_3"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:211 %x_7_load_3 = load i12 %x_7_addr_3

]]></Node>
<StgValue><ssdm name="x_7_load_3"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:216 %x_8_addr_3 = getelementptr i32 %x_8, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_8_addr_3"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:217 %x_8_load_3 = load i12 %x_8_addr_3

]]></Node>
<StgValue><ssdm name="x_8_load_3"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:222 %x_9_addr_3 = getelementptr i32 %x_9, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_9_addr_3"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:223 %x_9_load_3 = load i12 %x_9_addr_3

]]></Node>
<StgValue><ssdm name="x_9_load_3"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:228 %x_10_addr_3 = getelementptr i32 %x_10, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_10_addr_3"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:229 %x_10_load_3 = load i12 %x_10_addr_3

]]></Node>
<StgValue><ssdm name="x_10_load_3"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:234 %x_11_addr_3 = getelementptr i32 %x_11, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_11_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:235 %x_11_load_3 = load i12 %x_11_addr_3

]]></Node>
<StgValue><ssdm name="x_11_load_3"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:240 %x_12_addr_3 = getelementptr i32 %x_12, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_12_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:241 %x_12_load_3 = load i12 %x_12_addr_3

]]></Node>
<StgValue><ssdm name="x_12_load_3"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:246 %x_13_addr_3 = getelementptr i32 %x_13, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_13_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:247 %x_13_load_3 = load i12 %x_13_addr_3

]]></Node>
<StgValue><ssdm name="x_13_load_3"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:252 %x_14_addr_3 = getelementptr i32 %x_14, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_14_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:253 %x_14_load_3 = load i12 %x_14_addr_3

]]></Node>
<StgValue><ssdm name="x_14_load_3"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:258 %x_15_addr_3 = getelementptr i32 %x_15, i64 0, i64 %zext_ln1003_1

]]></Node>
<StgValue><ssdm name="x_15_addr_3"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:259 %x_15_load_3 = load i12 %x_15_addr_3

]]></Node>
<StgValue><ssdm name="x_15_load_3"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6020" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5832 %add_ln994 = add i16 %i, i16 32

]]></Node>
<StgValue><ssdm name="add_ln994"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6021" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5833 %store_ln994 = store i16 %add_ln994, i16 %idx

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:69 %x_0_load = load i12 %x_0_addr

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:70 %x_assign = fsub i32 %x_0_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:77 %x_1_load = load i12 %x_1_addr

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:78 %x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:83 %x_2_load = load i12 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:84 %x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:89 %x_3_load = load i12 %x_3_addr

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:90 %x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:95 %x_4_load = load i12 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:96 %x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:101 %x_5_load = load i12 %x_5_addr

]]></Node>
<StgValue><ssdm name="x_5_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:102 %x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:107 %x_6_load = load i12 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:108 %x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:113 %x_7_load = load i12 %x_7_addr

]]></Node>
<StgValue><ssdm name="x_7_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:114 %x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:119 %x_8_load = load i12 %x_8_addr

]]></Node>
<StgValue><ssdm name="x_8_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:120 %x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:125 %x_9_load = load i12 %x_9_addr

]]></Node>
<StgValue><ssdm name="x_9_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:126 %x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:131 %x_10_load = load i12 %x_10_addr

]]></Node>
<StgValue><ssdm name="x_10_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:132 %x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:137 %x_11_load = load i12 %x_11_addr

]]></Node>
<StgValue><ssdm name="x_11_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:138 %x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:143 %x_12_load = load i12 %x_12_addr

]]></Node>
<StgValue><ssdm name="x_12_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:144 %x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:149 %x_13_load = load i12 %x_13_addr

]]></Node>
<StgValue><ssdm name="x_13_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:150 %x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:155 %x_14_load = load i12 %x_14_addr

]]></Node>
<StgValue><ssdm name="x_14_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:156 %x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:161 %x_15_load = load i12 %x_15_addr

]]></Node>
<StgValue><ssdm name="x_15_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:162 %x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:169 %x_0_load_3 = load i12 %x_0_addr_3

]]></Node>
<StgValue><ssdm name="x_0_load_3"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:170 %x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:175 %x_1_load_3 = load i12 %x_1_addr_3

]]></Node>
<StgValue><ssdm name="x_1_load_3"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:176 %x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:181 %x_2_load_3 = load i12 %x_2_addr_3

]]></Node>
<StgValue><ssdm name="x_2_load_3"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:182 %x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:187 %x_3_load_3 = load i12 %x_3_addr_3

]]></Node>
<StgValue><ssdm name="x_3_load_3"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:188 %x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:193 %x_4_load_3 = load i12 %x_4_addr_3

]]></Node>
<StgValue><ssdm name="x_4_load_3"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:194 %x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:199 %x_5_load_3 = load i12 %x_5_addr_3

]]></Node>
<StgValue><ssdm name="x_5_load_3"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:200 %x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:205 %x_6_load_3 = load i12 %x_6_addr_3

]]></Node>
<StgValue><ssdm name="x_6_load_3"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:206 %x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:211 %x_7_load_3 = load i12 %x_7_addr_3

]]></Node>
<StgValue><ssdm name="x_7_load_3"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:212 %x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:217 %x_8_load_3 = load i12 %x_8_addr_3

]]></Node>
<StgValue><ssdm name="x_8_load_3"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:218 %x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:223 %x_9_load_3 = load i12 %x_9_addr_3

]]></Node>
<StgValue><ssdm name="x_9_load_3"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:224 %x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:229 %x_10_load_3 = load i12 %x_10_addr_3

]]></Node>
<StgValue><ssdm name="x_10_load_3"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:230 %x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:235 %x_11_load_3 = load i12 %x_11_addr_3

]]></Node>
<StgValue><ssdm name="x_11_load_3"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:236 %x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:241 %x_12_load_3 = load i12 %x_12_addr_3

]]></Node>
<StgValue><ssdm name="x_12_load_3"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:242 %x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:247 %x_13_load_3 = load i12 %x_13_addr_3

]]></Node>
<StgValue><ssdm name="x_13_load_3"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:248 %x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:253 %x_14_load_3 = load i12 %x_14_addr_3

]]></Node>
<StgValue><ssdm name="x_14_load_3"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:254 %x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="12">
<![CDATA[
for.inc110.31.split_ifconv:259 %x_15_load_3 = load i12 %x_15_addr_3

]]></Node>
<StgValue><ssdm name="x_15_load_3"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:260 %x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="255" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:70 %x_assign = fsub i32 %x_0_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:78 %x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:84 %x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:90 %x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:96 %x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:102 %x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:108 %x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:114 %x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:120 %x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:126 %x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:132 %x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:138 %x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:144 %x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:150 %x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:156 %x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:162 %x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:170 %x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:176 %x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:182 %x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:188 %x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:194 %x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:200 %x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:206 %x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:212 %x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:218 %x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:224 %x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:230 %x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:236 %x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:242 %x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:248 %x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:254 %x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:260 %x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="287" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:70 %x_assign = fsub i32 %x_0_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:78 %x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:84 %x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:90 %x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:96 %x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:102 %x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:108 %x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:114 %x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:120 %x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:126 %x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:132 %x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:138 %x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:144 %x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:150 %x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:156 %x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:162 %x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:170 %x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:176 %x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:182 %x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:188 %x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:194 %x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:200 %x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:206 %x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:212 %x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:218 %x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:224 %x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:230 %x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:236 %x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:242 %x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:248 %x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:254 %x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:260 %x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="319" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:70 %x_assign = fsub i32 %x_0_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:71 %ex = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="ex"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:78 %x_assign_s = fsub i32 %x_1_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:79 %ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="ex_1"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:84 %x_assign_1 = fsub i32 %x_2_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:85 %ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="ex_2"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:90 %x_assign_2 = fsub i32 %x_3_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:91 %ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="ex_3"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:96 %x_assign_3 = fsub i32 %x_4_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:97 %ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="ex_4"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:102 %x_assign_4 = fsub i32 %x_5_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:103 %ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="ex_5"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:108 %x_assign_5 = fsub i32 %x_6_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:109 %ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="ex_6"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:114 %x_assign_6 = fsub i32 %x_7_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:115 %ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="ex_7"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:120 %x_assign_7 = fsub i32 %x_8_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:121 %ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="ex_8"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:126 %x_assign_8 = fsub i32 %x_9_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:127 %ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="ex_9"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:132 %x_assign_9 = fsub i32 %x_10_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:133 %ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9

]]></Node>
<StgValue><ssdm name="ex_10"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:138 %x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:139 %ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10

]]></Node>
<StgValue><ssdm name="ex_11"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:144 %x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:145 %ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11

]]></Node>
<StgValue><ssdm name="ex_12"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:150 %x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:151 %ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12

]]></Node>
<StgValue><ssdm name="ex_13"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:156 %x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:157 %ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13

]]></Node>
<StgValue><ssdm name="ex_14"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:162 %x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:163 %ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14

]]></Node>
<StgValue><ssdm name="ex_15"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:170 %x_assign_15 = fsub i32 %x_0_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:171 %ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15

]]></Node>
<StgValue><ssdm name="ex_16"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:176 %x_assign_16 = fsub i32 %x_1_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:177 %ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16

]]></Node>
<StgValue><ssdm name="ex_17"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:182 %x_assign_17 = fsub i32 %x_2_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:183 %ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17

]]></Node>
<StgValue><ssdm name="ex_18"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:188 %x_assign_18 = fsub i32 %x_3_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_18"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:189 %ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18

]]></Node>
<StgValue><ssdm name="ex_19"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:194 %x_assign_19 = fsub i32 %x_4_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_19"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:195 %ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19

]]></Node>
<StgValue><ssdm name="ex_20"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:200 %x_assign_20 = fsub i32 %x_5_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_20"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:201 %ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20

]]></Node>
<StgValue><ssdm name="ex_21"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:206 %x_assign_21 = fsub i32 %x_6_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_21"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:207 %ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21

]]></Node>
<StgValue><ssdm name="ex_22"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:212 %x_assign_22 = fsub i32 %x_7_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_22"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:213 %ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22

]]></Node>
<StgValue><ssdm name="ex_23"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:218 %x_assign_23 = fsub i32 %x_8_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_23"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:219 %ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23

]]></Node>
<StgValue><ssdm name="ex_24"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:224 %x_assign_24 = fsub i32 %x_9_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_24"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:225 %ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24

]]></Node>
<StgValue><ssdm name="ex_25"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:230 %x_assign_25 = fsub i32 %x_10_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_25"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:231 %ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25

]]></Node>
<StgValue><ssdm name="ex_26"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:236 %x_assign_26 = fsub i32 %x_11_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_26"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:237 %ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26

]]></Node>
<StgValue><ssdm name="ex_27"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:242 %x_assign_27 = fsub i32 %x_12_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_27"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:243 %ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27

]]></Node>
<StgValue><ssdm name="ex_28"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:248 %x_assign_28 = fsub i32 %x_13_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_28"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:249 %ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28

]]></Node>
<StgValue><ssdm name="ex_29"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:254 %x_assign_29 = fsub i32 %x_14_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_29"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:255 %ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29

]]></Node>
<StgValue><ssdm name="ex_30"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:260 %x_assign_30 = fsub i32 %x_15_load_3, i32 %max_val_31_read

]]></Node>
<StgValue><ssdm name="x_assign_30"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:261 %ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30

]]></Node>
<StgValue><ssdm name="ex_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="383" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:71 %ex = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="ex"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:79 %ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="ex_1"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:85 %ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="ex_2"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:91 %ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="ex_3"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:97 %ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="ex_4"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:103 %ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="ex_5"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:109 %ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="ex_6"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:115 %ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="ex_7"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:121 %ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="ex_8"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:127 %ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="ex_9"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:133 %ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9

]]></Node>
<StgValue><ssdm name="ex_10"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:139 %ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10

]]></Node>
<StgValue><ssdm name="ex_11"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:145 %ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11

]]></Node>
<StgValue><ssdm name="ex_12"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:151 %ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12

]]></Node>
<StgValue><ssdm name="ex_13"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:157 %ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13

]]></Node>
<StgValue><ssdm name="ex_14"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:163 %ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14

]]></Node>
<StgValue><ssdm name="ex_15"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:171 %ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15

]]></Node>
<StgValue><ssdm name="ex_16"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:177 %ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16

]]></Node>
<StgValue><ssdm name="ex_17"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:183 %ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17

]]></Node>
<StgValue><ssdm name="ex_18"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:189 %ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18

]]></Node>
<StgValue><ssdm name="ex_19"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:195 %ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19

]]></Node>
<StgValue><ssdm name="ex_20"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:201 %ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20

]]></Node>
<StgValue><ssdm name="ex_21"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:207 %ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21

]]></Node>
<StgValue><ssdm name="ex_22"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:213 %ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22

]]></Node>
<StgValue><ssdm name="ex_23"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:219 %ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23

]]></Node>
<StgValue><ssdm name="ex_24"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:225 %ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24

]]></Node>
<StgValue><ssdm name="ex_25"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:231 %ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25

]]></Node>
<StgValue><ssdm name="ex_26"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:237 %ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26

]]></Node>
<StgValue><ssdm name="ex_27"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:243 %ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27

]]></Node>
<StgValue><ssdm name="ex_28"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:249 %ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28

]]></Node>
<StgValue><ssdm name="ex_29"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:255 %ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29

]]></Node>
<StgValue><ssdm name="ex_30"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:261 %ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30

]]></Node>
<StgValue><ssdm name="ex_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="415" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:71 %ex = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="ex"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:79 %ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="ex_1"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:85 %ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="ex_2"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:91 %ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="ex_3"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:97 %ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="ex_4"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:103 %ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="ex_5"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:109 %ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="ex_6"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:115 %ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="ex_7"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:121 %ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="ex_8"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:127 %ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="ex_9"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:133 %ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9

]]></Node>
<StgValue><ssdm name="ex_10"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:139 %ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10

]]></Node>
<StgValue><ssdm name="ex_11"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:145 %ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11

]]></Node>
<StgValue><ssdm name="ex_12"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:151 %ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12

]]></Node>
<StgValue><ssdm name="ex_13"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:157 %ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13

]]></Node>
<StgValue><ssdm name="ex_14"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:163 %ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14

]]></Node>
<StgValue><ssdm name="ex_15"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:171 %ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15

]]></Node>
<StgValue><ssdm name="ex_16"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:177 %ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16

]]></Node>
<StgValue><ssdm name="ex_17"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:183 %ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17

]]></Node>
<StgValue><ssdm name="ex_18"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:189 %ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18

]]></Node>
<StgValue><ssdm name="ex_19"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:195 %ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19

]]></Node>
<StgValue><ssdm name="ex_20"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:201 %ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20

]]></Node>
<StgValue><ssdm name="ex_21"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:207 %ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21

]]></Node>
<StgValue><ssdm name="ex_22"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:213 %ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22

]]></Node>
<StgValue><ssdm name="ex_23"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:219 %ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23

]]></Node>
<StgValue><ssdm name="ex_24"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:225 %ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24

]]></Node>
<StgValue><ssdm name="ex_25"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:231 %ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25

]]></Node>
<StgValue><ssdm name="ex_26"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:237 %ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26

]]></Node>
<StgValue><ssdm name="ex_27"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:243 %ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27

]]></Node>
<StgValue><ssdm name="ex_28"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:249 %ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28

]]></Node>
<StgValue><ssdm name="ex_29"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:255 %ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29

]]></Node>
<StgValue><ssdm name="ex_30"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:261 %ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30

]]></Node>
<StgValue><ssdm name="ex_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="447" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:71 %ex = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="ex"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:79 %ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="ex_1"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:85 %ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="ex_2"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:91 %ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="ex_3"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:97 %ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="ex_4"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:103 %ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="ex_5"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:109 %ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="ex_6"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:115 %ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="ex_7"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:121 %ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="ex_8"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:127 %ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="ex_9"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:133 %ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9

]]></Node>
<StgValue><ssdm name="ex_10"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:139 %ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10

]]></Node>
<StgValue><ssdm name="ex_11"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:145 %ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11

]]></Node>
<StgValue><ssdm name="ex_12"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:151 %ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12

]]></Node>
<StgValue><ssdm name="ex_13"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:157 %ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13

]]></Node>
<StgValue><ssdm name="ex_14"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:163 %ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14

]]></Node>
<StgValue><ssdm name="ex_15"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:171 %ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15

]]></Node>
<StgValue><ssdm name="ex_16"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:177 %ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16

]]></Node>
<StgValue><ssdm name="ex_17"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:183 %ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17

]]></Node>
<StgValue><ssdm name="ex_18"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:189 %ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18

]]></Node>
<StgValue><ssdm name="ex_19"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:195 %ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19

]]></Node>
<StgValue><ssdm name="ex_20"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:201 %ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20

]]></Node>
<StgValue><ssdm name="ex_21"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:207 %ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21

]]></Node>
<StgValue><ssdm name="ex_22"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:213 %ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22

]]></Node>
<StgValue><ssdm name="ex_23"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:219 %ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23

]]></Node>
<StgValue><ssdm name="ex_24"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:225 %ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24

]]></Node>
<StgValue><ssdm name="ex_25"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:231 %ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25

]]></Node>
<StgValue><ssdm name="ex_26"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:237 %ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26

]]></Node>
<StgValue><ssdm name="ex_27"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:243 %ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27

]]></Node>
<StgValue><ssdm name="ex_28"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:249 %ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28

]]></Node>
<StgValue><ssdm name="ex_29"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:255 %ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29

]]></Node>
<StgValue><ssdm name="ex_30"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:261 %ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30

]]></Node>
<StgValue><ssdm name="ex_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="479" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:71 %ex = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="ex"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:79 %ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="ex_1"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:85 %ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="ex_2"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:91 %ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="ex_3"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:97 %ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="ex_4"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:103 %ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="ex_5"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:109 %ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="ex_6"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:115 %ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="ex_7"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:121 %ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="ex_8"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:127 %ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="ex_9"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:133 %ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9

]]></Node>
<StgValue><ssdm name="ex_10"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:139 %ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10

]]></Node>
<StgValue><ssdm name="ex_11"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:145 %ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11

]]></Node>
<StgValue><ssdm name="ex_12"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:151 %ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12

]]></Node>
<StgValue><ssdm name="ex_13"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:157 %ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13

]]></Node>
<StgValue><ssdm name="ex_14"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:163 %ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14

]]></Node>
<StgValue><ssdm name="ex_15"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:171 %ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15

]]></Node>
<StgValue><ssdm name="ex_16"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:177 %ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16

]]></Node>
<StgValue><ssdm name="ex_17"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:183 %ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17

]]></Node>
<StgValue><ssdm name="ex_18"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:189 %ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18

]]></Node>
<StgValue><ssdm name="ex_19"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:195 %ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19

]]></Node>
<StgValue><ssdm name="ex_20"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:201 %ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20

]]></Node>
<StgValue><ssdm name="ex_21"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:207 %ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21

]]></Node>
<StgValue><ssdm name="ex_22"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:213 %ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22

]]></Node>
<StgValue><ssdm name="ex_23"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:219 %ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23

]]></Node>
<StgValue><ssdm name="ex_24"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:225 %ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24

]]></Node>
<StgValue><ssdm name="ex_25"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:231 %ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25

]]></Node>
<StgValue><ssdm name="ex_26"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:237 %ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26

]]></Node>
<StgValue><ssdm name="ex_27"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:243 %ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27

]]></Node>
<StgValue><ssdm name="ex_28"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:249 %ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28

]]></Node>
<StgValue><ssdm name="ex_29"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:255 %ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29

]]></Node>
<StgValue><ssdm name="ex_30"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:261 %ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30

]]></Node>
<StgValue><ssdm name="ex_31"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="511" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:71 %ex = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="ex"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:79 %ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="ex_1"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:85 %ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="ex_2"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:91 %ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="ex_3"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:97 %ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="ex_4"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:103 %ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="ex_5"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:109 %ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="ex_6"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:115 %ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="ex_7"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:121 %ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="ex_8"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:127 %ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="ex_9"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:133 %ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9

]]></Node>
<StgValue><ssdm name="ex_10"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:139 %ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10

]]></Node>
<StgValue><ssdm name="ex_11"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:145 %ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11

]]></Node>
<StgValue><ssdm name="ex_12"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:151 %ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12

]]></Node>
<StgValue><ssdm name="ex_13"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:157 %ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13

]]></Node>
<StgValue><ssdm name="ex_14"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:163 %ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14

]]></Node>
<StgValue><ssdm name="ex_15"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:171 %ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15

]]></Node>
<StgValue><ssdm name="ex_16"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:177 %ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16

]]></Node>
<StgValue><ssdm name="ex_17"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:183 %ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17

]]></Node>
<StgValue><ssdm name="ex_18"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:189 %ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18

]]></Node>
<StgValue><ssdm name="ex_19"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:195 %ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19

]]></Node>
<StgValue><ssdm name="ex_20"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:201 %ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20

]]></Node>
<StgValue><ssdm name="ex_21"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:207 %ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21

]]></Node>
<StgValue><ssdm name="ex_22"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:213 %ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22

]]></Node>
<StgValue><ssdm name="ex_23"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:219 %ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23

]]></Node>
<StgValue><ssdm name="ex_24"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:225 %ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24

]]></Node>
<StgValue><ssdm name="ex_25"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:231 %ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25

]]></Node>
<StgValue><ssdm name="ex_26"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:237 %ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26

]]></Node>
<StgValue><ssdm name="ex_27"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:243 %ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27

]]></Node>
<StgValue><ssdm name="ex_28"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:249 %ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28

]]></Node>
<StgValue><ssdm name="ex_29"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:255 %ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29

]]></Node>
<StgValue><ssdm name="ex_30"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:261 %ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30

]]></Node>
<StgValue><ssdm name="ex_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="543" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:71 %ex = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="ex"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:79 %ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="ex_1"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:85 %ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="ex_2"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:91 %ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="ex_3"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:97 %ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="ex_4"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:103 %ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="ex_5"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:109 %ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="ex_6"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:115 %ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="ex_7"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:121 %ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="ex_8"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:127 %ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="ex_9"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:133 %ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9

]]></Node>
<StgValue><ssdm name="ex_10"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:139 %ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10

]]></Node>
<StgValue><ssdm name="ex_11"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:145 %ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11

]]></Node>
<StgValue><ssdm name="ex_12"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:151 %ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12

]]></Node>
<StgValue><ssdm name="ex_13"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:157 %ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13

]]></Node>
<StgValue><ssdm name="ex_14"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:163 %ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14

]]></Node>
<StgValue><ssdm name="ex_15"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:171 %ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15

]]></Node>
<StgValue><ssdm name="ex_16"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:177 %ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16

]]></Node>
<StgValue><ssdm name="ex_17"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:183 %ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17

]]></Node>
<StgValue><ssdm name="ex_18"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:189 %ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18

]]></Node>
<StgValue><ssdm name="ex_19"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:195 %ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19

]]></Node>
<StgValue><ssdm name="ex_20"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:201 %ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20

]]></Node>
<StgValue><ssdm name="ex_21"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:207 %ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21

]]></Node>
<StgValue><ssdm name="ex_22"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:213 %ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22

]]></Node>
<StgValue><ssdm name="ex_23"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:219 %ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23

]]></Node>
<StgValue><ssdm name="ex_24"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:225 %ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24

]]></Node>
<StgValue><ssdm name="ex_25"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:231 %ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25

]]></Node>
<StgValue><ssdm name="ex_26"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:237 %ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26

]]></Node>
<StgValue><ssdm name="ex_27"/></StgValue>
</operation>

<operation id="571" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:243 %ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27

]]></Node>
<StgValue><ssdm name="ex_28"/></StgValue>
</operation>

<operation id="572" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:249 %ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28

]]></Node>
<StgValue><ssdm name="ex_29"/></StgValue>
</operation>

<operation id="573" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:255 %ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29

]]></Node>
<StgValue><ssdm name="ex_30"/></StgValue>
</operation>

<operation id="574" st_id="11" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:261 %ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30

]]></Node>
<StgValue><ssdm name="ex_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="575" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:71 %ex = fexp i32 @llvm.exp.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="ex"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:73 %zext_ln1005 = zext i11 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1005"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:74 %exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_addr"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:75 %store_ln1005 = store i32 %ex, i11 %exp_x_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:79 %ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="ex_1"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:80 %exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_1_addr"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:81 %store_ln1005 = store i32 %ex_1, i11 %exp_x_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:85 %ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="ex_2"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:86 %exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_2_addr"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:87 %store_ln1005 = store i32 %ex_2, i11 %exp_x_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:91 %ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="ex_3"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:92 %exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_3_addr"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:93 %store_ln1005 = store i32 %ex_3, i11 %exp_x_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:97 %ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="ex_4"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:98 %exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_4_addr"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:99 %store_ln1005 = store i32 %ex_4, i11 %exp_x_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:103 %ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="ex_5"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:104 %exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_5_addr"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:105 %store_ln1005 = store i32 %ex_5, i11 %exp_x_5_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:109 %ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="ex_6"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:110 %exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_6_addr"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:111 %store_ln1005 = store i32 %ex_6, i11 %exp_x_6_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:115 %ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="ex_7"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:116 %exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_7_addr"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:117 %store_ln1005 = store i32 %ex_7, i11 %exp_x_7_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:121 %ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="ex_8"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:122 %exp_x_8_addr = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_8_addr"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:123 %store_ln1005 = store i32 %ex_8, i11 %exp_x_8_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:127 %ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="ex_9"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:128 %exp_x_9_addr = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_9_addr"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:129 %store_ln1005 = store i32 %ex_9, i11 %exp_x_9_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:133 %ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_9

]]></Node>
<StgValue><ssdm name="ex_10"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:134 %exp_x_10_addr = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_10_addr"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:135 %store_ln1005 = store i32 %ex_10, i11 %exp_x_10_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:139 %ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10

]]></Node>
<StgValue><ssdm name="ex_11"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:140 %exp_x_11_addr = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_11_addr"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:141 %store_ln1005 = store i32 %ex_11, i11 %exp_x_11_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:145 %ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11

]]></Node>
<StgValue><ssdm name="ex_12"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:146 %exp_x_12_addr = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_12_addr"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:147 %store_ln1005 = store i32 %ex_12, i11 %exp_x_12_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:151 %ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12

]]></Node>
<StgValue><ssdm name="ex_13"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:152 %exp_x_13_addr = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_13_addr"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:153 %store_ln1005 = store i32 %ex_13, i11 %exp_x_13_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:157 %ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13

]]></Node>
<StgValue><ssdm name="ex_14"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:158 %exp_x_14_addr = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_14_addr"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:159 %store_ln1005 = store i32 %ex_14, i11 %exp_x_14_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:163 %ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14

]]></Node>
<StgValue><ssdm name="ex_15"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:164 %exp_x_15_addr = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_15_addr"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:165 %store_ln1005 = store i32 %ex_15, i11 %exp_x_15_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:171 %ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15

]]></Node>
<StgValue><ssdm name="ex_16"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:172 %exp_x_16_addr = getelementptr i32 %exp_x_16, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_16_addr"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:173 %store_ln1005 = store i32 %ex_16, i11 %exp_x_16_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:177 %ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16

]]></Node>
<StgValue><ssdm name="ex_17"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:178 %exp_x_17_addr = getelementptr i32 %exp_x_17, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_17_addr"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:179 %store_ln1005 = store i32 %ex_17, i11 %exp_x_17_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:183 %ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17

]]></Node>
<StgValue><ssdm name="ex_18"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:184 %exp_x_18_addr = getelementptr i32 %exp_x_18, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_18_addr"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:185 %store_ln1005 = store i32 %ex_18, i11 %exp_x_18_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:189 %ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18

]]></Node>
<StgValue><ssdm name="ex_19"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:190 %exp_x_19_addr = getelementptr i32 %exp_x_19, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_19_addr"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:191 %store_ln1005 = store i32 %ex_19, i11 %exp_x_19_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:195 %ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19

]]></Node>
<StgValue><ssdm name="ex_20"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:196 %exp_x_20_addr = getelementptr i32 %exp_x_20, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_20_addr"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:197 %store_ln1005 = store i32 %ex_20, i11 %exp_x_20_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:201 %ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20

]]></Node>
<StgValue><ssdm name="ex_21"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:202 %exp_x_21_addr = getelementptr i32 %exp_x_21, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_21_addr"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:203 %store_ln1005 = store i32 %ex_21, i11 %exp_x_21_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:207 %ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21

]]></Node>
<StgValue><ssdm name="ex_22"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:208 %exp_x_22_addr = getelementptr i32 %exp_x_22, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_22_addr"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:209 %store_ln1005 = store i32 %ex_22, i11 %exp_x_22_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:213 %ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22

]]></Node>
<StgValue><ssdm name="ex_23"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:214 %exp_x_23_addr = getelementptr i32 %exp_x_23, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_23_addr"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:215 %store_ln1005 = store i32 %ex_23, i11 %exp_x_23_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:219 %ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23

]]></Node>
<StgValue><ssdm name="ex_24"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:220 %exp_x_24_addr = getelementptr i32 %exp_x_24, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_24_addr"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:221 %store_ln1005 = store i32 %ex_24, i11 %exp_x_24_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:225 %ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24

]]></Node>
<StgValue><ssdm name="ex_25"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:226 %exp_x_25_addr = getelementptr i32 %exp_x_25, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_25_addr"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:227 %store_ln1005 = store i32 %ex_25, i11 %exp_x_25_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:231 %ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25

]]></Node>
<StgValue><ssdm name="ex_26"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:232 %exp_x_26_addr = getelementptr i32 %exp_x_26, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_26_addr"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:233 %store_ln1005 = store i32 %ex_26, i11 %exp_x_26_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:237 %ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26

]]></Node>
<StgValue><ssdm name="ex_27"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:238 %exp_x_27_addr = getelementptr i32 %exp_x_27, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_27_addr"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:239 %store_ln1005 = store i32 %ex_27, i11 %exp_x_27_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:243 %ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27

]]></Node>
<StgValue><ssdm name="ex_28"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:244 %exp_x_28_addr = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_28_addr"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:245 %store_ln1005 = store i32 %ex_28, i11 %exp_x_28_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:249 %ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28

]]></Node>
<StgValue><ssdm name="ex_29"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:250 %exp_x_29_addr = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_29_addr"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:251 %store_ln1005 = store i32 %ex_29, i11 %exp_x_29_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:255 %ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29

]]></Node>
<StgValue><ssdm name="ex_30"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:256 %exp_x_30_addr = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_30_addr"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:257 %store_ln1005 = store i32 %ex_30, i11 %exp_x_30_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:261 %ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30

]]></Node>
<StgValue><ssdm name="ex_31"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc110.31.split_ifconv:262 %exp_x_31_addr = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1005

]]></Node>
<StgValue><ssdm name="exp_x_31_addr"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc110.31.split_ifconv:263 %store_ln1005 = store i32 %ex_31, i11 %exp_x_31_addr

]]></Node>
<StgValue><ssdm name="store_ln1005"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:264 %e_b = call i16 @f32_to_bf16_rne, i32 %ex

]]></Node>
<StgValue><ssdm name="e_b"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:265 %mb = trunc i16 %e_b

]]></Node>
<StgValue><ssdm name="mb"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:267 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:269 %eb = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:271 %zext_ln129_1 = zext i7 %mb

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:281 %icmp_ln138 = icmp_eq  i7 %mb, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:286 %trunc_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:287 %or_ln145_31 = or i7 %trunc_ln6, i7 %mb

]]></Node>
<StgValue><ssdm name="or_ln145_31"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:288 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b, i32 14

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:289 %or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_9, i7 %or_ln145_31

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:290 %icmp_ln145 = icmp_eq  i8 %or_ln1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:293 %icmp_ln158_1 = icmp_ne  i8 %eb, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_1"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:294 %or_ln158_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb

]]></Node>
<StgValue><ssdm name="or_ln158_1"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:297 %select_ln158_1 = select i1 %icmp_ln158_1, i8 %or_ln158_1, i8 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="select_ln158_1"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:301 %icmp_ln163 = icmp_eq  i8 %eb, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:302 %eb1 = select i1 %icmp_ln163, i8 1, i8 %eb

]]></Node>
<StgValue><ssdm name="eb1"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:438 %e_b_1 = call i16 @f32_to_bf16_rne, i32 %ex_1

]]></Node>
<StgValue><ssdm name="e_b_1"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:439 %mb_1 = trunc i16 %e_b_1

]]></Node>
<StgValue><ssdm name="mb_1"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:441 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:443 %eb_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_1, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_1"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:445 %zext_ln129_3 = zext i7 %mb_1

]]></Node>
<StgValue><ssdm name="zext_ln129_3"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:455 %icmp_ln138_1 = icmp_eq  i7 %mb_1, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_1"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:460 %trunc_ln145_1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_1, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:461 %or_ln145_33 = or i7 %trunc_ln145_1, i7 %mb_1

]]></Node>
<StgValue><ssdm name="or_ln145_33"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:462 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_1, i32 14

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:463 %or_ln145_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_22, i7 %or_ln145_33

]]></Node>
<StgValue><ssdm name="or_ln145_1"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:464 %icmp_ln145_1 = icmp_eq  i8 %or_ln145_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_1"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:467 %icmp_ln158_3 = icmp_ne  i8 %eb_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_3"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:468 %or_ln158_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_1

]]></Node>
<StgValue><ssdm name="or_ln158_3"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:471 %select_ln158_3 = select i1 %icmp_ln158_3, i8 %or_ln158_3, i8 %zext_ln129_3

]]></Node>
<StgValue><ssdm name="select_ln158_3"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:475 %icmp_ln163_1 = icmp_eq  i8 %eb_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_1"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:476 %eb1_1 = select i1 %icmp_ln163_1, i8 1, i8 %eb_1

]]></Node>
<StgValue><ssdm name="eb1_1"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:612 %e_b_2 = call i16 @f32_to_bf16_rne, i32 %ex_2

]]></Node>
<StgValue><ssdm name="e_b_2"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:613 %mb_2 = trunc i16 %e_b_2

]]></Node>
<StgValue><ssdm name="mb_2"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:615 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:617 %eb_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_2, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_2"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:619 %zext_ln129_5 = zext i7 %mb_2

]]></Node>
<StgValue><ssdm name="zext_ln129_5"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:629 %icmp_ln138_2 = icmp_eq  i7 %mb_2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_2"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:634 %trunc_ln145_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_2, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:635 %or_ln145_36 = or i7 %trunc_ln145_2, i7 %mb_2

]]></Node>
<StgValue><ssdm name="or_ln145_36"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:636 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:637 %or_ln145_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_35, i7 %or_ln145_36

]]></Node>
<StgValue><ssdm name="or_ln145_2"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:638 %icmp_ln145_2 = icmp_eq  i8 %or_ln145_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_2"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:641 %icmp_ln158_5 = icmp_ne  i8 %eb_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_5"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:642 %or_ln158_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_2

]]></Node>
<StgValue><ssdm name="or_ln158_5"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:645 %select_ln158_5 = select i1 %icmp_ln158_5, i8 %or_ln158_5, i8 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="select_ln158_5"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:649 %icmp_ln163_2 = icmp_eq  i8 %eb_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_2"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:650 %eb1_2 = select i1 %icmp_ln163_2, i8 1, i8 %eb_2

]]></Node>
<StgValue><ssdm name="eb1_2"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:786 %e_b_3 = call i16 @f32_to_bf16_rne, i32 %ex_3

]]></Node>
<StgValue><ssdm name="e_b_3"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:787 %mb_3 = trunc i16 %e_b_3

]]></Node>
<StgValue><ssdm name="mb_3"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:789 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:791 %eb_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_3, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_3"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:793 %zext_ln129_7 = zext i7 %mb_3

]]></Node>
<StgValue><ssdm name="zext_ln129_7"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:803 %icmp_ln138_3 = icmp_eq  i7 %mb_3, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_3"/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:808 %trunc_ln145_3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_3, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:809 %or_ln145_39 = or i7 %trunc_ln145_3, i7 %mb_3

]]></Node>
<StgValue><ssdm name="or_ln145_39"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:810 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_3, i32 14

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:811 %or_ln145_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_46, i7 %or_ln145_39

]]></Node>
<StgValue><ssdm name="or_ln145_3"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:812 %icmp_ln145_3 = icmp_eq  i8 %or_ln145_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_3"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:815 %icmp_ln158_7 = icmp_ne  i8 %eb_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_7"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:816 %or_ln158_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_3

]]></Node>
<StgValue><ssdm name="or_ln158_7"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:819 %select_ln158_7 = select i1 %icmp_ln158_7, i8 %or_ln158_7, i8 %zext_ln129_7

]]></Node>
<StgValue><ssdm name="select_ln158_7"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:823 %icmp_ln163_3 = icmp_eq  i8 %eb_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_3"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:824 %eb1_3 = select i1 %icmp_ln163_3, i8 1, i8 %eb_3

]]></Node>
<StgValue><ssdm name="eb1_3"/></StgValue>
</operation>

<operation id="736" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:960 %e_b_4 = call i16 @f32_to_bf16_rne, i32 %ex_4

]]></Node>
<StgValue><ssdm name="e_b_4"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:961 %mb_4 = trunc i16 %e_b_4

]]></Node>
<StgValue><ssdm name="mb_4"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:963 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:965 %eb_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_4, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_4"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:967 %zext_ln129_9 = zext i7 %mb_4

]]></Node>
<StgValue><ssdm name="zext_ln129_9"/></StgValue>
</operation>

<operation id="741" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:977 %icmp_ln138_4 = icmp_eq  i7 %mb_4, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_4"/></StgValue>
</operation>

<operation id="742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:982 %trunc_ln145_4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_4, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_4"/></StgValue>
</operation>

<operation id="743" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:983 %or_ln145_42 = or i7 %trunc_ln145_4, i7 %mb_4

]]></Node>
<StgValue><ssdm name="or_ln145_42"/></StgValue>
</operation>

<operation id="744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:984 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_4, i32 14

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:985 %or_ln145_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_57, i7 %or_ln145_42

]]></Node>
<StgValue><ssdm name="or_ln145_4"/></StgValue>
</operation>

<operation id="746" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:986 %icmp_ln145_4 = icmp_eq  i8 %or_ln145_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_4"/></StgValue>
</operation>

<operation id="747" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:989 %icmp_ln158_9 = icmp_ne  i8 %eb_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_9"/></StgValue>
</operation>

<operation id="748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:990 %or_ln158_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_4

]]></Node>
<StgValue><ssdm name="or_ln158_9"/></StgValue>
</operation>

<operation id="749" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:993 %select_ln158_9 = select i1 %icmp_ln158_9, i8 %or_ln158_9, i8 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="select_ln158_9"/></StgValue>
</operation>

<operation id="750" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:997 %icmp_ln163_4 = icmp_eq  i8 %eb_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_4"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:998 %eb1_4 = select i1 %icmp_ln163_4, i8 1, i8 %eb_4

]]></Node>
<StgValue><ssdm name="eb1_4"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1134 %e_b_5 = call i16 @f32_to_bf16_rne, i32 %ex_5

]]></Node>
<StgValue><ssdm name="e_b_5"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1135 %mb_5 = trunc i16 %e_b_5

]]></Node>
<StgValue><ssdm name="mb_5"/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1137 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1139 %eb_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_5, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_5"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1141 %zext_ln129_11 = zext i7 %mb_5

]]></Node>
<StgValue><ssdm name="zext_ln129_11"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1151 %icmp_ln138_5 = icmp_eq  i7 %mb_5, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_5"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1156 %trunc_ln145_5 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_5, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1157 %or_ln145_45 = or i7 %trunc_ln145_5, i7 %mb_5

]]></Node>
<StgValue><ssdm name="or_ln145_45"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1158 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_5, i32 14

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1159 %or_ln145_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_101, i7 %or_ln145_45

]]></Node>
<StgValue><ssdm name="or_ln145_5"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1160 %icmp_ln145_5 = icmp_eq  i8 %or_ln145_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_5"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1163 %icmp_ln158_11 = icmp_ne  i8 %eb_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_11"/></StgValue>
</operation>

<operation id="764" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1164 %or_ln158_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_5

]]></Node>
<StgValue><ssdm name="or_ln158_10"/></StgValue>
</operation>

<operation id="765" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1167 %select_ln158_11 = select i1 %icmp_ln158_11, i8 %or_ln158_10, i8 %zext_ln129_11

]]></Node>
<StgValue><ssdm name="select_ln158_11"/></StgValue>
</operation>

<operation id="766" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1171 %icmp_ln163_5 = icmp_eq  i8 %eb_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_5"/></StgValue>
</operation>

<operation id="767" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1172 %eb1_5 = select i1 %icmp_ln163_5, i8 1, i8 %eb_5

]]></Node>
<StgValue><ssdm name="eb1_5"/></StgValue>
</operation>

<operation id="768" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1308 %e_b_6 = call i16 @f32_to_bf16_rne, i32 %ex_6

]]></Node>
<StgValue><ssdm name="e_b_6"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1309 %mb_6 = trunc i16 %e_b_6

]]></Node>
<StgValue><ssdm name="mb_6"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1311 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1313 %eb_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_6, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_6"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1315 %zext_ln129_13 = zext i7 %mb_6

]]></Node>
<StgValue><ssdm name="zext_ln129_13"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1325 %icmp_ln138_6 = icmp_eq  i7 %mb_6, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_6"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1330 %trunc_ln145_6 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_6, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_6"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1331 %or_ln145_48 = or i7 %trunc_ln145_6, i7 %mb_6

]]></Node>
<StgValue><ssdm name="or_ln145_48"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1332 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_6, i32 14

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1333 %or_ln145_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_114, i7 %or_ln145_48

]]></Node>
<StgValue><ssdm name="or_ln145_6"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1334 %icmp_ln145_6 = icmp_eq  i8 %or_ln145_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_6"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1337 %icmp_ln158_13 = icmp_ne  i8 %eb_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_13"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1338 %or_ln158_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_6

]]></Node>
<StgValue><ssdm name="or_ln158_12"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1341 %select_ln158_13 = select i1 %icmp_ln158_13, i8 %or_ln158_12, i8 %zext_ln129_13

]]></Node>
<StgValue><ssdm name="select_ln158_13"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1345 %icmp_ln163_6 = icmp_eq  i8 %eb_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_6"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1346 %eb1_6 = select i1 %icmp_ln163_6, i8 1, i8 %eb_6

]]></Node>
<StgValue><ssdm name="eb1_6"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1482 %e_b_7 = call i16 @f32_to_bf16_rne, i32 %ex_7

]]></Node>
<StgValue><ssdm name="e_b_7"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1483 %mb_7 = trunc i16 %e_b_7

]]></Node>
<StgValue><ssdm name="mb_7"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1485 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1487 %eb_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_7, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_7"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1489 %zext_ln129_15 = zext i7 %mb_7

]]></Node>
<StgValue><ssdm name="zext_ln129_15"/></StgValue>
</operation>

<operation id="789" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1499 %icmp_ln138_7 = icmp_eq  i7 %mb_7, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_7"/></StgValue>
</operation>

<operation id="790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1504 %trunc_ln145_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_7, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_7"/></StgValue>
</operation>

<operation id="791" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1505 %or_ln145_51 = or i7 %trunc_ln145_7, i7 %mb_7

]]></Node>
<StgValue><ssdm name="or_ln145_51"/></StgValue>
</operation>

<operation id="792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1506 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_7, i32 14

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="793" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1507 %or_ln145_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_128, i7 %or_ln145_51

]]></Node>
<StgValue><ssdm name="or_ln145_7"/></StgValue>
</operation>

<operation id="794" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1508 %icmp_ln145_7 = icmp_eq  i8 %or_ln145_7, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_7"/></StgValue>
</operation>

<operation id="795" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1511 %icmp_ln158_15 = icmp_ne  i8 %eb_7, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_15"/></StgValue>
</operation>

<operation id="796" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1512 %or_ln158_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_7

]]></Node>
<StgValue><ssdm name="or_ln158_14"/></StgValue>
</operation>

<operation id="797" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1515 %select_ln158_15 = select i1 %icmp_ln158_15, i8 %or_ln158_14, i8 %zext_ln129_15

]]></Node>
<StgValue><ssdm name="select_ln158_15"/></StgValue>
</operation>

<operation id="798" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1519 %icmp_ln163_7 = icmp_eq  i8 %eb_7, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_7"/></StgValue>
</operation>

<operation id="799" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1520 %eb1_7 = select i1 %icmp_ln163_7, i8 1, i8 %eb_7

]]></Node>
<StgValue><ssdm name="eb1_7"/></StgValue>
</operation>

<operation id="800" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1656 %e_b_8 = call i16 @f32_to_bf16_rne, i32 %ex_8

]]></Node>
<StgValue><ssdm name="e_b_8"/></StgValue>
</operation>

<operation id="801" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1657 %mb_8 = trunc i16 %e_b_8

]]></Node>
<StgValue><ssdm name="mb_8"/></StgValue>
</operation>

<operation id="802" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1659 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="803" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1661 %eb_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_8, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_8"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1663 %zext_ln129_17 = zext i7 %mb_8

]]></Node>
<StgValue><ssdm name="zext_ln129_17"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1673 %icmp_ln138_8 = icmp_eq  i7 %mb_8, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_8"/></StgValue>
</operation>

<operation id="806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1678 %trunc_ln145_8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_8, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_8"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1679 %or_ln145_54 = or i7 %trunc_ln145_8, i7 %mb_8

]]></Node>
<StgValue><ssdm name="or_ln145_54"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1680 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_8, i32 14

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1681 %or_ln145_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_142, i7 %or_ln145_54

]]></Node>
<StgValue><ssdm name="or_ln145_8"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1682 %icmp_ln145_8 = icmp_eq  i8 %or_ln145_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_8"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1685 %icmp_ln158_17 = icmp_ne  i8 %eb_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_17"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1686 %or_ln158_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_8

]]></Node>
<StgValue><ssdm name="or_ln158_16"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1689 %select_ln158_17 = select i1 %icmp_ln158_17, i8 %or_ln158_16, i8 %zext_ln129_17

]]></Node>
<StgValue><ssdm name="select_ln158_17"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1693 %icmp_ln163_8 = icmp_eq  i8 %eb_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_8"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1694 %eb1_8 = select i1 %icmp_ln163_8, i8 1, i8 %eb_8

]]></Node>
<StgValue><ssdm name="eb1_8"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1830 %e_b_9 = call i16 @f32_to_bf16_rne, i32 %ex_9

]]></Node>
<StgValue><ssdm name="e_b_9"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1831 %mb_9 = trunc i16 %e_b_9

]]></Node>
<StgValue><ssdm name="mb_9"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1833 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1835 %eb_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_9, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_9"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1837 %zext_ln129_19 = zext i7 %mb_9

]]></Node>
<StgValue><ssdm name="zext_ln129_19"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1847 %icmp_ln138_9 = icmp_eq  i7 %mb_9, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_9"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1852 %trunc_ln145_9 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_9, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_9"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1853 %or_ln145_57 = or i7 %trunc_ln145_9, i7 %mb_9

]]></Node>
<StgValue><ssdm name="or_ln145_57"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1854 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1855 %or_ln145_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_156, i7 %or_ln145_57

]]></Node>
<StgValue><ssdm name="or_ln145_9"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1856 %icmp_ln145_9 = icmp_eq  i8 %or_ln145_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_9"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1859 %icmp_ln158_19 = icmp_ne  i8 %eb_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_19"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1860 %or_ln158_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_9

]]></Node>
<StgValue><ssdm name="or_ln158_18"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1863 %select_ln158_19 = select i1 %icmp_ln158_19, i8 %or_ln158_18, i8 %zext_ln129_19

]]></Node>
<StgValue><ssdm name="select_ln158_19"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1867 %icmp_ln163_9 = icmp_eq  i8 %eb_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_9"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1868 %eb1_9 = select i1 %icmp_ln163_9, i8 1, i8 %eb_9

]]></Node>
<StgValue><ssdm name="eb1_9"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2004 %e_b_10 = call i16 @f32_to_bf16_rne, i32 %ex_10

]]></Node>
<StgValue><ssdm name="e_b_10"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2005 %mb_10 = trunc i16 %e_b_10

]]></Node>
<StgValue><ssdm name="mb_10"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2007 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2009 %eb_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_10, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_10"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2011 %zext_ln129_21 = zext i7 %mb_10

]]></Node>
<StgValue><ssdm name="zext_ln129_21"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2021 %icmp_ln138_10 = icmp_eq  i7 %mb_10, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_10"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2026 %trunc_ln145_s = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_10, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2027 %or_ln145_60 = or i7 %trunc_ln145_s, i7 %mb_10

]]></Node>
<StgValue><ssdm name="or_ln145_60"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2028 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_10, i32 14

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2029 %or_ln145_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_169, i7 %or_ln145_60

]]></Node>
<StgValue><ssdm name="or_ln145_s"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2030 %icmp_ln145_10 = icmp_eq  i8 %or_ln145_s, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_10"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2033 %icmp_ln158_21 = icmp_ne  i8 %eb_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_21"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2034 %or_ln158_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_10

]]></Node>
<StgValue><ssdm name="or_ln158_20"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2037 %select_ln158_21 = select i1 %icmp_ln158_21, i8 %or_ln158_20, i8 %zext_ln129_21

]]></Node>
<StgValue><ssdm name="select_ln158_21"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2041 %icmp_ln163_10 = icmp_eq  i8 %eb_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_10"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2042 %eb1_10 = select i1 %icmp_ln163_10, i8 1, i8 %eb_10

]]></Node>
<StgValue><ssdm name="eb1_10"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2178 %e_b_11 = call i16 @f32_to_bf16_rne, i32 %ex_11

]]></Node>
<StgValue><ssdm name="e_b_11"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2179 %mb_11 = trunc i16 %e_b_11

]]></Node>
<StgValue><ssdm name="mb_11"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2181 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2183 %eb_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_11, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_11"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2185 %zext_ln129_23 = zext i7 %mb_11

]]></Node>
<StgValue><ssdm name="zext_ln129_23"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2195 %icmp_ln138_11 = icmp_eq  i7 %mb_11, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_11"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2200 %trunc_ln145_10 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_11, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_10"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2201 %or_ln145_63 = or i7 %trunc_ln145_10, i7 %mb_11

]]></Node>
<StgValue><ssdm name="or_ln145_63"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2202 %tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_11, i32 14

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2203 %or_ln145_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_183, i7 %or_ln145_63

]]></Node>
<StgValue><ssdm name="or_ln145_10"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2204 %icmp_ln145_11 = icmp_eq  i8 %or_ln145_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_11"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2207 %icmp_ln158_23 = icmp_ne  i8 %eb_11, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_23"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2208 %or_ln158_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_11

]]></Node>
<StgValue><ssdm name="or_ln158_22"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2211 %select_ln158_23 = select i1 %icmp_ln158_23, i8 %or_ln158_22, i8 %zext_ln129_23

]]></Node>
<StgValue><ssdm name="select_ln158_23"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2215 %icmp_ln163_11 = icmp_eq  i8 %eb_11, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_11"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2216 %eb1_11 = select i1 %icmp_ln163_11, i8 1, i8 %eb_11

]]></Node>
<StgValue><ssdm name="eb1_11"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2352 %e_b_12 = call i16 @f32_to_bf16_rne, i32 %ex_12

]]></Node>
<StgValue><ssdm name="e_b_12"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2353 %mb_12 = trunc i16 %e_b_12

]]></Node>
<StgValue><ssdm name="mb_12"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2355 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2357 %eb_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_12, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_12"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2359 %zext_ln129_25 = zext i7 %mb_12

]]></Node>
<StgValue><ssdm name="zext_ln129_25"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2369 %icmp_ln138_12 = icmp_eq  i7 %mb_12, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_12"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2374 %trunc_ln145_11 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_12, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_11"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2375 %or_ln145_66 = or i7 %trunc_ln145_11, i7 %mb_12

]]></Node>
<StgValue><ssdm name="or_ln145_66"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2376 %tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_12, i32 14

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2377 %or_ln145_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_197, i7 %or_ln145_66

]]></Node>
<StgValue><ssdm name="or_ln145_11"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2378 %icmp_ln145_12 = icmp_eq  i8 %or_ln145_11, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_12"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2381 %icmp_ln158_25 = icmp_ne  i8 %eb_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_25"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2382 %or_ln158_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_12

]]></Node>
<StgValue><ssdm name="or_ln158_24"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2385 %select_ln158_25 = select i1 %icmp_ln158_25, i8 %or_ln158_24, i8 %zext_ln129_25

]]></Node>
<StgValue><ssdm name="select_ln158_25"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2389 %icmp_ln163_12 = icmp_eq  i8 %eb_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_12"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2390 %eb1_12 = select i1 %icmp_ln163_12, i8 1, i8 %eb_12

]]></Node>
<StgValue><ssdm name="eb1_12"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2526 %e_b_13 = call i16 @f32_to_bf16_rne, i32 %ex_13

]]></Node>
<StgValue><ssdm name="e_b_13"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2527 %mb_13 = trunc i16 %e_b_13

]]></Node>
<StgValue><ssdm name="mb_13"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2529 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2531 %eb_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_13, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_13"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2533 %zext_ln129_27 = zext i7 %mb_13

]]></Node>
<StgValue><ssdm name="zext_ln129_27"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2543 %icmp_ln138_13 = icmp_eq  i7 %mb_13, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_13"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2548 %trunc_ln145_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_13, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_12"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2549 %or_ln145_69 = or i7 %trunc_ln145_12, i7 %mb_13

]]></Node>
<StgValue><ssdm name="or_ln145_69"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2550 %tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_13, i32 14

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2551 %or_ln145_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_211, i7 %or_ln145_69

]]></Node>
<StgValue><ssdm name="or_ln145_12"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2552 %icmp_ln145_13 = icmp_eq  i8 %or_ln145_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_13"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2555 %icmp_ln158_27 = icmp_ne  i8 %eb_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_27"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2556 %or_ln158_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_13

]]></Node>
<StgValue><ssdm name="or_ln158_26"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2559 %select_ln158_27 = select i1 %icmp_ln158_27, i8 %or_ln158_26, i8 %zext_ln129_27

]]></Node>
<StgValue><ssdm name="select_ln158_27"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2563 %icmp_ln163_13 = icmp_eq  i8 %eb_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_13"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2564 %eb1_13 = select i1 %icmp_ln163_13, i8 1, i8 %eb_13

]]></Node>
<StgValue><ssdm name="eb1_13"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2700 %e_b_14 = call i16 @f32_to_bf16_rne, i32 %ex_14

]]></Node>
<StgValue><ssdm name="e_b_14"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2701 %mb_14 = trunc i16 %e_b_14

]]></Node>
<StgValue><ssdm name="mb_14"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2703 %tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2705 %eb_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_14, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_14"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2707 %zext_ln129_29 = zext i7 %mb_14

]]></Node>
<StgValue><ssdm name="zext_ln129_29"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2717 %icmp_ln138_14 = icmp_eq  i7 %mb_14, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_14"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2722 %trunc_ln145_13 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_14, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_13"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2723 %or_ln145_72 = or i7 %trunc_ln145_13, i7 %mb_14

]]></Node>
<StgValue><ssdm name="or_ln145_72"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2724 %tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_14, i32 14

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2725 %or_ln145_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_224, i7 %or_ln145_72

]]></Node>
<StgValue><ssdm name="or_ln145_13"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2726 %icmp_ln145_14 = icmp_eq  i8 %or_ln145_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_14"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2729 %icmp_ln158_29 = icmp_ne  i8 %eb_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_29"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2730 %or_ln158_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_14

]]></Node>
<StgValue><ssdm name="or_ln158_28"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2733 %select_ln158_29 = select i1 %icmp_ln158_29, i8 %or_ln158_28, i8 %zext_ln129_29

]]></Node>
<StgValue><ssdm name="select_ln158_29"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2737 %icmp_ln163_14 = icmp_eq  i8 %eb_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_14"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2738 %eb1_14 = select i1 %icmp_ln163_14, i8 1, i8 %eb_14

]]></Node>
<StgValue><ssdm name="eb1_14"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2874 %e_b_15 = call i16 @f32_to_bf16_rne, i32 %ex_15

]]></Node>
<StgValue><ssdm name="e_b_15"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2875 %mb_15 = trunc i16 %e_b_15

]]></Node>
<StgValue><ssdm name="mb_15"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2877 %tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2879 %eb_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_15, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_15"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2881 %zext_ln129_31 = zext i7 %mb_15

]]></Node>
<StgValue><ssdm name="zext_ln129_31"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2891 %icmp_ln138_15 = icmp_eq  i7 %mb_15, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_15"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2896 %trunc_ln145_14 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_15, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_14"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2897 %or_ln145_75 = or i7 %trunc_ln145_14, i7 %mb_15

]]></Node>
<StgValue><ssdm name="or_ln145_75"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2898 %tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_15, i32 14

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2899 %or_ln145_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_236, i7 %or_ln145_75

]]></Node>
<StgValue><ssdm name="or_ln145_14"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2900 %icmp_ln145_15 = icmp_eq  i8 %or_ln145_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_15"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2903 %icmp_ln158_31 = icmp_ne  i8 %eb_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_31"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2904 %or_ln158_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_15

]]></Node>
<StgValue><ssdm name="or_ln158_30"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2907 %select_ln158_31 = select i1 %icmp_ln158_31, i8 %or_ln158_30, i8 %zext_ln129_31

]]></Node>
<StgValue><ssdm name="select_ln158_31"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2911 %icmp_ln163_15 = icmp_eq  i8 %eb_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_15"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2912 %eb1_15 = select i1 %icmp_ln163_15, i8 1, i8 %eb_15

]]></Node>
<StgValue><ssdm name="eb1_15"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3048 %e_b_16 = call i16 @f32_to_bf16_rne, i32 %ex_16

]]></Node>
<StgValue><ssdm name="e_b_16"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3049 %mb_16 = trunc i16 %e_b_16

]]></Node>
<StgValue><ssdm name="mb_16"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3051 %tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3053 %eb_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_16, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_16"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3055 %zext_ln129_33 = zext i7 %mb_16

]]></Node>
<StgValue><ssdm name="zext_ln129_33"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3065 %icmp_ln138_16 = icmp_eq  i7 %mb_16, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_16"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3070 %trunc_ln145_15 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_16, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_15"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3071 %or_ln145_78 = or i7 %trunc_ln145_15, i7 %mb_16

]]></Node>
<StgValue><ssdm name="or_ln145_78"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3072 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_16, i32 14

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3073 %or_ln145_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_247, i7 %or_ln145_78

]]></Node>
<StgValue><ssdm name="or_ln145_15"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3074 %icmp_ln145_16 = icmp_eq  i8 %or_ln145_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_16"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3077 %icmp_ln158_33 = icmp_ne  i8 %eb_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_33"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3078 %or_ln158_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_16

]]></Node>
<StgValue><ssdm name="or_ln158_32"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3081 %select_ln158_33 = select i1 %icmp_ln158_33, i8 %or_ln158_32, i8 %zext_ln129_33

]]></Node>
<StgValue><ssdm name="select_ln158_33"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3085 %icmp_ln163_16 = icmp_eq  i8 %eb_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_16"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3086 %eb1_16 = select i1 %icmp_ln163_16, i8 1, i8 %eb_16

]]></Node>
<StgValue><ssdm name="eb1_16"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3222 %e_b_17 = call i16 @f32_to_bf16_rne, i32 %ex_17

]]></Node>
<StgValue><ssdm name="e_b_17"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3223 %mb_17 = trunc i16 %e_b_17

]]></Node>
<StgValue><ssdm name="mb_17"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3225 %tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3227 %eb_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_17, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_17"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3229 %zext_ln129_35 = zext i7 %mb_17

]]></Node>
<StgValue><ssdm name="zext_ln129_35"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3239 %icmp_ln138_17 = icmp_eq  i7 %mb_17, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_17"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3244 %trunc_ln145_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_17, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_16"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3245 %or_ln145_81 = or i7 %trunc_ln145_16, i7 %mb_17

]]></Node>
<StgValue><ssdm name="or_ln145_81"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3246 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_17, i32 14

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3247 %or_ln145_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_258, i7 %or_ln145_81

]]></Node>
<StgValue><ssdm name="or_ln145_16"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3248 %icmp_ln145_17 = icmp_eq  i8 %or_ln145_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_17"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3251 %icmp_ln158_35 = icmp_ne  i8 %eb_17, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_35"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3252 %or_ln158_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_17

]]></Node>
<StgValue><ssdm name="or_ln158_34"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3255 %select_ln158_35 = select i1 %icmp_ln158_35, i8 %or_ln158_34, i8 %zext_ln129_35

]]></Node>
<StgValue><ssdm name="select_ln158_35"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3259 %icmp_ln163_17 = icmp_eq  i8 %eb_17, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_17"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3260 %eb1_17 = select i1 %icmp_ln163_17, i8 1, i8 %eb_17

]]></Node>
<StgValue><ssdm name="eb1_17"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3396 %e_b_18 = call i16 @f32_to_bf16_rne, i32 %ex_18

]]></Node>
<StgValue><ssdm name="e_b_18"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3397 %mb_18 = trunc i16 %e_b_18

]]></Node>
<StgValue><ssdm name="mb_18"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3399 %tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3401 %eb_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_18, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_18"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3403 %zext_ln129_37 = zext i7 %mb_18

]]></Node>
<StgValue><ssdm name="zext_ln129_37"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3413 %icmp_ln138_18 = icmp_eq  i7 %mb_18, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_18"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3418 %trunc_ln145_17 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_18, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_17"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3419 %or_ln145_84 = or i7 %trunc_ln145_17, i7 %mb_18

]]></Node>
<StgValue><ssdm name="or_ln145_84"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3420 %tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_18, i32 14

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3421 %or_ln145_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_269, i7 %or_ln145_84

]]></Node>
<StgValue><ssdm name="or_ln145_17"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3422 %icmp_ln145_18 = icmp_eq  i8 %or_ln145_17, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_18"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3425 %icmp_ln158_37 = icmp_ne  i8 %eb_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_37"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3426 %or_ln158_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_18

]]></Node>
<StgValue><ssdm name="or_ln158_36"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3429 %select_ln158_37 = select i1 %icmp_ln158_37, i8 %or_ln158_36, i8 %zext_ln129_37

]]></Node>
<StgValue><ssdm name="select_ln158_37"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3433 %icmp_ln163_18 = icmp_eq  i8 %eb_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_18"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3434 %eb1_18 = select i1 %icmp_ln163_18, i8 1, i8 %eb_18

]]></Node>
<StgValue><ssdm name="eb1_18"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3570 %e_b_19 = call i16 @f32_to_bf16_rne, i32 %ex_19

]]></Node>
<StgValue><ssdm name="e_b_19"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3571 %mb_19 = trunc i16 %e_b_19

]]></Node>
<StgValue><ssdm name="mb_19"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3573 %tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3575 %eb_19 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_19, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_19"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3577 %zext_ln129_39 = zext i7 %mb_19

]]></Node>
<StgValue><ssdm name="zext_ln129_39"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3587 %icmp_ln138_19 = icmp_eq  i7 %mb_19, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_19"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3592 %trunc_ln145_18 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_19, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_18"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3593 %or_ln145_87 = or i7 %trunc_ln145_18, i7 %mb_19

]]></Node>
<StgValue><ssdm name="or_ln145_87"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3594 %tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_19, i32 14

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3595 %or_ln145_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_280, i7 %or_ln145_87

]]></Node>
<StgValue><ssdm name="or_ln145_18"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3596 %icmp_ln145_19 = icmp_eq  i8 %or_ln145_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_19"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3599 %icmp_ln158_39 = icmp_ne  i8 %eb_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_39"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3600 %or_ln158_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_19

]]></Node>
<StgValue><ssdm name="or_ln158_38"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3603 %select_ln158_39 = select i1 %icmp_ln158_39, i8 %or_ln158_38, i8 %zext_ln129_39

]]></Node>
<StgValue><ssdm name="select_ln158_39"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3607 %icmp_ln163_19 = icmp_eq  i8 %eb_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_19"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3608 %eb1_19 = select i1 %icmp_ln163_19, i8 1, i8 %eb_19

]]></Node>
<StgValue><ssdm name="eb1_19"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3744 %e_b_20 = call i16 @f32_to_bf16_rne, i32 %ex_20

]]></Node>
<StgValue><ssdm name="e_b_20"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3745 %mb_20 = trunc i16 %e_b_20

]]></Node>
<StgValue><ssdm name="mb_20"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3747 %tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3749 %eb_20 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_20, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_20"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3751 %zext_ln129_41 = zext i7 %mb_20

]]></Node>
<StgValue><ssdm name="zext_ln129_41"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3761 %icmp_ln138_20 = icmp_eq  i7 %mb_20, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_20"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3766 %trunc_ln145_19 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_20, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_19"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3767 %or_ln145_90 = or i7 %trunc_ln145_19, i7 %mb_20

]]></Node>
<StgValue><ssdm name="or_ln145_90"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3768 %tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_20, i32 14

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3769 %or_ln145_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_291, i7 %or_ln145_90

]]></Node>
<StgValue><ssdm name="or_ln145_19"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3770 %icmp_ln145_20 = icmp_eq  i8 %or_ln145_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_20"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3773 %icmp_ln158_41 = icmp_ne  i8 %eb_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_41"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3774 %or_ln158_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_20

]]></Node>
<StgValue><ssdm name="or_ln158_40"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3777 %select_ln158_41 = select i1 %icmp_ln158_41, i8 %or_ln158_40, i8 %zext_ln129_41

]]></Node>
<StgValue><ssdm name="select_ln158_41"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3781 %icmp_ln163_20 = icmp_eq  i8 %eb_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_20"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3782 %eb1_20 = select i1 %icmp_ln163_20, i8 1, i8 %eb_20

]]></Node>
<StgValue><ssdm name="eb1_20"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3918 %e_b_21 = call i16 @f32_to_bf16_rne, i32 %ex_21

]]></Node>
<StgValue><ssdm name="e_b_21"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3919 %mb_21 = trunc i16 %e_b_21

]]></Node>
<StgValue><ssdm name="mb_21"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3921 %tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3923 %eb_21 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_21, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_21"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3925 %zext_ln129_43 = zext i7 %mb_21

]]></Node>
<StgValue><ssdm name="zext_ln129_43"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3935 %icmp_ln138_21 = icmp_eq  i7 %mb_21, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_21"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3940 %trunc_ln145_20 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_21, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_20"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3941 %or_ln145_93 = or i7 %trunc_ln145_20, i7 %mb_21

]]></Node>
<StgValue><ssdm name="or_ln145_93"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3942 %tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_21, i32 14

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3943 %or_ln145_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_302, i7 %or_ln145_93

]]></Node>
<StgValue><ssdm name="or_ln145_20"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3944 %icmp_ln145_21 = icmp_eq  i8 %or_ln145_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_21"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3947 %icmp_ln158_43 = icmp_ne  i8 %eb_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_43"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3948 %or_ln158_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_21

]]></Node>
<StgValue><ssdm name="or_ln158_42"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3951 %select_ln158_43 = select i1 %icmp_ln158_43, i8 %or_ln158_42, i8 %zext_ln129_43

]]></Node>
<StgValue><ssdm name="select_ln158_43"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3955 %icmp_ln163_21 = icmp_eq  i8 %eb_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_21"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3956 %eb1_21 = select i1 %icmp_ln163_21, i8 1, i8 %eb_21

]]></Node>
<StgValue><ssdm name="eb1_21"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4092 %e_b_22 = call i16 @f32_to_bf16_rne, i32 %ex_22

]]></Node>
<StgValue><ssdm name="e_b_22"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4093 %mb_22 = trunc i16 %e_b_22

]]></Node>
<StgValue><ssdm name="mb_22"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4095 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4097 %eb_22 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_22, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_22"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4099 %zext_ln129_45 = zext i7 %mb_22

]]></Node>
<StgValue><ssdm name="zext_ln129_45"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4109 %icmp_ln138_22 = icmp_eq  i7 %mb_22, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_22"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4114 %trunc_ln145_21 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_22, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_21"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4115 %or_ln145_96 = or i7 %trunc_ln145_21, i7 %mb_22

]]></Node>
<StgValue><ssdm name="or_ln145_96"/></StgValue>
</operation>

<operation id="1032" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4116 %tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_22, i32 14

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1033" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4117 %or_ln145_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_313, i7 %or_ln145_96

]]></Node>
<StgValue><ssdm name="or_ln145_21"/></StgValue>
</operation>

<operation id="1034" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4118 %icmp_ln145_22 = icmp_eq  i8 %or_ln145_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_22"/></StgValue>
</operation>

<operation id="1035" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4121 %icmp_ln158_45 = icmp_ne  i8 %eb_22, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_45"/></StgValue>
</operation>

<operation id="1036" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4122 %or_ln158_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_22

]]></Node>
<StgValue><ssdm name="or_ln158_44"/></StgValue>
</operation>

<operation id="1037" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4125 %select_ln158_45 = select i1 %icmp_ln158_45, i8 %or_ln158_44, i8 %zext_ln129_45

]]></Node>
<StgValue><ssdm name="select_ln158_45"/></StgValue>
</operation>

<operation id="1038" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4129 %icmp_ln163_22 = icmp_eq  i8 %eb_22, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_22"/></StgValue>
</operation>

<operation id="1039" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4130 %eb1_22 = select i1 %icmp_ln163_22, i8 1, i8 %eb_22

]]></Node>
<StgValue><ssdm name="eb1_22"/></StgValue>
</operation>

<operation id="1040" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4266 %e_b_23 = call i16 @f32_to_bf16_rne, i32 %ex_23

]]></Node>
<StgValue><ssdm name="e_b_23"/></StgValue>
</operation>

<operation id="1041" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4267 %mb_23 = trunc i16 %e_b_23

]]></Node>
<StgValue><ssdm name="mb_23"/></StgValue>
</operation>

<operation id="1042" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4269 %tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4271 %eb_23 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_23, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_23"/></StgValue>
</operation>

<operation id="1044" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4273 %zext_ln129_47 = zext i7 %mb_23

]]></Node>
<StgValue><ssdm name="zext_ln129_47"/></StgValue>
</operation>

<operation id="1045" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4283 %icmp_ln138_23 = icmp_eq  i7 %mb_23, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_23"/></StgValue>
</operation>

<operation id="1046" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4288 %trunc_ln145_22 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_23, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_22"/></StgValue>
</operation>

<operation id="1047" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4289 %or_ln145_99 = or i7 %trunc_ln145_22, i7 %mb_23

]]></Node>
<StgValue><ssdm name="or_ln145_99"/></StgValue>
</operation>

<operation id="1048" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4290 %tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_23, i32 14

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1049" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4291 %or_ln145_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_324, i7 %or_ln145_99

]]></Node>
<StgValue><ssdm name="or_ln145_22"/></StgValue>
</operation>

<operation id="1050" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4292 %icmp_ln145_23 = icmp_eq  i8 %or_ln145_22, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_23"/></StgValue>
</operation>

<operation id="1051" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4295 %icmp_ln158_47 = icmp_ne  i8 %eb_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_47"/></StgValue>
</operation>

<operation id="1052" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4296 %or_ln158_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_23

]]></Node>
<StgValue><ssdm name="or_ln158_46"/></StgValue>
</operation>

<operation id="1053" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4299 %select_ln158_47 = select i1 %icmp_ln158_47, i8 %or_ln158_46, i8 %zext_ln129_47

]]></Node>
<StgValue><ssdm name="select_ln158_47"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4303 %icmp_ln163_23 = icmp_eq  i8 %eb_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_23"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4304 %eb1_23 = select i1 %icmp_ln163_23, i8 1, i8 %eb_23

]]></Node>
<StgValue><ssdm name="eb1_23"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4440 %e_b_24 = call i16 @f32_to_bf16_rne, i32 %ex_24

]]></Node>
<StgValue><ssdm name="e_b_24"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4441 %mb_24 = trunc i16 %e_b_24

]]></Node>
<StgValue><ssdm name="mb_24"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4443 %tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_24, i32 15

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4445 %eb_24 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_24, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_24"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4447 %zext_ln129_49 = zext i7 %mb_24

]]></Node>
<StgValue><ssdm name="zext_ln129_49"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4457 %icmp_ln138_24 = icmp_eq  i7 %mb_24, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_24"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4462 %trunc_ln145_23 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_24, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_23"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4463 %or_ln145_102 = or i7 %trunc_ln145_23, i7 %mb_24

]]></Node>
<StgValue><ssdm name="or_ln145_102"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4464 %tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_24, i32 14

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4465 %or_ln145_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_335, i7 %or_ln145_102

]]></Node>
<StgValue><ssdm name="or_ln145_23"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4466 %icmp_ln145_24 = icmp_eq  i8 %or_ln145_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_24"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4469 %icmp_ln158_49 = icmp_ne  i8 %eb_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_49"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4470 %or_ln158_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_24

]]></Node>
<StgValue><ssdm name="or_ln158_48"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4473 %select_ln158_49 = select i1 %icmp_ln158_49, i8 %or_ln158_48, i8 %zext_ln129_49

]]></Node>
<StgValue><ssdm name="select_ln158_49"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4477 %icmp_ln163_24 = icmp_eq  i8 %eb_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_24"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4478 %eb1_24 = select i1 %icmp_ln163_24, i8 1, i8 %eb_24

]]></Node>
<StgValue><ssdm name="eb1_24"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4614 %e_b_25 = call i16 @f32_to_bf16_rne, i32 %ex_25

]]></Node>
<StgValue><ssdm name="e_b_25"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4615 %mb_25 = trunc i16 %e_b_25

]]></Node>
<StgValue><ssdm name="mb_25"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4617 %tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_25, i32 15

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4619 %eb_25 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_25, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_25"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4621 %zext_ln129_51 = zext i7 %mb_25

]]></Node>
<StgValue><ssdm name="zext_ln129_51"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4631 %icmp_ln138_25 = icmp_eq  i7 %mb_25, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_25"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4636 %trunc_ln145_24 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_25, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_24"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4637 %or_ln145_105 = or i7 %trunc_ln145_24, i7 %mb_25

]]></Node>
<StgValue><ssdm name="or_ln145_105"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4638 %tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_25, i32 14

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4639 %or_ln145_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_346, i7 %or_ln145_105

]]></Node>
<StgValue><ssdm name="or_ln145_24"/></StgValue>
</operation>

<operation id="1082" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4640 %icmp_ln145_25 = icmp_eq  i8 %or_ln145_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_25"/></StgValue>
</operation>

<operation id="1083" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4643 %icmp_ln158_51 = icmp_ne  i8 %eb_25, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_51"/></StgValue>
</operation>

<operation id="1084" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4644 %or_ln158_50 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_25

]]></Node>
<StgValue><ssdm name="or_ln158_50"/></StgValue>
</operation>

<operation id="1085" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4647 %select_ln158_51 = select i1 %icmp_ln158_51, i8 %or_ln158_50, i8 %zext_ln129_51

]]></Node>
<StgValue><ssdm name="select_ln158_51"/></StgValue>
</operation>

<operation id="1086" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4651 %icmp_ln163_25 = icmp_eq  i8 %eb_25, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_25"/></StgValue>
</operation>

<operation id="1087" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4652 %eb1_25 = select i1 %icmp_ln163_25, i8 1, i8 %eb_25

]]></Node>
<StgValue><ssdm name="eb1_25"/></StgValue>
</operation>

<operation id="1088" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4976" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4788 %e_b_26 = call i16 @f32_to_bf16_rne, i32 %ex_26

]]></Node>
<StgValue><ssdm name="e_b_26"/></StgValue>
</operation>

<operation id="1089" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4977" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4789 %mb_26 = trunc i16 %e_b_26

]]></Node>
<StgValue><ssdm name="mb_26"/></StgValue>
</operation>

<operation id="1090" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4979" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4791 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_26, i32 15

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1091" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4981" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4793 %eb_26 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_26, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_26"/></StgValue>
</operation>

<operation id="1092" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4983" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4795 %zext_ln129_53 = zext i7 %mb_26

]]></Node>
<StgValue><ssdm name="zext_ln129_53"/></StgValue>
</operation>

<operation id="1093" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4993" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4805 %icmp_ln138_26 = icmp_eq  i7 %mb_26, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_26"/></StgValue>
</operation>

<operation id="1094" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4998" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4810 %trunc_ln145_25 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_26, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_25"/></StgValue>
</operation>

<operation id="1095" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4999" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4811 %or_ln145_108 = or i7 %trunc_ln145_25, i7 %mb_26

]]></Node>
<StgValue><ssdm name="or_ln145_108"/></StgValue>
</operation>

<operation id="1096" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5000" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4812 %tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_26, i32 14

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1097" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5001" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4813 %or_ln145_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_357, i7 %or_ln145_108

]]></Node>
<StgValue><ssdm name="or_ln145_25"/></StgValue>
</operation>

<operation id="1098" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5002" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4814 %icmp_ln145_26 = icmp_eq  i8 %or_ln145_25, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_26"/></StgValue>
</operation>

<operation id="1099" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5005" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4817 %icmp_ln158_53 = icmp_ne  i8 %eb_26, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_53"/></StgValue>
</operation>

<operation id="1100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5006" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4818 %or_ln158_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_26

]]></Node>
<StgValue><ssdm name="or_ln158_52"/></StgValue>
</operation>

<operation id="1101" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5009" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4821 %select_ln158_53 = select i1 %icmp_ln158_53, i8 %or_ln158_52, i8 %zext_ln129_53

]]></Node>
<StgValue><ssdm name="select_ln158_53"/></StgValue>
</operation>

<operation id="1102" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5013" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4825 %icmp_ln163_26 = icmp_eq  i8 %eb_26, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_26"/></StgValue>
</operation>

<operation id="1103" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5014" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4826 %eb1_26 = select i1 %icmp_ln163_26, i8 1, i8 %eb_26

]]></Node>
<StgValue><ssdm name="eb1_26"/></StgValue>
</operation>

<operation id="1104" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5150" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4962 %e_b_27 = call i16 @f32_to_bf16_rne, i32 %ex_27

]]></Node>
<StgValue><ssdm name="e_b_27"/></StgValue>
</operation>

<operation id="1105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5151" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4963 %mb_27 = trunc i16 %e_b_27

]]></Node>
<StgValue><ssdm name="mb_27"/></StgValue>
</operation>

<operation id="1106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5153" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4965 %tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_27, i32 15

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5155" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4967 %eb_27 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_27, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_27"/></StgValue>
</operation>

<operation id="1108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5157" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4969 %zext_ln129_55 = zext i7 %mb_27

]]></Node>
<StgValue><ssdm name="zext_ln129_55"/></StgValue>
</operation>

<operation id="1109" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5167" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4979 %icmp_ln138_27 = icmp_eq  i7 %mb_27, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_27"/></StgValue>
</operation>

<operation id="1110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5172" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4984 %trunc_ln145_26 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_27, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_26"/></StgValue>
</operation>

<operation id="1111" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4985 %or_ln145_111 = or i7 %trunc_ln145_26, i7 %mb_27

]]></Node>
<StgValue><ssdm name="or_ln145_111"/></StgValue>
</operation>

<operation id="1112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4986 %tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_27, i32 14

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5175" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4987 %or_ln145_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_368, i7 %or_ln145_111

]]></Node>
<StgValue><ssdm name="or_ln145_26"/></StgValue>
</operation>

<operation id="1114" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4988 %icmp_ln145_27 = icmp_eq  i8 %or_ln145_26, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_27"/></StgValue>
</operation>

<operation id="1115" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4991 %icmp_ln158_55 = icmp_ne  i8 %eb_27, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_55"/></StgValue>
</operation>

<operation id="1116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5180" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4992 %or_ln158_54 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_27

]]></Node>
<StgValue><ssdm name="or_ln158_54"/></StgValue>
</operation>

<operation id="1117" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4995 %select_ln158_55 = select i1 %icmp_ln158_55, i8 %or_ln158_54, i8 %zext_ln129_55

]]></Node>
<StgValue><ssdm name="select_ln158_55"/></StgValue>
</operation>

<operation id="1118" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4999 %icmp_ln163_27 = icmp_eq  i8 %eb_27, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_27"/></StgValue>
</operation>

<operation id="1119" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5000 %eb1_27 = select i1 %icmp_ln163_27, i8 1, i8 %eb_27

]]></Node>
<StgValue><ssdm name="eb1_27"/></StgValue>
</operation>

<operation id="1120" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5324" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5136 %e_b_28 = call i16 @f32_to_bf16_rne, i32 %ex_28

]]></Node>
<StgValue><ssdm name="e_b_28"/></StgValue>
</operation>

<operation id="1121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5325" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5137 %mb_28 = trunc i16 %e_b_28

]]></Node>
<StgValue><ssdm name="mb_28"/></StgValue>
</operation>

<operation id="1122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5327" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5139 %tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_28, i32 15

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5329" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5141 %eb_28 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_28, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_28"/></StgValue>
</operation>

<operation id="1124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5331" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5143 %zext_ln129_57 = zext i7 %mb_28

]]></Node>
<StgValue><ssdm name="zext_ln129_57"/></StgValue>
</operation>

<operation id="1125" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5341" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5153 %icmp_ln138_28 = icmp_eq  i7 %mb_28, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_28"/></StgValue>
</operation>

<operation id="1126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5346" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5158 %trunc_ln145_27 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_28, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_27"/></StgValue>
</operation>

<operation id="1127" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5347" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5159 %or_ln145_114 = or i7 %trunc_ln145_27, i7 %mb_28

]]></Node>
<StgValue><ssdm name="or_ln145_114"/></StgValue>
</operation>

<operation id="1128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5160 %tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_28, i32 14

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5349" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5161 %or_ln145_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_379, i7 %or_ln145_114

]]></Node>
<StgValue><ssdm name="or_ln145_27"/></StgValue>
</operation>

<operation id="1130" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5350" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5162 %icmp_ln145_28 = icmp_eq  i8 %or_ln145_27, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_28"/></StgValue>
</operation>

<operation id="1131" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5353" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5165 %icmp_ln158_57 = icmp_ne  i8 %eb_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_57"/></StgValue>
</operation>

<operation id="1132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5354" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5166 %or_ln158_56 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_28

]]></Node>
<StgValue><ssdm name="or_ln158_56"/></StgValue>
</operation>

<operation id="1133" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5169 %select_ln158_57 = select i1 %icmp_ln158_57, i8 %or_ln158_56, i8 %zext_ln129_57

]]></Node>
<StgValue><ssdm name="select_ln158_57"/></StgValue>
</operation>

<operation id="1134" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5361" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5173 %icmp_ln163_28 = icmp_eq  i8 %eb_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_28"/></StgValue>
</operation>

<operation id="1135" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5362" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5174 %eb1_28 = select i1 %icmp_ln163_28, i8 1, i8 %eb_28

]]></Node>
<StgValue><ssdm name="eb1_28"/></StgValue>
</operation>

<operation id="1136" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5498" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5310 %e_b_29 = call i16 @f32_to_bf16_rne, i32 %ex_29

]]></Node>
<StgValue><ssdm name="e_b_29"/></StgValue>
</operation>

<operation id="1137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5499" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5311 %mb_29 = trunc i16 %e_b_29

]]></Node>
<StgValue><ssdm name="mb_29"/></StgValue>
</operation>

<operation id="1138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5501" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5313 %tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_29, i32 15

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5503" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5315 %eb_29 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_29, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_29"/></StgValue>
</operation>

<operation id="1140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5505" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5317 %zext_ln129_59 = zext i7 %mb_29

]]></Node>
<StgValue><ssdm name="zext_ln129_59"/></StgValue>
</operation>

<operation id="1141" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5515" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5327 %icmp_ln138_29 = icmp_eq  i7 %mb_29, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_29"/></StgValue>
</operation>

<operation id="1142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5520" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5332 %trunc_ln145_28 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_29, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_28"/></StgValue>
</operation>

<operation id="1143" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5521" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5333 %or_ln145_117 = or i7 %trunc_ln145_28, i7 %mb_29

]]></Node>
<StgValue><ssdm name="or_ln145_117"/></StgValue>
</operation>

<operation id="1144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5522" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5334 %tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_29, i32 14

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5523" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5335 %or_ln145_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_390, i7 %or_ln145_117

]]></Node>
<StgValue><ssdm name="or_ln145_28"/></StgValue>
</operation>

<operation id="1146" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5524" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5336 %icmp_ln145_29 = icmp_eq  i8 %or_ln145_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_29"/></StgValue>
</operation>

<operation id="1147" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5527" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5339 %icmp_ln158_59 = icmp_ne  i8 %eb_29, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_59"/></StgValue>
</operation>

<operation id="1148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5528" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5340 %or_ln158_58 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_29

]]></Node>
<StgValue><ssdm name="or_ln158_58"/></StgValue>
</operation>

<operation id="1149" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5531" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5343 %select_ln158_59 = select i1 %icmp_ln158_59, i8 %or_ln158_58, i8 %zext_ln129_59

]]></Node>
<StgValue><ssdm name="select_ln158_59"/></StgValue>
</operation>

<operation id="1150" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5535" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5347 %icmp_ln163_29 = icmp_eq  i8 %eb_29, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_29"/></StgValue>
</operation>

<operation id="1151" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5536" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5348 %eb1_29 = select i1 %icmp_ln163_29, i8 1, i8 %eb_29

]]></Node>
<StgValue><ssdm name="eb1_29"/></StgValue>
</operation>

<operation id="1152" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5672" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5484 %e_b_30 = call i16 @f32_to_bf16_rne, i32 %ex_30

]]></Node>
<StgValue><ssdm name="e_b_30"/></StgValue>
</operation>

<operation id="1153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5673" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5485 %mb_30 = trunc i16 %e_b_30

]]></Node>
<StgValue><ssdm name="mb_30"/></StgValue>
</operation>

<operation id="1154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5675" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5487 %tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_30, i32 15

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5677" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5489 %eb_30 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_30, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_30"/></StgValue>
</operation>

<operation id="1156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5679" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5491 %zext_ln129_61 = zext i7 %mb_30

]]></Node>
<StgValue><ssdm name="zext_ln129_61"/></StgValue>
</operation>

<operation id="1157" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5689" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5501 %icmp_ln138_30 = icmp_eq  i7 %mb_30, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_30"/></StgValue>
</operation>

<operation id="1158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5694" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5506 %trunc_ln145_29 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_30, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_29"/></StgValue>
</operation>

<operation id="1159" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5695" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5507 %or_ln145_120 = or i7 %trunc_ln145_29, i7 %mb_30

]]></Node>
<StgValue><ssdm name="or_ln145_120"/></StgValue>
</operation>

<operation id="1160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5696" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5508 %tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_30, i32 14

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5697" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5509 %or_ln145_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_401, i7 %or_ln145_120

]]></Node>
<StgValue><ssdm name="or_ln145_29"/></StgValue>
</operation>

<operation id="1162" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5698" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5510 %icmp_ln145_30 = icmp_eq  i8 %or_ln145_29, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_30"/></StgValue>
</operation>

<operation id="1163" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5701" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5513 %icmp_ln158_61 = icmp_ne  i8 %eb_30, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_61"/></StgValue>
</operation>

<operation id="1164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5702" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5514 %or_ln158_60 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_30

]]></Node>
<StgValue><ssdm name="or_ln158_60"/></StgValue>
</operation>

<operation id="1165" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5705" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5517 %select_ln158_61 = select i1 %icmp_ln158_61, i8 %or_ln158_60, i8 %zext_ln129_61

]]></Node>
<StgValue><ssdm name="select_ln158_61"/></StgValue>
</operation>

<operation id="1166" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5709" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5521 %icmp_ln163_30 = icmp_eq  i8 %eb_30, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_30"/></StgValue>
</operation>

<operation id="1167" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5710" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5522 %eb1_30 = select i1 %icmp_ln163_30, i8 1, i8 %eb_30

]]></Node>
<StgValue><ssdm name="eb1_30"/></StgValue>
</operation>

<operation id="1168" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5846" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5658 %e_b_31 = call i16 @f32_to_bf16_rne, i32 %ex_31

]]></Node>
<StgValue><ssdm name="e_b_31"/></StgValue>
</operation>

<operation id="1169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5847" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5659 %mb_31 = trunc i16 %e_b_31

]]></Node>
<StgValue><ssdm name="mb_31"/></StgValue>
</operation>

<operation id="1170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5849" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5661 %tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_31, i32 15

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5851" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5663 %eb_31 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %e_b_31, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="eb_31"/></StgValue>
</operation>

<operation id="1172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5853" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5665 %zext_ln129_63 = zext i7 %mb_31

]]></Node>
<StgValue><ssdm name="zext_ln129_63"/></StgValue>
</operation>

<operation id="1173" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5863" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5675 %icmp_ln138_31 = icmp_eq  i7 %mb_31, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln138_31"/></StgValue>
</operation>

<operation id="1174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5868" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5680 %trunc_ln145_30 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %e_b_31, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln145_30"/></StgValue>
</operation>

<operation id="1175" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5869" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5681 %or_ln145_123 = or i7 %trunc_ln145_30, i7 %mb_31

]]></Node>
<StgValue><ssdm name="or_ln145_123"/></StgValue>
</operation>

<operation id="1176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5870" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5682 %tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %e_b_31, i32 14

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5871" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5683 %or_ln145_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_412, i7 %or_ln145_123

]]></Node>
<StgValue><ssdm name="or_ln145_30"/></StgValue>
</operation>

<operation id="1178" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5872" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5684 %icmp_ln145_31 = icmp_eq  i8 %or_ln145_30, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln145_31"/></StgValue>
</operation>

<operation id="1179" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5875" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5687 %icmp_ln158_63 = icmp_ne  i8 %eb_31, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_63"/></StgValue>
</operation>

<operation id="1180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5876" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5688 %or_ln158_62 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %mb_31

]]></Node>
<StgValue><ssdm name="or_ln158_62"/></StgValue>
</operation>

<operation id="1181" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5879" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5691 %select_ln158_63 = select i1 %icmp_ln158_63, i8 %or_ln158_62, i8 %zext_ln129_63

]]></Node>
<StgValue><ssdm name="select_ln158_63"/></StgValue>
</operation>

<operation id="1182" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5883" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5695 %icmp_ln163_31 = icmp_eq  i8 %eb_31, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln163_31"/></StgValue>
</operation>

<operation id="1183" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5884" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5696 %eb1_31 = select i1 %icmp_ln163_31, i8 1, i8 %eb_31

]]></Node>
<StgValue><ssdm name="eb1_31"/></StgValue>
</operation>

<operation id="6339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6056" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:0 %a_bits_assign_load_1 = load i16 %a_bits_assign

]]></Node>
<StgValue><ssdm name="a_bits_assign_load_1"/></StgValue>
</operation>

<operation id="6340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6057" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:1 %a_bits_assign_1_load_1 = load i16 %a_bits_assign_1

]]></Node>
<StgValue><ssdm name="a_bits_assign_1_load_1"/></StgValue>
</operation>

<operation id="6341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6058" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:2 %a_bits_assign_2_load_1 = load i16 %a_bits_assign_2

]]></Node>
<StgValue><ssdm name="a_bits_assign_2_load_1"/></StgValue>
</operation>

<operation id="6342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6059" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:3 %a_bits_assign_3_load_1 = load i16 %a_bits_assign_3

]]></Node>
<StgValue><ssdm name="a_bits_assign_3_load_1"/></StgValue>
</operation>

<operation id="6343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6060" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:4 %a_bits_assign_4_load_1 = load i16 %a_bits_assign_4

]]></Node>
<StgValue><ssdm name="a_bits_assign_4_load_1"/></StgValue>
</operation>

<operation id="6344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6061" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:5 %a_bits_assign_5_load_1 = load i16 %a_bits_assign_5

]]></Node>
<StgValue><ssdm name="a_bits_assign_5_load_1"/></StgValue>
</operation>

<operation id="6345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6062" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:6 %a_bits_assign_6_load_1 = load i16 %a_bits_assign_6

]]></Node>
<StgValue><ssdm name="a_bits_assign_6_load_1"/></StgValue>
</operation>

<operation id="6346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6063" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:7 %a_bits_assign_7_load_1 = load i16 %a_bits_assign_7

]]></Node>
<StgValue><ssdm name="a_bits_assign_7_load_1"/></StgValue>
</operation>

<operation id="6347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6064" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:8 %a_bits_assign_8_load_1 = load i16 %a_bits_assign_8

]]></Node>
<StgValue><ssdm name="a_bits_assign_8_load_1"/></StgValue>
</operation>

<operation id="6348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6065" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:9 %a_bits_assign_9_load_1 = load i16 %a_bits_assign_9

]]></Node>
<StgValue><ssdm name="a_bits_assign_9_load_1"/></StgValue>
</operation>

<operation id="6349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6066" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:10 %a_bits_assign_10_load_1 = load i16 %a_bits_assign_10

]]></Node>
<StgValue><ssdm name="a_bits_assign_10_load_1"/></StgValue>
</operation>

<operation id="6350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6067" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:11 %a_bits_assign_11_load_1 = load i16 %a_bits_assign_11

]]></Node>
<StgValue><ssdm name="a_bits_assign_11_load_1"/></StgValue>
</operation>

<operation id="6351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6068" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:12 %a_bits_assign_12_load_1 = load i16 %a_bits_assign_12

]]></Node>
<StgValue><ssdm name="a_bits_assign_12_load_1"/></StgValue>
</operation>

<operation id="6352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6069" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:13 %a_bits_assign_13_load_1 = load i16 %a_bits_assign_13

]]></Node>
<StgValue><ssdm name="a_bits_assign_13_load_1"/></StgValue>
</operation>

<operation id="6353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6070" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:14 %a_bits_assign_14_load_1 = load i16 %a_bits_assign_14

]]></Node>
<StgValue><ssdm name="a_bits_assign_14_load_1"/></StgValue>
</operation>

<operation id="6354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6071" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:15 %a_bits_assign_15_load_1 = load i16 %a_bits_assign_15

]]></Node>
<StgValue><ssdm name="a_bits_assign_15_load_1"/></StgValue>
</operation>

<operation id="6355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6072" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:16 %a_bits_assign_16_load_1 = load i16 %a_bits_assign_16

]]></Node>
<StgValue><ssdm name="a_bits_assign_16_load_1"/></StgValue>
</operation>

<operation id="6356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6073" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:17 %a_bits_assign_17_load_1 = load i16 %a_bits_assign_17

]]></Node>
<StgValue><ssdm name="a_bits_assign_17_load_1"/></StgValue>
</operation>

<operation id="6357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6074" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:18 %a_bits_assign_18_load_1 = load i16 %a_bits_assign_18

]]></Node>
<StgValue><ssdm name="a_bits_assign_18_load_1"/></StgValue>
</operation>

<operation id="6358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6075" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:19 %a_bits_assign_19_load_1 = load i16 %a_bits_assign_19

]]></Node>
<StgValue><ssdm name="a_bits_assign_19_load_1"/></StgValue>
</operation>

<operation id="6359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6076" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:20 %a_bits_assign_20_load_1 = load i16 %a_bits_assign_20

]]></Node>
<StgValue><ssdm name="a_bits_assign_20_load_1"/></StgValue>
</operation>

<operation id="6360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6077" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:21 %a_bits_assign_21_load_1 = load i16 %a_bits_assign_21

]]></Node>
<StgValue><ssdm name="a_bits_assign_21_load_1"/></StgValue>
</operation>

<operation id="6361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6078" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:22 %a_bits_assign_22_load_1 = load i16 %a_bits_assign_22

]]></Node>
<StgValue><ssdm name="a_bits_assign_22_load_1"/></StgValue>
</operation>

<operation id="6362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6079" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:23 %a_bits_assign_23_load_1 = load i16 %a_bits_assign_23

]]></Node>
<StgValue><ssdm name="a_bits_assign_23_load_1"/></StgValue>
</operation>

<operation id="6363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6080" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:24 %a_bits_assign_24_load_1 = load i16 %a_bits_assign_24

]]></Node>
<StgValue><ssdm name="a_bits_assign_24_load_1"/></StgValue>
</operation>

<operation id="6364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6081" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:25 %a_bits_assign_25_load_1 = load i16 %a_bits_assign_25

]]></Node>
<StgValue><ssdm name="a_bits_assign_25_load_1"/></StgValue>
</operation>

<operation id="6365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6082" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:26 %a_bits_assign_26_load_1 = load i16 %a_bits_assign_26

]]></Node>
<StgValue><ssdm name="a_bits_assign_26_load_1"/></StgValue>
</operation>

<operation id="6366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6083" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:27 %a_bits_assign_27_load_1 = load i16 %a_bits_assign_27

]]></Node>
<StgValue><ssdm name="a_bits_assign_27_load_1"/></StgValue>
</operation>

<operation id="6367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6084" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:28 %a_bits_assign_28_load_1 = load i16 %a_bits_assign_28

]]></Node>
<StgValue><ssdm name="a_bits_assign_28_load_1"/></StgValue>
</operation>

<operation id="6368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6085" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:29 %a_bits_assign_29_load_1 = load i16 %a_bits_assign_29

]]></Node>
<StgValue><ssdm name="a_bits_assign_29_load_1"/></StgValue>
</operation>

<operation id="6369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6086" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:30 %a_bits_assign_30_load_1 = load i16 %a_bits_assign_30

]]></Node>
<StgValue><ssdm name="a_bits_assign_30_load_1"/></StgValue>
</operation>

<operation id="6370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6087" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc124.exitStub:31 %a_bits_assign_31_load_1 = load i16 %a_bits_assign_31

]]></Node>
<StgValue><ssdm name="a_bits_assign_31_load_1"/></StgValue>
</operation>

<operation id="6371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6088" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:32 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_31_out, i16 %a_bits_assign_31_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6089" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:33 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_30_out, i16 %a_bits_assign_30_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6090" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:34 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_29_out, i16 %a_bits_assign_29_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6091" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:35 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_28_out, i16 %a_bits_assign_28_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6092" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:36 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_27_out, i16 %a_bits_assign_27_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6093" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:37 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_26_out, i16 %a_bits_assign_26_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6094" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:38 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_25_out, i16 %a_bits_assign_25_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6095" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:39 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_24_out, i16 %a_bits_assign_24_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6096" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:40 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_23_out, i16 %a_bits_assign_23_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6097" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:41 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_22_out, i16 %a_bits_assign_22_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6098" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:42 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_21_out, i16 %a_bits_assign_21_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6099" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:43 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_20_out, i16 %a_bits_assign_20_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:44 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_19_out, i16 %a_bits_assign_19_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:45 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_18_out, i16 %a_bits_assign_18_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:46 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_17_out, i16 %a_bits_assign_17_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:47 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_16_out, i16 %a_bits_assign_16_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:48 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_15_out, i16 %a_bits_assign_15_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:49 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_14_out, i16 %a_bits_assign_14_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:50 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_13_out, i16 %a_bits_assign_13_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:51 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_12_out, i16 %a_bits_assign_12_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:52 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_11_out, i16 %a_bits_assign_11_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:53 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_10_out, i16 %a_bits_assign_10_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:54 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_9_out, i16 %a_bits_assign_9_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:55 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_8_out, i16 %a_bits_assign_8_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:56 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_7_out, i16 %a_bits_assign_7_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:57 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_6_out, i16 %a_bits_assign_6_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:58 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_5_out, i16 %a_bits_assign_5_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:59 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_4_out, i16 %a_bits_assign_4_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:60 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_3_out, i16 %a_bits_assign_3_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:61 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_2_out, i16 %a_bits_assign_2_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:62 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_1_out, i16 %a_bits_assign_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc124.exitStub:63 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %a_bits_assign_out, i16 %a_bits_assign_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="6403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln994" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="6120" bw="0">
<![CDATA[
for.inc124.exitStub:64 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:0 %a_bits_assign_load = load i16 %a_bits_assign

]]></Node>
<StgValue><ssdm name="a_bits_assign_load"/></StgValue>
</operation>

<operation id="1185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:1 %a_bits_assign_1_load = load i16 %a_bits_assign_1

]]></Node>
<StgValue><ssdm name="a_bits_assign_1_load"/></StgValue>
</operation>

<operation id="1186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:2 %a_bits_assign_2_load = load i16 %a_bits_assign_2

]]></Node>
<StgValue><ssdm name="a_bits_assign_2_load"/></StgValue>
</operation>

<operation id="1187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:3 %a_bits_assign_3_load = load i16 %a_bits_assign_3

]]></Node>
<StgValue><ssdm name="a_bits_assign_3_load"/></StgValue>
</operation>

<operation id="1188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:4 %a_bits_assign_4_load = load i16 %a_bits_assign_4

]]></Node>
<StgValue><ssdm name="a_bits_assign_4_load"/></StgValue>
</operation>

<operation id="1189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5 %a_bits_assign_5_load = load i16 %a_bits_assign_5

]]></Node>
<StgValue><ssdm name="a_bits_assign_5_load"/></StgValue>
</operation>

<operation id="1190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:6 %a_bits_assign_6_load = load i16 %a_bits_assign_6

]]></Node>
<StgValue><ssdm name="a_bits_assign_6_load"/></StgValue>
</operation>

<operation id="1191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:7 %a_bits_assign_7_load = load i16 %a_bits_assign_7

]]></Node>
<StgValue><ssdm name="a_bits_assign_7_load"/></StgValue>
</operation>

<operation id="1192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:8 %a_bits_assign_8_load = load i16 %a_bits_assign_8

]]></Node>
<StgValue><ssdm name="a_bits_assign_8_load"/></StgValue>
</operation>

<operation id="1193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:9 %a_bits_assign_9_load = load i16 %a_bits_assign_9

]]></Node>
<StgValue><ssdm name="a_bits_assign_9_load"/></StgValue>
</operation>

<operation id="1194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:10 %a_bits_assign_10_load = load i16 %a_bits_assign_10

]]></Node>
<StgValue><ssdm name="a_bits_assign_10_load"/></StgValue>
</operation>

<operation id="1195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:11 %a_bits_assign_11_load = load i16 %a_bits_assign_11

]]></Node>
<StgValue><ssdm name="a_bits_assign_11_load"/></StgValue>
</operation>

<operation id="1196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:12 %a_bits_assign_12_load = load i16 %a_bits_assign_12

]]></Node>
<StgValue><ssdm name="a_bits_assign_12_load"/></StgValue>
</operation>

<operation id="1197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:13 %a_bits_assign_13_load = load i16 %a_bits_assign_13

]]></Node>
<StgValue><ssdm name="a_bits_assign_13_load"/></StgValue>
</operation>

<operation id="1198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:14 %a_bits_assign_14_load = load i16 %a_bits_assign_14

]]></Node>
<StgValue><ssdm name="a_bits_assign_14_load"/></StgValue>
</operation>

<operation id="1199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:15 %a_bits_assign_15_load = load i16 %a_bits_assign_15

]]></Node>
<StgValue><ssdm name="a_bits_assign_15_load"/></StgValue>
</operation>

<operation id="1200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:16 %a_bits_assign_16_load = load i16 %a_bits_assign_16

]]></Node>
<StgValue><ssdm name="a_bits_assign_16_load"/></StgValue>
</operation>

<operation id="1201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:17 %a_bits_assign_17_load = load i16 %a_bits_assign_17

]]></Node>
<StgValue><ssdm name="a_bits_assign_17_load"/></StgValue>
</operation>

<operation id="1202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:18 %a_bits_assign_18_load = load i16 %a_bits_assign_18

]]></Node>
<StgValue><ssdm name="a_bits_assign_18_load"/></StgValue>
</operation>

<operation id="1203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:19 %a_bits_assign_19_load = load i16 %a_bits_assign_19

]]></Node>
<StgValue><ssdm name="a_bits_assign_19_load"/></StgValue>
</operation>

<operation id="1204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:20 %a_bits_assign_20_load = load i16 %a_bits_assign_20

]]></Node>
<StgValue><ssdm name="a_bits_assign_20_load"/></StgValue>
</operation>

<operation id="1205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:21 %a_bits_assign_21_load = load i16 %a_bits_assign_21

]]></Node>
<StgValue><ssdm name="a_bits_assign_21_load"/></StgValue>
</operation>

<operation id="1206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:22 %a_bits_assign_22_load = load i16 %a_bits_assign_22

]]></Node>
<StgValue><ssdm name="a_bits_assign_22_load"/></StgValue>
</operation>

<operation id="1207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:23 %a_bits_assign_23_load = load i16 %a_bits_assign_23

]]></Node>
<StgValue><ssdm name="a_bits_assign_23_load"/></StgValue>
</operation>

<operation id="1208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:24 %a_bits_assign_24_load = load i16 %a_bits_assign_24

]]></Node>
<StgValue><ssdm name="a_bits_assign_24_load"/></StgValue>
</operation>

<operation id="1209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:25 %a_bits_assign_25_load = load i16 %a_bits_assign_25

]]></Node>
<StgValue><ssdm name="a_bits_assign_25_load"/></StgValue>
</operation>

<operation id="1210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:26 %a_bits_assign_26_load = load i16 %a_bits_assign_26

]]></Node>
<StgValue><ssdm name="a_bits_assign_26_load"/></StgValue>
</operation>

<operation id="1211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:27 %a_bits_assign_27_load = load i16 %a_bits_assign_27

]]></Node>
<StgValue><ssdm name="a_bits_assign_27_load"/></StgValue>
</operation>

<operation id="1212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:28 %a_bits_assign_28_load = load i16 %a_bits_assign_28

]]></Node>
<StgValue><ssdm name="a_bits_assign_28_load"/></StgValue>
</operation>

<operation id="1213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:29 %a_bits_assign_29_load = load i16 %a_bits_assign_29

]]></Node>
<StgValue><ssdm name="a_bits_assign_29_load"/></StgValue>
</operation>

<operation id="1214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:30 %a_bits_assign_30_load = load i16 %a_bits_assign_30

]]></Node>
<StgValue><ssdm name="a_bits_assign_30_load"/></StgValue>
</operation>

<operation id="1215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:31 %a_bits_assign_31_load = load i16 %a_bits_assign_31

]]></Node>
<StgValue><ssdm name="a_bits_assign_31_load"/></StgValue>
</operation>

<operation id="1216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:32 %ma_31 = trunc i16 %a_bits_assign_31_load

]]></Node>
<StgValue><ssdm name="ma_31"/></StgValue>
</operation>

<operation id="1217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:33 %ma_30 = trunc i16 %a_bits_assign_30_load

]]></Node>
<StgValue><ssdm name="ma_30"/></StgValue>
</operation>

<operation id="1218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:34 %ma_29 = trunc i16 %a_bits_assign_29_load

]]></Node>
<StgValue><ssdm name="ma_29"/></StgValue>
</operation>

<operation id="1219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:35 %ma_28 = trunc i16 %a_bits_assign_28_load

]]></Node>
<StgValue><ssdm name="ma_28"/></StgValue>
</operation>

<operation id="1220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:36 %ma_27 = trunc i16 %a_bits_assign_27_load

]]></Node>
<StgValue><ssdm name="ma_27"/></StgValue>
</operation>

<operation id="1221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:37 %ma_26 = trunc i16 %a_bits_assign_26_load

]]></Node>
<StgValue><ssdm name="ma_26"/></StgValue>
</operation>

<operation id="1222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:38 %ma_25 = trunc i16 %a_bits_assign_25_load

]]></Node>
<StgValue><ssdm name="ma_25"/></StgValue>
</operation>

<operation id="1223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:39 %ma_24 = trunc i16 %a_bits_assign_24_load

]]></Node>
<StgValue><ssdm name="ma_24"/></StgValue>
</operation>

<operation id="1224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:40 %ma_23 = trunc i16 %a_bits_assign_23_load

]]></Node>
<StgValue><ssdm name="ma_23"/></StgValue>
</operation>

<operation id="1225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:41 %ma_22 = trunc i16 %a_bits_assign_22_load

]]></Node>
<StgValue><ssdm name="ma_22"/></StgValue>
</operation>

<operation id="1226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:42 %ma_21 = trunc i16 %a_bits_assign_21_load

]]></Node>
<StgValue><ssdm name="ma_21"/></StgValue>
</operation>

<operation id="1227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:43 %ma_20 = trunc i16 %a_bits_assign_20_load

]]></Node>
<StgValue><ssdm name="ma_20"/></StgValue>
</operation>

<operation id="1228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:44 %ma_19 = trunc i16 %a_bits_assign_19_load

]]></Node>
<StgValue><ssdm name="ma_19"/></StgValue>
</operation>

<operation id="1229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:45 %ma_18 = trunc i16 %a_bits_assign_18_load

]]></Node>
<StgValue><ssdm name="ma_18"/></StgValue>
</operation>

<operation id="1230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:46 %ma_17 = trunc i16 %a_bits_assign_17_load

]]></Node>
<StgValue><ssdm name="ma_17"/></StgValue>
</operation>

<operation id="1231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:47 %ma_16 = trunc i16 %a_bits_assign_16_load

]]></Node>
<StgValue><ssdm name="ma_16"/></StgValue>
</operation>

<operation id="1232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:48 %ma_15 = trunc i16 %a_bits_assign_15_load

]]></Node>
<StgValue><ssdm name="ma_15"/></StgValue>
</operation>

<operation id="1233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:49 %ma_14 = trunc i16 %a_bits_assign_14_load

]]></Node>
<StgValue><ssdm name="ma_14"/></StgValue>
</operation>

<operation id="1234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:50 %ma_13 = trunc i16 %a_bits_assign_13_load

]]></Node>
<StgValue><ssdm name="ma_13"/></StgValue>
</operation>

<operation id="1235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:51 %ma_12 = trunc i16 %a_bits_assign_12_load

]]></Node>
<StgValue><ssdm name="ma_12"/></StgValue>
</operation>

<operation id="1236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:52 %ma_11 = trunc i16 %a_bits_assign_11_load

]]></Node>
<StgValue><ssdm name="ma_11"/></StgValue>
</operation>

<operation id="1237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:53 %ma_10 = trunc i16 %a_bits_assign_10_load

]]></Node>
<StgValue><ssdm name="ma_10"/></StgValue>
</operation>

<operation id="1238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:54 %ma_9 = trunc i16 %a_bits_assign_9_load

]]></Node>
<StgValue><ssdm name="ma_9"/></StgValue>
</operation>

<operation id="1239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:55 %ma_8 = trunc i16 %a_bits_assign_8_load

]]></Node>
<StgValue><ssdm name="ma_8"/></StgValue>
</operation>

<operation id="1240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:56 %ma_7 = trunc i16 %a_bits_assign_7_load

]]></Node>
<StgValue><ssdm name="ma_7"/></StgValue>
</operation>

<operation id="1241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:57 %ma_6 = trunc i16 %a_bits_assign_6_load

]]></Node>
<StgValue><ssdm name="ma_6"/></StgValue>
</operation>

<operation id="1242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:58 %ma_5 = trunc i16 %a_bits_assign_5_load

]]></Node>
<StgValue><ssdm name="ma_5"/></StgValue>
</operation>

<operation id="1243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:59 %ma_4 = trunc i16 %a_bits_assign_4_load

]]></Node>
<StgValue><ssdm name="ma_4"/></StgValue>
</operation>

<operation id="1244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:60 %ma_3 = trunc i16 %a_bits_assign_3_load

]]></Node>
<StgValue><ssdm name="ma_3"/></StgValue>
</operation>

<operation id="1245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:61 %ma_2 = trunc i16 %a_bits_assign_2_load

]]></Node>
<StgValue><ssdm name="ma_2"/></StgValue>
</operation>

<operation id="1246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:62 %ma_1 = trunc i16 %a_bits_assign_1_load

]]></Node>
<StgValue><ssdm name="ma_1"/></StgValue>
</operation>

<operation id="1247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:63 %ma = trunc i16 %a_bits_assign_load

]]></Node>
<StgValue><ssdm name="ma"/></StgValue>
</operation>

<operation id="1248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:64 %specpipeline_ln995 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20

]]></Node>
<StgValue><ssdm name="specpipeline_ln995"/></StgValue>
</operation>

<operation id="1249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:65 %specloopname_ln994 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln994"/></StgValue>
</operation>

<operation id="1250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:266 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:268 %ea = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea"/></StgValue>
</operation>

<operation id="1252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:270 %zext_ln129 = zext i7 %ma

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="1253" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:272 %icmp_ln134 = icmp_eq  i8 %ea, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="1254" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:273 %icmp_ln135 = icmp_eq  i7 %ma, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="1255" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:274 %icmp_ln142 = icmp_eq  i8 %eb, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="1256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:275 %trunc_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="1257" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:276 %or_ln144_31 = or i7 %trunc_ln5, i7 %ma

]]></Node>
<StgValue><ssdm name="or_ln144_31"/></StgValue>
</operation>

<operation id="1258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:277 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:278 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_8, i7 %or_ln144_31

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1260" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:279 %icmp_ln144 = icmp_eq  i8 %or_ln, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="1261" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:280 %or_ln142 = or i1 %icmp_ln142, i1 %icmp_ln144

]]></Node>
<StgValue><ssdm name="or_ln142"/></StgValue>
</operation>

<operation id="1262" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:282 %xor_ln138 = xor i1 %tmp, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="xor_ln138"/></StgValue>
</operation>

<operation id="1263" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:283 %and_ln138 = and i1 %icmp_ln138, i1 %xor_ln138

]]></Node>
<StgValue><ssdm name="and_ln138"/></StgValue>
</operation>

<operation id="1264" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:284 %and_ln138_1 = and i1 %and_ln138, i1 %icmp_ln142

]]></Node>
<StgValue><ssdm name="and_ln138_1"/></StgValue>
</operation>

<operation id="1265" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:285 %select_ln138 = select i1 %and_ln138_1, i16 32641, i16 %a_bits_assign_load

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="1266" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:291 %icmp_ln158 = icmp_ne  i8 %ea, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="1267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:292 %or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="1268" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:295 %select_ln158 = select i1 %icmp_ln158, i8 %or_ln3, i8 %zext_ln129

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="1269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:296 %A = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158, i8 0

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="1270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:298 %B = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_1, i8 0

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="1271" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:299 %icmp_ln162 = icmp_eq  i8 %ea, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="1272" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:300 %ea1 = select i1 %icmp_ln162, i8 1, i8 %ea

]]></Node>
<StgValue><ssdm name="ea1"/></StgValue>
</operation>

<operation id="1273" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:303 %icmp_ln166 = icmp_ult  i8 %ea1, i8 %eb1

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="1274" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:304 %xor_ln166 = xor i1 %icmp_ln166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166"/></StgValue>
</operation>

<operation id="1275" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:305 %maxe = select i1 %xor_ln166, i8 %ea, i8 %eb

]]></Node>
<StgValue><ssdm name="maxe"/></StgValue>
</operation>

<operation id="1276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:306 %zext_ln167 = zext i8 %ea1

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="1277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:307 %zext_ln167_1 = zext i8 %eb1

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="1278" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:308 %sub_ln167 = sub i9 %zext_ln167, i9 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="sub_ln167"/></StgValue>
</operation>

<operation id="1279" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:309 %sub_ln167_1 = sub i9 %zext_ln167_1, i9 %zext_ln167

]]></Node>
<StgValue><ssdm name="sub_ln167_1"/></StgValue>
</operation>

<operation id="1280" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:310 %diff = select i1 %xor_ln166, i9 %sub_ln167, i9 %sub_ln167_1

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="1281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:311 %sext_ln167 = sext i9 %diff

]]></Node>
<StgValue><ssdm name="sext_ln167"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:312 %icmp_ln172 = icmp_sgt  i9 %diff, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="1283" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:313 %select_ln174 = select i1 %xor_ln166, i16 %a_bits_assign_load, i16 %e_b

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="1284" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:314 %icmp_ln178 = icmp_ult  i8 %ea1, i8 %eb1

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="1285" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:315 %maxe_1 = select i1 %icmp_ln178, i8 %eb, i8 %maxe

]]></Node>
<StgValue><ssdm name="maxe_1"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:316 %zext_ln178 = zext i8 %maxe_1

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:317 %B_1 = select i1 %icmp_ln178, i16 %A, i16 %B

]]></Node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:318 %A_1 = select i1 %icmp_ln178, i16 %B, i16 %A

]]></Node>
<StgValue><ssdm name="A_1"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:319 %zext_ln178_2 = zext i16 %A_1

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:320 %sb = select i1 %icmp_ln178, i1 %tmp, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="sb"/></StgValue>
</operation>

<operation id="1291" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:321 %sa = select i1 %icmp_ln178, i1 %tmp_7, i1 %tmp

]]></Node>
<StgValue><ssdm name="sa"/></StgValue>
</operation>

<operation id="1292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:322 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1293" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:323 %icmp_ln182 = icmp_slt  i8 %tmp_10, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="1294" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:324 %icmp_ln184 = icmp_eq  i9 %diff, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="1295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:325 %lshr_ln3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_1, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="1296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:326 %zext_ln184 = zext i15 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="1297" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:327 %B_aln = select i1 %icmp_ln184, i16 %B_1, i16 %zext_ln184

]]></Node>
<StgValue><ssdm name="B_aln"/></StgValue>
</operation>

<operation id="1298" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:328 %shl_ln191 = shl i32 1, i32 %sext_ln167

]]></Node>
<StgValue><ssdm name="shl_ln191"/></StgValue>
</operation>

<operation id="1299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:329 %trunc_ln191 = trunc i32 %shl_ln191

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="1300" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:330 %add_ln191 = add i16 %trunc_ln191, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="1301" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:331 %lost = and i16 %add_ln191, i16 %B_1

]]></Node>
<StgValue><ssdm name="lost"/></StgValue>
</operation>

<operation id="1302" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:332 %sticky = icmp_ne  i16 %lost, i16 0

]]></Node>
<StgValue><ssdm name="sticky"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:333 %sext_ln167cast = trunc i32 %sext_ln167

]]></Node>
<StgValue><ssdm name="sext_ln167cast"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:334 %B_aln_1 = lshr i16 %B_1, i16 %sext_ln167cast

]]></Node>
<StgValue><ssdm name="B_aln_1"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:335 %B_aln_2 = select i1 %icmp_ln182, i16 %B_aln, i16 %B_aln_1

]]></Node>
<StgValue><ssdm name="B_aln_2"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:336 %zext_ln181 = zext i16 %B_aln_2

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:337 %xor_ln182 = xor i1 %icmp_ln182, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:338 %sticky_1 = and i1 %sticky, i1 %xor_ln182

]]></Node>
<StgValue><ssdm name="sticky_1"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:339 %xor_ln200 = xor i1 %sa, i1 %sb

]]></Node>
<StgValue><ssdm name="xor_ln200"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:340 %M = add i17 %zext_ln181, i17 %zext_ln178_2

]]></Node>
<StgValue><ssdm name="M"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:341 %zext_ln198 = zext i17 %M

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:342 %icmp_ln203 = icmp_ult  i16 %A_1, i16 %B_aln_2

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:343 %xor_ln203 = xor i1 %icmp_ln203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:344 %M_1 = sub i17 %zext_ln178_2, i17 %zext_ln181

]]></Node>
<StgValue><ssdm name="M_1"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:345 %M_2 = sub i17 %zext_ln181, i17 %zext_ln178_2

]]></Node>
<StgValue><ssdm name="M_2"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:346 %M_3 = select i1 %xor_ln203, i17 %M_1, i17 %M_2

]]></Node>
<StgValue><ssdm name="M_3"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:347 %sext_ln203 = sext i17 %M_3

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:348 %s_5 = select i1 %xor_ln203, i1 %sa, i1 %sb

]]></Node>
<StgValue><ssdm name="s_5"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:349 %M_4 = select i1 %xor_ln200, i18 %sext_ln203, i18 %zext_ln198

]]></Node>
<StgValue><ssdm name="M_4"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:350 %s_6 = select i1 %xor_ln200, i1 %s_5, i1 %sb

]]></Node>
<StgValue><ssdm name="s_6"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:351 %icmp_ln207 = icmp_eq  i18 %M_4, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:352 %tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_4, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:353 %icmp_ln217 = icmp_ne  i2 %tmp_11, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:354 %trunc_ln9 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_4, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:355 %sext_ln217 = sext i17 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln217"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:356 %maxe_2 = add i9 %zext_ln178, i9 1

]]></Node>
<StgValue><ssdm name="maxe_2"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:357 %maxe_3 = select i1 %icmp_ln217, i9 %maxe_2, i9 %zext_ln178

]]></Node>
<StgValue><ssdm name="maxe_3"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:358 %zext_ln217 = zext i9 %maxe_3

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:359 %M_5 = select i1 %icmp_ln217, i18 %sext_ln217, i18 %M_4

]]></Node>
<StgValue><ssdm name="M_5"/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:360 %sext_ln198 = sext i18 %M_5

]]></Node>
<StgValue><ssdm name="sext_ln198"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:361 %zext_ln198_1 = zext i31 %sext_ln198

]]></Node>
<StgValue><ssdm name="zext_ln198_1"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:362 %trunc_ln198 = trunc i18 %M_5

]]></Node>
<StgValue><ssdm name="trunc_ln198"/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:363 %tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_5, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:364 %icmp_ln220 = icmp_eq  i3 %tmp_13, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:365 %icmp_ln220_1 = icmp_eq  i9 %maxe_3, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_1"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:366 %tmp_s = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_1, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:367 %lz = add i32 %tmp_s, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz"/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:368 %icmp_ln222 = icmp_sgt  i32 %lz, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:369 %zext_ln223 = zext i9 %maxe_3

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:370 %icmp_ln223 = icmp_slt  i32 %lz, i32 %zext_ln223

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:371 %xor_ln223 = xor i1 %icmp_ln223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:372 %lz_1 = select i1 %xor_ln223, i32 %zext_ln223, i32 %lz

]]></Node>
<StgValue><ssdm name="lz_1"/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:373 %M_6 = shl i32 %zext_ln198_1, i32 %lz_1

]]></Node>
<StgValue><ssdm name="M_6"/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:374 %trunc_ln198_1 = trunc i32 %M_6

]]></Node>
<StgValue><ssdm name="trunc_ln198_1"/></StgValue>
</operation>

<operation id="1345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:375 %trunc_ln225 = trunc i32 %lz_1

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="1346" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:376 %maxe_4 = sub i16 %zext_ln217, i16 %trunc_ln225

]]></Node>
<StgValue><ssdm name="maxe_4"/></StgValue>
</operation>

<operation id="1347" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:377 %xor_ln220 = xor i1 %icmp_ln220_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220"/></StgValue>
</operation>

<operation id="1348" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:378 %and_ln222 = and i1 %icmp_ln222, i1 %xor_ln220

]]></Node>
<StgValue><ssdm name="and_ln222"/></StgValue>
</operation>

<operation id="1349" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:379 %and_ln222_1 = and i1 %and_ln222, i1 %icmp_ln220

]]></Node>
<StgValue><ssdm name="and_ln222_1"/></StgValue>
</operation>

<operation id="1350" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:380 %maxe_5 = select i1 %and_ln222_1, i16 %maxe_4, i16 %zext_ln217

]]></Node>
<StgValue><ssdm name="maxe_5"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:381 %and_ln220 = and i1 %icmp_ln220, i1 %icmp_ln220_1

]]></Node>
<StgValue><ssdm name="and_ln220"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:382 %maxe_6 = select i1 %and_ln220, i16 0, i16 %maxe_5

]]></Node>
<StgValue><ssdm name="maxe_6"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:383 %M_7 = select i1 %and_ln222_1, i16 %trunc_ln198_1, i16 %trunc_ln198

]]></Node>
<StgValue><ssdm name="M_7"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:384 %round_up = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_7, i32 8

]]></Node>
<StgValue><ssdm name="round_up"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:385 %frac_keep = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_7, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:386 %trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_7, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:387 %zext_ln231 = zext i8 %frac_keep

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:388 %tmp_6 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:389 %trunc_ln240 = trunc i16 %M_7

]]></Node>
<StgValue><ssdm name="trunc_ln240"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:390 %or_ln240 = or i2 %trunc_ln240, i2 %tmp_6

]]></Node>
<StgValue><ssdm name="or_ln240"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:391 %tmp_15 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_7, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:392 %or_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_15, i2 %or_ln240

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:393 %icmp_ln240 = icmp_ne  i7 %or_ln2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:394 %round_up_2 = or i1 %icmp_ln240, i1 %round_up

]]></Node>
<StgValue><ssdm name="round_up_2"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:395 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:396 %round_up_3 = and i1 %round_up_2, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="round_up_3"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:397 %zext_ln238 = zext i1 %round_up_3

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:398 %zext_ln244 = zext i1 %round_up_3

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:399 %zext_ln244_1 = zext i1 %round_up_3

]]></Node>
<StgValue><ssdm name="zext_ln244_1"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:400 %rounded = add i9 %zext_ln238, i9 %zext_ln231

]]></Node>
<StgValue><ssdm name="rounded"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:401 %add_ln244_1 = add i8 %zext_ln244_1, i8 %frac_keep

]]></Node>
<StgValue><ssdm name="add_ln244_1"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:402 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:403 %maxe_7 = add i16 %maxe_6, i16 1

]]></Node>
<StgValue><ssdm name="maxe_7"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:404 %maxe_8 = select i1 %tmp_17, i16 %maxe_7, i16 %maxe_6

]]></Node>
<StgValue><ssdm name="maxe_8"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:405 %trunc_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:406 %add_ln247 = add i7 %zext_ln244, i7 %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:407 %m7 = select i1 %tmp_17, i7 %trunc_ln1, i7 %add_ln247

]]></Node>
<StgValue><ssdm name="m7"/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:408 %icmp_ln250 = icmp_ugt  i16 %maxe_8, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250"/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:409 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_6, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:410 %or_ln23 = or i16 %shl_ln, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:411 %shl_ln23 = shl i16 %maxe_8, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:412 %tmp8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_6, i8 0, i7 %m7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:413 %or_ln23_1 = or i16 %tmp8, i16 %shl_ln23

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:414 %or_ln142_32 = or i1 %icmp_ln134, i1 %or_ln142

]]></Node>
<StgValue><ssdm name="or_ln142_32"/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:415 %or_ln145 = or i1 %or_ln142_32, i1 %icmp_ln145

]]></Node>
<StgValue><ssdm name="or_ln145"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:416 %xor_ln145 = xor i1 %or_ln145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:417 %and_ln172 = and i1 %icmp_ln172, i1 %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln172"/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:418 %select_ln172 = select i1 %and_ln172, i16 %select_ln174, i16 %or_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln172"/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:419 %or_ln172 = or i1 %or_ln145, i1 %icmp_ln172

]]></Node>
<StgValue><ssdm name="or_ln172"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:420 %or_ln207 = or i1 %or_ln172, i1 %icmp_ln207

]]></Node>
<StgValue><ssdm name="or_ln207"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:421 %xor_ln207 = xor i1 %or_ln207, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:422 %and_ln250 = and i1 %icmp_ln250, i1 %xor_ln207

]]></Node>
<StgValue><ssdm name="and_ln250"/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:423 %select_ln250 = select i1 %and_ln250, i16 %or_ln23, i16 %select_ln172

]]></Node>
<StgValue><ssdm name="select_ln250"/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:424 %and_ln135 = and i1 %icmp_ln134, i1 %icmp_ln135

]]></Node>
<StgValue><ssdm name="and_ln135"/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:425 %select_ln135 = select i1 %and_ln135, i16 %select_ln138, i16 %select_ln250

]]></Node>
<StgValue><ssdm name="select_ln135"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:426 %xor_ln135 = xor i1 %icmp_ln135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:427 %and_ln135_1 = and i1 %icmp_ln134, i1 %xor_ln135

]]></Node>
<StgValue><ssdm name="and_ln135_1"/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:428 %xor_ln142 = xor i1 %or_ln142_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142"/></StgValue>
</operation>

<operation id="1399" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:429 %and_ln145 = and i1 %icmp_ln145, i1 %xor_ln142

]]></Node>
<StgValue><ssdm name="and_ln145"/></StgValue>
</operation>

<operation id="1400" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:430 %or_ln145_32 = or i1 %and_ln135_1, i1 %and_ln145

]]></Node>
<StgValue><ssdm name="or_ln145_32"/></StgValue>
</operation>

<operation id="1401" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:431 %select_ln145 = select i1 %or_ln145_32, i16 %a_bits_assign_load, i16 %select_ln135

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="1402" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:432 %xor_ln134 = xor i1 %icmp_ln134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134"/></StgValue>
</operation>

<operation id="1403" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:433 %and_ln142 = and i1 %or_ln142, i1 %xor_ln134

]]></Node>
<StgValue><ssdm name="and_ln142"/></StgValue>
</operation>

<operation id="1404" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:434 %select_ln142 = select i1 %and_ln142, i16 %e_b, i16 %select_ln145

]]></Node>
<StgValue><ssdm name="select_ln142"/></StgValue>
</operation>

<operation id="1405" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:435 %xor_ln172 = xor i1 %or_ln172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172"/></StgValue>
</operation>

<operation id="1406" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:436 %and_ln207 = and i1 %icmp_ln207, i1 %xor_ln172

]]></Node>
<StgValue><ssdm name="and_ln207"/></StgValue>
</operation>

<operation id="1407" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:437 %select_ln207 = select i1 %and_ln207, i16 0, i16 %select_ln142

]]></Node>
<StgValue><ssdm name="select_ln207"/></StgValue>
</operation>

<operation id="1408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:440 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_1_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:442 %ea_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_1_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_1"/></StgValue>
</operation>

<operation id="1410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:444 %zext_ln129_2 = zext i7 %ma_1

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="1411" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:446 %icmp_ln134_1 = icmp_eq  i8 %ea_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_1"/></StgValue>
</operation>

<operation id="1412" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:447 %icmp_ln135_1 = icmp_eq  i7 %ma_1, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_1"/></StgValue>
</operation>

<operation id="1413" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:448 %icmp_ln142_1 = icmp_eq  i8 %eb_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_1"/></StgValue>
</operation>

<operation id="1414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:449 %trunc_ln144_1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_1_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_1"/></StgValue>
</operation>

<operation id="1415" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:450 %or_ln144 = or i7 %trunc_ln144_1, i7 %ma_1

]]></Node>
<StgValue><ssdm name="or_ln144"/></StgValue>
</operation>

<operation id="1416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:451 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_1_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:452 %or_ln144_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_21, i7 %or_ln144

]]></Node>
<StgValue><ssdm name="or_ln144_1"/></StgValue>
</operation>

<operation id="1418" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:453 %icmp_ln144_1 = icmp_eq  i8 %or_ln144_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_1"/></StgValue>
</operation>

<operation id="1419" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:454 %or_ln142_1 = or i1 %icmp_ln142_1, i1 %icmp_ln144_1

]]></Node>
<StgValue><ssdm name="or_ln142_1"/></StgValue>
</operation>

<operation id="1420" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:456 %xor_ln138_1 = xor i1 %tmp_19, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="xor_ln138_1"/></StgValue>
</operation>

<operation id="1421" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:457 %and_ln138_2 = and i1 %icmp_ln138_1, i1 %xor_ln138_1

]]></Node>
<StgValue><ssdm name="and_ln138_2"/></StgValue>
</operation>

<operation id="1422" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:458 %and_ln138_3 = and i1 %and_ln138_2, i1 %icmp_ln142_1

]]></Node>
<StgValue><ssdm name="and_ln138_3"/></StgValue>
</operation>

<operation id="1423" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:459 %select_ln138_1 = select i1 %and_ln138_3, i16 32641, i16 %a_bits_assign_1_load

]]></Node>
<StgValue><ssdm name="select_ln138_1"/></StgValue>
</operation>

<operation id="1424" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:465 %icmp_ln158_2 = icmp_ne  i8 %ea_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_2"/></StgValue>
</operation>

<operation id="1425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:466 %or_ln158_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_1

]]></Node>
<StgValue><ssdm name="or_ln158_2"/></StgValue>
</operation>

<operation id="1426" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:469 %select_ln158_2 = select i1 %icmp_ln158_2, i8 %or_ln158_2, i8 %zext_ln129_2

]]></Node>
<StgValue><ssdm name="select_ln158_2"/></StgValue>
</operation>

<operation id="1427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:470 %A_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_2, i8 0

]]></Node>
<StgValue><ssdm name="A_2"/></StgValue>
</operation>

<operation id="1428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:472 %B_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_3, i8 0

]]></Node>
<StgValue><ssdm name="B_2"/></StgValue>
</operation>

<operation id="1429" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:473 %icmp_ln162_1 = icmp_eq  i8 %ea_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_1"/></StgValue>
</operation>

<operation id="1430" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:474 %ea1_1 = select i1 %icmp_ln162_1, i8 1, i8 %ea_1

]]></Node>
<StgValue><ssdm name="ea1_1"/></StgValue>
</operation>

<operation id="1431" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:477 %icmp_ln166_1 = icmp_ult  i8 %ea1_1, i8 %eb1_1

]]></Node>
<StgValue><ssdm name="icmp_ln166_1"/></StgValue>
</operation>

<operation id="1432" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:478 %xor_ln166_1 = xor i1 %icmp_ln166_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_1"/></StgValue>
</operation>

<operation id="1433" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:479 %maxe_9 = select i1 %xor_ln166_1, i8 %ea_1, i8 %eb_1

]]></Node>
<StgValue><ssdm name="maxe_9"/></StgValue>
</operation>

<operation id="1434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:480 %zext_ln167_2 = zext i8 %ea1_1

]]></Node>
<StgValue><ssdm name="zext_ln167_2"/></StgValue>
</operation>

<operation id="1435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:481 %zext_ln167_3 = zext i8 %eb1_1

]]></Node>
<StgValue><ssdm name="zext_ln167_3"/></StgValue>
</operation>

<operation id="1436" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:482 %sub_ln167_2 = sub i9 %zext_ln167_2, i9 %zext_ln167_3

]]></Node>
<StgValue><ssdm name="sub_ln167_2"/></StgValue>
</operation>

<operation id="1437" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:483 %sub_ln167_3 = sub i9 %zext_ln167_3, i9 %zext_ln167_2

]]></Node>
<StgValue><ssdm name="sub_ln167_3"/></StgValue>
</operation>

<operation id="1438" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:484 %diff_1 = select i1 %xor_ln166_1, i9 %sub_ln167_2, i9 %sub_ln167_3

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="1439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:485 %sext_ln167_1 = sext i9 %diff_1

]]></Node>
<StgValue><ssdm name="sext_ln167_1"/></StgValue>
</operation>

<operation id="1440" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:486 %icmp_ln172_1 = icmp_sgt  i9 %diff_1, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_1"/></StgValue>
</operation>

<operation id="1441" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:487 %select_ln174_1 = select i1 %xor_ln166_1, i16 %a_bits_assign_1_load, i16 %e_b_1

]]></Node>
<StgValue><ssdm name="select_ln174_1"/></StgValue>
</operation>

<operation id="1442" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:488 %icmp_ln178_1 = icmp_ult  i8 %ea1_1, i8 %eb1_1

]]></Node>
<StgValue><ssdm name="icmp_ln178_1"/></StgValue>
</operation>

<operation id="1443" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:489 %maxe_10 = select i1 %icmp_ln178_1, i8 %eb_1, i8 %maxe_9

]]></Node>
<StgValue><ssdm name="maxe_10"/></StgValue>
</operation>

<operation id="1444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:490 %zext_ln178_3 = zext i8 %maxe_10

]]></Node>
<StgValue><ssdm name="zext_ln178_3"/></StgValue>
</operation>

<operation id="1445" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:491 %B_3 = select i1 %icmp_ln178_1, i16 %A_2, i16 %B_2

]]></Node>
<StgValue><ssdm name="B_3"/></StgValue>
</operation>

<operation id="1446" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:492 %A_3 = select i1 %icmp_ln178_1, i16 %B_2, i16 %A_2

]]></Node>
<StgValue><ssdm name="A_3"/></StgValue>
</operation>

<operation id="1447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:493 %zext_ln178_5 = zext i16 %A_3

]]></Node>
<StgValue><ssdm name="zext_ln178_5"/></StgValue>
</operation>

<operation id="1448" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:494 %sb_1 = select i1 %icmp_ln178_1, i1 %tmp_19, i1 %tmp_20

]]></Node>
<StgValue><ssdm name="sb_1"/></StgValue>
</operation>

<operation id="1449" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:495 %sa_1 = select i1 %icmp_ln178_1, i1 %tmp_20, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="sa_1"/></StgValue>
</operation>

<operation id="1450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:496 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1451" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:497 %icmp_ln182_1 = icmp_slt  i8 %tmp_23, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_1"/></StgValue>
</operation>

<operation id="1452" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:498 %icmp_ln184_1 = icmp_eq  i9 %diff_1, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_1"/></StgValue>
</operation>

<operation id="1453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:499 %lshr_ln184_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_3, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_1"/></StgValue>
</operation>

<operation id="1454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:500 %zext_ln184_1 = zext i15 %lshr_ln184_1

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="1455" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:501 %B_aln_3 = select i1 %icmp_ln184_1, i16 %B_3, i16 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="B_aln_3"/></StgValue>
</operation>

<operation id="1456" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:502 %shl_ln191_1 = shl i32 1, i32 %sext_ln167_1

]]></Node>
<StgValue><ssdm name="shl_ln191_1"/></StgValue>
</operation>

<operation id="1457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:503 %trunc_ln191_1 = trunc i32 %shl_ln191_1

]]></Node>
<StgValue><ssdm name="trunc_ln191_1"/></StgValue>
</operation>

<operation id="1458" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:504 %add_ln191_1 = add i16 %trunc_ln191_1, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_1"/></StgValue>
</operation>

<operation id="1459" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:505 %lost_1 = and i16 %add_ln191_1, i16 %B_3

]]></Node>
<StgValue><ssdm name="lost_1"/></StgValue>
</operation>

<operation id="1460" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:506 %sticky_2 = icmp_ne  i16 %lost_1, i16 0

]]></Node>
<StgValue><ssdm name="sticky_2"/></StgValue>
</operation>

<operation id="1461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:507 %sext_ln167_1cast = trunc i32 %sext_ln167_1

]]></Node>
<StgValue><ssdm name="sext_ln167_1cast"/></StgValue>
</operation>

<operation id="1462" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:508 %B_aln_4 = lshr i16 %B_3, i16 %sext_ln167_1cast

]]></Node>
<StgValue><ssdm name="B_aln_4"/></StgValue>
</operation>

<operation id="1463" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:509 %B_aln_5 = select i1 %icmp_ln182_1, i16 %B_aln_3, i16 %B_aln_4

]]></Node>
<StgValue><ssdm name="B_aln_5"/></StgValue>
</operation>

<operation id="1464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:510 %zext_ln181_1 = zext i16 %B_aln_5

]]></Node>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</operation>

<operation id="1465" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:511 %xor_ln182_1 = xor i1 %icmp_ln182_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_1"/></StgValue>
</operation>

<operation id="1466" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:512 %sticky_3 = and i1 %sticky_2, i1 %xor_ln182_1

]]></Node>
<StgValue><ssdm name="sticky_3"/></StgValue>
</operation>

<operation id="1467" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:513 %xor_ln200_1 = xor i1 %sa_1, i1 %sb_1

]]></Node>
<StgValue><ssdm name="xor_ln200_1"/></StgValue>
</operation>

<operation id="1468" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:514 %M_8 = add i17 %zext_ln181_1, i17 %zext_ln178_5

]]></Node>
<StgValue><ssdm name="M_8"/></StgValue>
</operation>

<operation id="1469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:515 %zext_ln198_2 = zext i17 %M_8

]]></Node>
<StgValue><ssdm name="zext_ln198_2"/></StgValue>
</operation>

<operation id="1470" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:516 %icmp_ln203_1 = icmp_ult  i16 %A_3, i16 %B_aln_5

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="1471" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:517 %xor_ln203_1 = xor i1 %icmp_ln203_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_1"/></StgValue>
</operation>

<operation id="1472" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:518 %M_9 = sub i17 %zext_ln178_5, i17 %zext_ln181_1

]]></Node>
<StgValue><ssdm name="M_9"/></StgValue>
</operation>

<operation id="1473" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:519 %M_10 = sub i17 %zext_ln181_1, i17 %zext_ln178_5

]]></Node>
<StgValue><ssdm name="M_10"/></StgValue>
</operation>

<operation id="1474" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:520 %M_11 = select i1 %xor_ln203_1, i17 %M_9, i17 %M_10

]]></Node>
<StgValue><ssdm name="M_11"/></StgValue>
</operation>

<operation id="1475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:521 %sext_ln203_1 = sext i17 %M_11

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="1476" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:522 %s_9 = select i1 %xor_ln203_1, i1 %sa_1, i1 %sb_1

]]></Node>
<StgValue><ssdm name="s_9"/></StgValue>
</operation>

<operation id="1477" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:523 %M_12 = select i1 %xor_ln200_1, i18 %sext_ln203_1, i18 %zext_ln198_2

]]></Node>
<StgValue><ssdm name="M_12"/></StgValue>
</operation>

<operation id="1478" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:524 %s_10 = select i1 %xor_ln200_1, i1 %s_9, i1 %sb_1

]]></Node>
<StgValue><ssdm name="s_10"/></StgValue>
</operation>

<operation id="1479" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:525 %icmp_ln207_1 = icmp_eq  i18 %M_12, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_1"/></StgValue>
</operation>

<operation id="1480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:526 %tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_12, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1481" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:527 %icmp_ln217_1 = icmp_ne  i2 %tmp_25, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_1"/></StgValue>
</operation>

<operation id="1482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:528 %trunc_ln217_1 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_12, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_1"/></StgValue>
</operation>

<operation id="1483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:529 %sext_ln217_1 = sext i17 %trunc_ln217_1

]]></Node>
<StgValue><ssdm name="sext_ln217_1"/></StgValue>
</operation>

<operation id="1484" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:530 %maxe_11 = add i9 %zext_ln178_3, i9 1

]]></Node>
<StgValue><ssdm name="maxe_11"/></StgValue>
</operation>

<operation id="1485" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:531 %maxe_12 = select i1 %icmp_ln217_1, i9 %maxe_11, i9 %zext_ln178_3

]]></Node>
<StgValue><ssdm name="maxe_12"/></StgValue>
</operation>

<operation id="1486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:532 %zext_ln217_1 = zext i9 %maxe_12

]]></Node>
<StgValue><ssdm name="zext_ln217_1"/></StgValue>
</operation>

<operation id="1487" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:533 %M_13 = select i1 %icmp_ln217_1, i18 %sext_ln217_1, i18 %M_12

]]></Node>
<StgValue><ssdm name="M_13"/></StgValue>
</operation>

<operation id="1488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:534 %sext_ln198_1 = sext i18 %M_13

]]></Node>
<StgValue><ssdm name="sext_ln198_1"/></StgValue>
</operation>

<operation id="1489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:535 %zext_ln198_3 = zext i31 %sext_ln198_1

]]></Node>
<StgValue><ssdm name="zext_ln198_3"/></StgValue>
</operation>

<operation id="1490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:536 %trunc_ln198_2 = trunc i18 %M_13

]]></Node>
<StgValue><ssdm name="trunc_ln198_2"/></StgValue>
</operation>

<operation id="1491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:537 %tmp_26 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_13, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1492" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:538 %icmp_ln220_2 = icmp_eq  i3 %tmp_26, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_2"/></StgValue>
</operation>

<operation id="1493" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:539 %icmp_ln220_3 = icmp_eq  i9 %maxe_12, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_3"/></StgValue>
</operation>

<operation id="1494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:540 %tmp_61 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_3, i1 1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1495" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:541 %lz_2 = add i32 %tmp_61, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_2"/></StgValue>
</operation>

<operation id="1496" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:542 %icmp_ln222_1 = icmp_sgt  i32 %lz_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_1"/></StgValue>
</operation>

<operation id="1497" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:543 %zext_ln223_1 = zext i9 %maxe_12

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="1498" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:544 %icmp_ln223_1 = icmp_slt  i32 %lz_2, i32 %zext_ln223_1

]]></Node>
<StgValue><ssdm name="icmp_ln223_1"/></StgValue>
</operation>

<operation id="1499" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:545 %xor_ln223_1 = xor i1 %icmp_ln223_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_1"/></StgValue>
</operation>

<operation id="1500" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:546 %lz_3 = select i1 %xor_ln223_1, i32 %zext_ln223_1, i32 %lz_2

]]></Node>
<StgValue><ssdm name="lz_3"/></StgValue>
</operation>

<operation id="1501" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:547 %M_14 = shl i32 %zext_ln198_3, i32 %lz_3

]]></Node>
<StgValue><ssdm name="M_14"/></StgValue>
</operation>

<operation id="1502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:548 %trunc_ln198_3 = trunc i32 %M_14

]]></Node>
<StgValue><ssdm name="trunc_ln198_3"/></StgValue>
</operation>

<operation id="1503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:549 %trunc_ln225_1 = trunc i32 %lz_3

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="1504" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:550 %maxe_13 = sub i16 %zext_ln217_1, i16 %trunc_ln225_1

]]></Node>
<StgValue><ssdm name="maxe_13"/></StgValue>
</operation>

<operation id="1505" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:551 %xor_ln220_1 = xor i1 %icmp_ln220_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_1"/></StgValue>
</operation>

<operation id="1506" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:552 %and_ln222_2 = and i1 %icmp_ln222_1, i1 %xor_ln220_1

]]></Node>
<StgValue><ssdm name="and_ln222_2"/></StgValue>
</operation>

<operation id="1507" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:553 %and_ln222_3 = and i1 %and_ln222_2, i1 %icmp_ln220_2

]]></Node>
<StgValue><ssdm name="and_ln222_3"/></StgValue>
</operation>

<operation id="1508" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:554 %maxe_14 = select i1 %and_ln222_3, i16 %maxe_13, i16 %zext_ln217_1

]]></Node>
<StgValue><ssdm name="maxe_14"/></StgValue>
</operation>

<operation id="1509" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:555 %and_ln220_1 = and i1 %icmp_ln220_2, i1 %icmp_ln220_3

]]></Node>
<StgValue><ssdm name="and_ln220_1"/></StgValue>
</operation>

<operation id="1510" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:556 %maxe_15 = select i1 %and_ln220_1, i16 0, i16 %maxe_14

]]></Node>
<StgValue><ssdm name="maxe_15"/></StgValue>
</operation>

<operation id="1511" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:557 %M_15 = select i1 %and_ln222_3, i16 %trunc_ln198_3, i16 %trunc_ln198_2

]]></Node>
<StgValue><ssdm name="M_15"/></StgValue>
</operation>

<operation id="1512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:558 %round_up_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_15, i32 8

]]></Node>
<StgValue><ssdm name="round_up_4"/></StgValue>
</operation>

<operation id="1513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:559 %frac_keep_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_15, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_1"/></StgValue>
</operation>

<operation id="1514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:560 %trunc_ln231_1 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_15, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_1"/></StgValue>
</operation>

<operation id="1515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:561 %zext_ln231_1 = zext i8 %frac_keep_1

]]></Node>
<StgValue><ssdm name="zext_ln231_1"/></StgValue>
</operation>

<operation id="1516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:562 %tmp_12 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:563 %trunc_ln240_1 = trunc i16 %M_15

]]></Node>
<StgValue><ssdm name="trunc_ln240_1"/></StgValue>
</operation>

<operation id="1518" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:564 %or_ln240_32 = or i2 %trunc_ln240_1, i2 %tmp_12

]]></Node>
<StgValue><ssdm name="or_ln240_32"/></StgValue>
</operation>

<operation id="1519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:565 %tmp_28 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_15, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:566 %or_ln240_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_28, i2 %or_ln240_32

]]></Node>
<StgValue><ssdm name="or_ln240_1"/></StgValue>
</operation>

<operation id="1521" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:567 %icmp_ln240_1 = icmp_ne  i7 %or_ln240_1, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_1"/></StgValue>
</operation>

<operation id="1522" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:568 %round_up_5 = or i1 %icmp_ln240_1, i1 %round_up_4

]]></Node>
<StgValue><ssdm name="round_up_5"/></StgValue>
</operation>

<operation id="1523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:569 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1524" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:570 %round_up_6 = and i1 %round_up_5, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="round_up_6"/></StgValue>
</operation>

<operation id="1525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:571 %zext_ln238_1 = zext i1 %round_up_6

]]></Node>
<StgValue><ssdm name="zext_ln238_1"/></StgValue>
</operation>

<operation id="1526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:572 %zext_ln244_2 = zext i1 %round_up_6

]]></Node>
<StgValue><ssdm name="zext_ln244_2"/></StgValue>
</operation>

<operation id="1527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:573 %zext_ln244_3 = zext i1 %round_up_6

]]></Node>
<StgValue><ssdm name="zext_ln244_3"/></StgValue>
</operation>

<operation id="1528" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:574 %rounded_1 = add i9 %zext_ln238_1, i9 %zext_ln231_1

]]></Node>
<StgValue><ssdm name="rounded_1"/></StgValue>
</operation>

<operation id="1529" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:575 %add_ln244_2 = add i8 %zext_ln244_3, i8 %frac_keep_1

]]></Node>
<StgValue><ssdm name="add_ln244_2"/></StgValue>
</operation>

<operation id="1530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:576 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1531" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:577 %maxe_16 = add i16 %maxe_15, i16 1

]]></Node>
<StgValue><ssdm name="maxe_16"/></StgValue>
</operation>

<operation id="1532" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:578 %maxe_17 = select i1 %tmp_31, i16 %maxe_16, i16 %maxe_15

]]></Node>
<StgValue><ssdm name="maxe_17"/></StgValue>
</operation>

<operation id="1533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:579 %trunc_ln247_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_2, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_1"/></StgValue>
</operation>

<operation id="1534" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:580 %add_ln247_2 = add i7 %zext_ln244_2, i7 %trunc_ln231_1

]]></Node>
<StgValue><ssdm name="add_ln247_2"/></StgValue>
</operation>

<operation id="1535" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:581 %m7_1 = select i1 %tmp_31, i7 %trunc_ln247_1, i7 %add_ln247_2

]]></Node>
<StgValue><ssdm name="m7_1"/></StgValue>
</operation>

<operation id="1536" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:582 %icmp_ln250_1 = icmp_ugt  i16 %maxe_17, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_1"/></StgValue>
</operation>

<operation id="1537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:583 %shl_ln23_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_10, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_2"/></StgValue>
</operation>

<operation id="1538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:584 %or_ln23_2 = or i16 %shl_ln23_2, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_2"/></StgValue>
</operation>

<operation id="1539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:585 %shl_ln23_1 = shl i16 %maxe_17, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_1"/></StgValue>
</operation>

<operation id="1540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:586 %tmp12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_10, i8 0, i7 %m7_1

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1541" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:587 %or_ln23_3 = or i16 %tmp12, i16 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="or_ln23_3"/></StgValue>
</operation>

<operation id="1542" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:588 %or_ln142_33 = or i1 %icmp_ln134_1, i1 %or_ln142_1

]]></Node>
<StgValue><ssdm name="or_ln142_33"/></StgValue>
</operation>

<operation id="1543" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:589 %or_ln145_34 = or i1 %or_ln142_33, i1 %icmp_ln145_1

]]></Node>
<StgValue><ssdm name="or_ln145_34"/></StgValue>
</operation>

<operation id="1544" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:590 %xor_ln145_1 = xor i1 %or_ln145_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_1"/></StgValue>
</operation>

<operation id="1545" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:591 %and_ln172_1 = and i1 %icmp_ln172_1, i1 %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln172_1"/></StgValue>
</operation>

<operation id="1546" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:592 %select_ln172_1 = select i1 %and_ln172_1, i16 %select_ln174_1, i16 %or_ln23_3

]]></Node>
<StgValue><ssdm name="select_ln172_1"/></StgValue>
</operation>

<operation id="1547" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:593 %or_ln172_1 = or i1 %or_ln145_34, i1 %icmp_ln172_1

]]></Node>
<StgValue><ssdm name="or_ln172_1"/></StgValue>
</operation>

<operation id="1548" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:594 %or_ln207_1 = or i1 %or_ln172_1, i1 %icmp_ln207_1

]]></Node>
<StgValue><ssdm name="or_ln207_1"/></StgValue>
</operation>

<operation id="1549" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:595 %xor_ln207_1 = xor i1 %or_ln207_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_1"/></StgValue>
</operation>

<operation id="1550" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:596 %and_ln250_1 = and i1 %icmp_ln250_1, i1 %xor_ln207_1

]]></Node>
<StgValue><ssdm name="and_ln250_1"/></StgValue>
</operation>

<operation id="1551" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:597 %select_ln250_1 = select i1 %and_ln250_1, i16 %or_ln23_2, i16 %select_ln172_1

]]></Node>
<StgValue><ssdm name="select_ln250_1"/></StgValue>
</operation>

<operation id="1552" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:598 %and_ln135_2 = and i1 %icmp_ln134_1, i1 %icmp_ln135_1

]]></Node>
<StgValue><ssdm name="and_ln135_2"/></StgValue>
</operation>

<operation id="1553" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:599 %select_ln135_1 = select i1 %and_ln135_2, i16 %select_ln138_1, i16 %select_ln250_1

]]></Node>
<StgValue><ssdm name="select_ln135_1"/></StgValue>
</operation>

<operation id="1554" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:600 %xor_ln135_1 = xor i1 %icmp_ln135_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_1"/></StgValue>
</operation>

<operation id="1555" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:601 %and_ln135_3 = and i1 %icmp_ln134_1, i1 %xor_ln135_1

]]></Node>
<StgValue><ssdm name="and_ln135_3"/></StgValue>
</operation>

<operation id="1556" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:602 %xor_ln142_1 = xor i1 %or_ln142_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_1"/></StgValue>
</operation>

<operation id="1557" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:603 %and_ln145_1 = and i1 %icmp_ln145_1, i1 %xor_ln142_1

]]></Node>
<StgValue><ssdm name="and_ln145_1"/></StgValue>
</operation>

<operation id="1558" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:604 %or_ln145_35 = or i1 %and_ln135_3, i1 %and_ln145_1

]]></Node>
<StgValue><ssdm name="or_ln145_35"/></StgValue>
</operation>

<operation id="1559" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:605 %select_ln145_1 = select i1 %or_ln145_35, i16 %a_bits_assign_1_load, i16 %select_ln135_1

]]></Node>
<StgValue><ssdm name="select_ln145_1"/></StgValue>
</operation>

<operation id="1560" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:606 %xor_ln134_1 = xor i1 %icmp_ln134_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_1"/></StgValue>
</operation>

<operation id="1561" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:607 %and_ln142_1 = and i1 %or_ln142_1, i1 %xor_ln134_1

]]></Node>
<StgValue><ssdm name="and_ln142_1"/></StgValue>
</operation>

<operation id="1562" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:608 %select_ln142_1 = select i1 %and_ln142_1, i16 %e_b_1, i16 %select_ln145_1

]]></Node>
<StgValue><ssdm name="select_ln142_1"/></StgValue>
</operation>

<operation id="1563" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:609 %xor_ln172_1 = xor i1 %or_ln172_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_1"/></StgValue>
</operation>

<operation id="1564" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:610 %and_ln207_1 = and i1 %icmp_ln207_1, i1 %xor_ln172_1

]]></Node>
<StgValue><ssdm name="and_ln207_1"/></StgValue>
</operation>

<operation id="1565" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:611 %select_ln207_1 = select i1 %and_ln207_1, i16 0, i16 %select_ln142_1

]]></Node>
<StgValue><ssdm name="select_ln207_1"/></StgValue>
</operation>

<operation id="1566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:614 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_2_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:616 %ea_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_2_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_2"/></StgValue>
</operation>

<operation id="1568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:618 %zext_ln129_4 = zext i7 %ma_2

]]></Node>
<StgValue><ssdm name="zext_ln129_4"/></StgValue>
</operation>

<operation id="1569" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:620 %icmp_ln134_2 = icmp_eq  i8 %ea_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_2"/></StgValue>
</operation>

<operation id="1570" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:621 %icmp_ln135_2 = icmp_eq  i7 %ma_2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_2"/></StgValue>
</operation>

<operation id="1571" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:622 %icmp_ln142_2 = icmp_eq  i8 %eb_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_2"/></StgValue>
</operation>

<operation id="1572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:623 %trunc_ln144_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_2_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_2"/></StgValue>
</operation>

<operation id="1573" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:624 %or_ln144_32 = or i7 %trunc_ln144_2, i7 %ma_2

]]></Node>
<StgValue><ssdm name="or_ln144_32"/></StgValue>
</operation>

<operation id="1574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:625 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_2_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:626 %or_ln144_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_34, i7 %or_ln144_32

]]></Node>
<StgValue><ssdm name="or_ln144_2"/></StgValue>
</operation>

<operation id="1576" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:627 %icmp_ln144_2 = icmp_eq  i8 %or_ln144_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_2"/></StgValue>
</operation>

<operation id="1577" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:628 %or_ln142_2 = or i1 %icmp_ln142_2, i1 %icmp_ln144_2

]]></Node>
<StgValue><ssdm name="or_ln142_2"/></StgValue>
</operation>

<operation id="1578" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:630 %xor_ln138_2 = xor i1 %tmp_32, i1 %tmp_33

]]></Node>
<StgValue><ssdm name="xor_ln138_2"/></StgValue>
</operation>

<operation id="1579" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:631 %and_ln138_4 = and i1 %icmp_ln138_2, i1 %xor_ln138_2

]]></Node>
<StgValue><ssdm name="and_ln138_4"/></StgValue>
</operation>

<operation id="1580" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:632 %and_ln138_5 = and i1 %and_ln138_4, i1 %icmp_ln142_2

]]></Node>
<StgValue><ssdm name="and_ln138_5"/></StgValue>
</operation>

<operation id="1581" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:633 %select_ln138_2 = select i1 %and_ln138_5, i16 32641, i16 %a_bits_assign_2_load

]]></Node>
<StgValue><ssdm name="select_ln138_2"/></StgValue>
</operation>

<operation id="1582" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:639 %icmp_ln158_4 = icmp_ne  i8 %ea_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_4"/></StgValue>
</operation>

<operation id="1583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:640 %or_ln158_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_2

]]></Node>
<StgValue><ssdm name="or_ln158_4"/></StgValue>
</operation>

<operation id="1584" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:643 %select_ln158_4 = select i1 %icmp_ln158_4, i8 %or_ln158_4, i8 %zext_ln129_4

]]></Node>
<StgValue><ssdm name="select_ln158_4"/></StgValue>
</operation>

<operation id="1585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:644 %A_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_4, i8 0

]]></Node>
<StgValue><ssdm name="A_4"/></StgValue>
</operation>

<operation id="1586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:646 %B_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_5, i8 0

]]></Node>
<StgValue><ssdm name="B_4"/></StgValue>
</operation>

<operation id="1587" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:647 %icmp_ln162_2 = icmp_eq  i8 %ea_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_2"/></StgValue>
</operation>

<operation id="1588" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:648 %ea1_2 = select i1 %icmp_ln162_2, i8 1, i8 %ea_2

]]></Node>
<StgValue><ssdm name="ea1_2"/></StgValue>
</operation>

<operation id="1589" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:651 %icmp_ln166_2 = icmp_ult  i8 %ea1_2, i8 %eb1_2

]]></Node>
<StgValue><ssdm name="icmp_ln166_2"/></StgValue>
</operation>

<operation id="1590" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:652 %xor_ln166_2 = xor i1 %icmp_ln166_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_2"/></StgValue>
</operation>

<operation id="1591" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:653 %maxe_18 = select i1 %xor_ln166_2, i8 %ea_2, i8 %eb_2

]]></Node>
<StgValue><ssdm name="maxe_18"/></StgValue>
</operation>

<operation id="1592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:654 %zext_ln167_4 = zext i8 %ea1_2

]]></Node>
<StgValue><ssdm name="zext_ln167_4"/></StgValue>
</operation>

<operation id="1593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:655 %zext_ln167_5 = zext i8 %eb1_2

]]></Node>
<StgValue><ssdm name="zext_ln167_5"/></StgValue>
</operation>

<operation id="1594" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:656 %sub_ln167_4 = sub i9 %zext_ln167_4, i9 %zext_ln167_5

]]></Node>
<StgValue><ssdm name="sub_ln167_4"/></StgValue>
</operation>

<operation id="1595" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:657 %sub_ln167_5 = sub i9 %zext_ln167_5, i9 %zext_ln167_4

]]></Node>
<StgValue><ssdm name="sub_ln167_5"/></StgValue>
</operation>

<operation id="1596" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:658 %diff_2 = select i1 %xor_ln166_2, i9 %sub_ln167_4, i9 %sub_ln167_5

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="1597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:659 %sext_ln167_2 = sext i9 %diff_2

]]></Node>
<StgValue><ssdm name="sext_ln167_2"/></StgValue>
</operation>

<operation id="1598" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:660 %icmp_ln172_2 = icmp_sgt  i9 %diff_2, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_2"/></StgValue>
</operation>

<operation id="1599" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:661 %select_ln174_2 = select i1 %xor_ln166_2, i16 %a_bits_assign_2_load, i16 %e_b_2

]]></Node>
<StgValue><ssdm name="select_ln174_2"/></StgValue>
</operation>

<operation id="1600" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:662 %icmp_ln178_2 = icmp_ult  i8 %ea1_2, i8 %eb1_2

]]></Node>
<StgValue><ssdm name="icmp_ln178_2"/></StgValue>
</operation>

<operation id="1601" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:663 %maxe_19 = select i1 %icmp_ln178_2, i8 %eb_2, i8 %maxe_18

]]></Node>
<StgValue><ssdm name="maxe_19"/></StgValue>
</operation>

<operation id="1602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:664 %zext_ln178_6 = zext i8 %maxe_19

]]></Node>
<StgValue><ssdm name="zext_ln178_6"/></StgValue>
</operation>

<operation id="1603" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:665 %B_5 = select i1 %icmp_ln178_2, i16 %A_4, i16 %B_4

]]></Node>
<StgValue><ssdm name="B_5"/></StgValue>
</operation>

<operation id="1604" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:666 %A_5 = select i1 %icmp_ln178_2, i16 %B_4, i16 %A_4

]]></Node>
<StgValue><ssdm name="A_5"/></StgValue>
</operation>

<operation id="1605" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:667 %zext_ln178_8 = zext i16 %A_5

]]></Node>
<StgValue><ssdm name="zext_ln178_8"/></StgValue>
</operation>

<operation id="1606" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:668 %sb_2 = select i1 %icmp_ln178_2, i1 %tmp_32, i1 %tmp_33

]]></Node>
<StgValue><ssdm name="sb_2"/></StgValue>
</operation>

<operation id="1607" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:669 %sa_2 = select i1 %icmp_ln178_2, i1 %tmp_33, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="sa_2"/></StgValue>
</operation>

<operation id="1608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:670 %tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_2, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1609" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:671 %icmp_ln182_2 = icmp_slt  i8 %tmp_36, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_2"/></StgValue>
</operation>

<operation id="1610" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:672 %icmp_ln184_2 = icmp_eq  i9 %diff_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_2"/></StgValue>
</operation>

<operation id="1611" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:673 %lshr_ln184_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_5, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_2"/></StgValue>
</operation>

<operation id="1612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:674 %zext_ln184_2 = zext i15 %lshr_ln184_2

]]></Node>
<StgValue><ssdm name="zext_ln184_2"/></StgValue>
</operation>

<operation id="1613" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:675 %B_aln_6 = select i1 %icmp_ln184_2, i16 %B_5, i16 %zext_ln184_2

]]></Node>
<StgValue><ssdm name="B_aln_6"/></StgValue>
</operation>

<operation id="1614" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:676 %shl_ln191_2 = shl i32 1, i32 %sext_ln167_2

]]></Node>
<StgValue><ssdm name="shl_ln191_2"/></StgValue>
</operation>

<operation id="1615" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:677 %trunc_ln191_2 = trunc i32 %shl_ln191_2

]]></Node>
<StgValue><ssdm name="trunc_ln191_2"/></StgValue>
</operation>

<operation id="1616" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:678 %add_ln191_2 = add i16 %trunc_ln191_2, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_2"/></StgValue>
</operation>

<operation id="1617" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:679 %lost_2 = and i16 %add_ln191_2, i16 %B_5

]]></Node>
<StgValue><ssdm name="lost_2"/></StgValue>
</operation>

<operation id="1618" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:680 %sticky_4 = icmp_ne  i16 %lost_2, i16 0

]]></Node>
<StgValue><ssdm name="sticky_4"/></StgValue>
</operation>

<operation id="1619" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:681 %sext_ln167_2cast = trunc i32 %sext_ln167_2

]]></Node>
<StgValue><ssdm name="sext_ln167_2cast"/></StgValue>
</operation>

<operation id="1620" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:682 %B_aln_7 = lshr i16 %B_5, i16 %sext_ln167_2cast

]]></Node>
<StgValue><ssdm name="B_aln_7"/></StgValue>
</operation>

<operation id="1621" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:683 %B_aln_8 = select i1 %icmp_ln182_2, i16 %B_aln_6, i16 %B_aln_7

]]></Node>
<StgValue><ssdm name="B_aln_8"/></StgValue>
</operation>

<operation id="1622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:684 %zext_ln181_2 = zext i16 %B_aln_8

]]></Node>
<StgValue><ssdm name="zext_ln181_2"/></StgValue>
</operation>

<operation id="1623" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:685 %xor_ln182_2 = xor i1 %icmp_ln182_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_2"/></StgValue>
</operation>

<operation id="1624" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:686 %sticky_5 = and i1 %sticky_4, i1 %xor_ln182_2

]]></Node>
<StgValue><ssdm name="sticky_5"/></StgValue>
</operation>

<operation id="1625" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:687 %xor_ln200_2 = xor i1 %sa_2, i1 %sb_2

]]></Node>
<StgValue><ssdm name="xor_ln200_2"/></StgValue>
</operation>

<operation id="1626" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:688 %M_16 = add i17 %zext_ln181_2, i17 %zext_ln178_8

]]></Node>
<StgValue><ssdm name="M_16"/></StgValue>
</operation>

<operation id="1627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:689 %zext_ln198_4 = zext i17 %M_16

]]></Node>
<StgValue><ssdm name="zext_ln198_4"/></StgValue>
</operation>

<operation id="1628" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:690 %icmp_ln203_2 = icmp_ult  i16 %A_5, i16 %B_aln_8

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="1629" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:691 %xor_ln203_2 = xor i1 %icmp_ln203_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_2"/></StgValue>
</operation>

<operation id="1630" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:692 %M_17 = sub i17 %zext_ln178_8, i17 %zext_ln181_2

]]></Node>
<StgValue><ssdm name="M_17"/></StgValue>
</operation>

<operation id="1631" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:693 %M_18 = sub i17 %zext_ln181_2, i17 %zext_ln178_8

]]></Node>
<StgValue><ssdm name="M_18"/></StgValue>
</operation>

<operation id="1632" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:694 %M_19 = select i1 %xor_ln203_2, i17 %M_17, i17 %M_18

]]></Node>
<StgValue><ssdm name="M_19"/></StgValue>
</operation>

<operation id="1633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:695 %sext_ln203_2 = sext i17 %M_19

]]></Node>
<StgValue><ssdm name="sext_ln203_2"/></StgValue>
</operation>

<operation id="1634" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:696 %s_13 = select i1 %xor_ln203_2, i1 %sa_2, i1 %sb_2

]]></Node>
<StgValue><ssdm name="s_13"/></StgValue>
</operation>

<operation id="1635" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:697 %M_20 = select i1 %xor_ln200_2, i18 %sext_ln203_2, i18 %zext_ln198_4

]]></Node>
<StgValue><ssdm name="M_20"/></StgValue>
</operation>

<operation id="1636" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:698 %s_14 = select i1 %xor_ln200_2, i1 %s_13, i1 %sb_2

]]></Node>
<StgValue><ssdm name="s_14"/></StgValue>
</operation>

<operation id="1637" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:699 %icmp_ln207_2 = icmp_eq  i18 %M_20, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_2"/></StgValue>
</operation>

<operation id="1638" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:700 %tmp_37 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_20, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1639" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:701 %icmp_ln217_2 = icmp_ne  i2 %tmp_37, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_2"/></StgValue>
</operation>

<operation id="1640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:702 %trunc_ln217_2 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_20, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_2"/></StgValue>
</operation>

<operation id="1641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:703 %sext_ln217_2 = sext i17 %trunc_ln217_2

]]></Node>
<StgValue><ssdm name="sext_ln217_2"/></StgValue>
</operation>

<operation id="1642" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:704 %maxe_20 = add i9 %zext_ln178_6, i9 1

]]></Node>
<StgValue><ssdm name="maxe_20"/></StgValue>
</operation>

<operation id="1643" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:705 %maxe_21 = select i1 %icmp_ln217_2, i9 %maxe_20, i9 %zext_ln178_6

]]></Node>
<StgValue><ssdm name="maxe_21"/></StgValue>
</operation>

<operation id="1644" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:706 %zext_ln217_2 = zext i9 %maxe_21

]]></Node>
<StgValue><ssdm name="zext_ln217_2"/></StgValue>
</operation>

<operation id="1645" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:707 %M_21 = select i1 %icmp_ln217_2, i18 %sext_ln217_2, i18 %M_20

]]></Node>
<StgValue><ssdm name="M_21"/></StgValue>
</operation>

<operation id="1646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:708 %sext_ln198_2 = sext i18 %M_21

]]></Node>
<StgValue><ssdm name="sext_ln198_2"/></StgValue>
</operation>

<operation id="1647" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:709 %zext_ln198_5 = zext i31 %sext_ln198_2

]]></Node>
<StgValue><ssdm name="zext_ln198_5"/></StgValue>
</operation>

<operation id="1648" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:710 %trunc_ln198_4 = trunc i18 %M_21

]]></Node>
<StgValue><ssdm name="trunc_ln198_4"/></StgValue>
</operation>

<operation id="1649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:711 %tmp_38 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_21, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1650" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:712 %icmp_ln220_4 = icmp_eq  i3 %tmp_38, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_4"/></StgValue>
</operation>

<operation id="1651" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:713 %icmp_ln220_5 = icmp_eq  i9 %maxe_21, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_5"/></StgValue>
</operation>

<operation id="1652" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:714 %tmp_62 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_5, i1 1

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1653" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:715 %lz_4 = add i32 %tmp_62, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_4"/></StgValue>
</operation>

<operation id="1654" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:716 %icmp_ln222_2 = icmp_sgt  i32 %lz_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_2"/></StgValue>
</operation>

<operation id="1655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:717 %zext_ln223_2 = zext i9 %maxe_21

]]></Node>
<StgValue><ssdm name="zext_ln223_2"/></StgValue>
</operation>

<operation id="1656" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:718 %icmp_ln223_2 = icmp_slt  i32 %lz_4, i32 %zext_ln223_2

]]></Node>
<StgValue><ssdm name="icmp_ln223_2"/></StgValue>
</operation>

<operation id="1657" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:719 %xor_ln223_2 = xor i1 %icmp_ln223_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_2"/></StgValue>
</operation>

<operation id="1658" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:720 %lz_5 = select i1 %xor_ln223_2, i32 %zext_ln223_2, i32 %lz_4

]]></Node>
<StgValue><ssdm name="lz_5"/></StgValue>
</operation>

<operation id="1659" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:721 %M_22 = shl i32 %zext_ln198_5, i32 %lz_5

]]></Node>
<StgValue><ssdm name="M_22"/></StgValue>
</operation>

<operation id="1660" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:722 %trunc_ln198_5 = trunc i32 %M_22

]]></Node>
<StgValue><ssdm name="trunc_ln198_5"/></StgValue>
</operation>

<operation id="1661" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:723 %trunc_ln225_2 = trunc i32 %lz_5

]]></Node>
<StgValue><ssdm name="trunc_ln225_2"/></StgValue>
</operation>

<operation id="1662" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:724 %maxe_22 = sub i16 %zext_ln217_2, i16 %trunc_ln225_2

]]></Node>
<StgValue><ssdm name="maxe_22"/></StgValue>
</operation>

<operation id="1663" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:725 %xor_ln220_2 = xor i1 %icmp_ln220_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_2"/></StgValue>
</operation>

<operation id="1664" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:726 %and_ln222_4 = and i1 %icmp_ln222_2, i1 %xor_ln220_2

]]></Node>
<StgValue><ssdm name="and_ln222_4"/></StgValue>
</operation>

<operation id="1665" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:727 %and_ln222_5 = and i1 %and_ln222_4, i1 %icmp_ln220_4

]]></Node>
<StgValue><ssdm name="and_ln222_5"/></StgValue>
</operation>

<operation id="1666" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:728 %maxe_23 = select i1 %and_ln222_5, i16 %maxe_22, i16 %zext_ln217_2

]]></Node>
<StgValue><ssdm name="maxe_23"/></StgValue>
</operation>

<operation id="1667" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:729 %and_ln220_2 = and i1 %icmp_ln220_4, i1 %icmp_ln220_5

]]></Node>
<StgValue><ssdm name="and_ln220_2"/></StgValue>
</operation>

<operation id="1668" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:730 %maxe_24 = select i1 %and_ln220_2, i16 0, i16 %maxe_23

]]></Node>
<StgValue><ssdm name="maxe_24"/></StgValue>
</operation>

<operation id="1669" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:731 %M_23 = select i1 %and_ln222_5, i16 %trunc_ln198_5, i16 %trunc_ln198_4

]]></Node>
<StgValue><ssdm name="M_23"/></StgValue>
</operation>

<operation id="1670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:732 %round_up_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_23, i32 8

]]></Node>
<StgValue><ssdm name="round_up_7"/></StgValue>
</operation>

<operation id="1671" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:733 %frac_keep_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_23, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_2"/></StgValue>
</operation>

<operation id="1672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:734 %trunc_ln231_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_23, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_2"/></StgValue>
</operation>

<operation id="1673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:735 %zext_ln231_2 = zext i8 %frac_keep_2

]]></Node>
<StgValue><ssdm name="zext_ln231_2"/></StgValue>
</operation>

<operation id="1674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:736 %tmp_18 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:737 %trunc_ln240_2 = trunc i16 %M_23

]]></Node>
<StgValue><ssdm name="trunc_ln240_2"/></StgValue>
</operation>

<operation id="1676" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:738 %or_ln240_34 = or i2 %trunc_ln240_2, i2 %tmp_18

]]></Node>
<StgValue><ssdm name="or_ln240_34"/></StgValue>
</operation>

<operation id="1677" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:739 %tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_23, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:740 %or_ln240_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_40, i2 %or_ln240_34

]]></Node>
<StgValue><ssdm name="or_ln240_2"/></StgValue>
</operation>

<operation id="1679" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:741 %icmp_ln240_2 = icmp_ne  i7 %or_ln240_2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_2"/></StgValue>
</operation>

<operation id="1680" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:742 %round_up_8 = or i1 %icmp_ln240_2, i1 %round_up_7

]]></Node>
<StgValue><ssdm name="round_up_8"/></StgValue>
</operation>

<operation id="1681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:743 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1682" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:744 %round_up_9 = and i1 %round_up_8, i1 %tmp_41

]]></Node>
<StgValue><ssdm name="round_up_9"/></StgValue>
</operation>

<operation id="1683" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:745 %zext_ln238_2 = zext i1 %round_up_9

]]></Node>
<StgValue><ssdm name="zext_ln238_2"/></StgValue>
</operation>

<operation id="1684" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:746 %zext_ln244_4 = zext i1 %round_up_9

]]></Node>
<StgValue><ssdm name="zext_ln244_4"/></StgValue>
</operation>

<operation id="1685" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:747 %zext_ln244_5 = zext i1 %round_up_9

]]></Node>
<StgValue><ssdm name="zext_ln244_5"/></StgValue>
</operation>

<operation id="1686" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:748 %rounded_2 = add i9 %zext_ln238_2, i9 %zext_ln231_2

]]></Node>
<StgValue><ssdm name="rounded_2"/></StgValue>
</operation>

<operation id="1687" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:749 %add_ln244_3 = add i8 %zext_ln244_5, i8 %frac_keep_2

]]></Node>
<StgValue><ssdm name="add_ln244_3"/></StgValue>
</operation>

<operation id="1688" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:750 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1689" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:751 %maxe_25 = add i16 %maxe_24, i16 1

]]></Node>
<StgValue><ssdm name="maxe_25"/></StgValue>
</operation>

<operation id="1690" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:752 %maxe_26 = select i1 %tmp_42, i16 %maxe_25, i16 %maxe_24

]]></Node>
<StgValue><ssdm name="maxe_26"/></StgValue>
</operation>

<operation id="1691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:753 %trunc_ln247_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_3, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_2"/></StgValue>
</operation>

<operation id="1692" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:754 %add_ln247_4 = add i7 %zext_ln244_4, i7 %trunc_ln231_2

]]></Node>
<StgValue><ssdm name="add_ln247_4"/></StgValue>
</operation>

<operation id="1693" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:755 %m7_2 = select i1 %tmp_42, i7 %trunc_ln247_2, i7 %add_ln247_4

]]></Node>
<StgValue><ssdm name="m7_2"/></StgValue>
</operation>

<operation id="1694" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:756 %icmp_ln250_2 = icmp_ugt  i16 %maxe_26, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_2"/></StgValue>
</operation>

<operation id="1695" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:757 %shl_ln23_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_14, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_4"/></StgValue>
</operation>

<operation id="1696" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:758 %or_ln23_4 = or i16 %shl_ln23_4, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_4"/></StgValue>
</operation>

<operation id="1697" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:759 %shl_ln23_3 = shl i16 %maxe_26, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_3"/></StgValue>
</operation>

<operation id="1698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:760 %tmp15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_14, i8 0, i7 %m7_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1699" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:761 %or_ln23_5 = or i16 %tmp15, i16 %shl_ln23_3

]]></Node>
<StgValue><ssdm name="or_ln23_5"/></StgValue>
</operation>

<operation id="1700" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:762 %or_ln142_34 = or i1 %icmp_ln134_2, i1 %or_ln142_2

]]></Node>
<StgValue><ssdm name="or_ln142_34"/></StgValue>
</operation>

<operation id="1701" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:763 %or_ln145_37 = or i1 %or_ln142_34, i1 %icmp_ln145_2

]]></Node>
<StgValue><ssdm name="or_ln145_37"/></StgValue>
</operation>

<operation id="1702" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:764 %xor_ln145_2 = xor i1 %or_ln145_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_2"/></StgValue>
</operation>

<operation id="1703" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:765 %and_ln172_2 = and i1 %icmp_ln172_2, i1 %xor_ln145_2

]]></Node>
<StgValue><ssdm name="and_ln172_2"/></StgValue>
</operation>

<operation id="1704" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:766 %select_ln172_2 = select i1 %and_ln172_2, i16 %select_ln174_2, i16 %or_ln23_5

]]></Node>
<StgValue><ssdm name="select_ln172_2"/></StgValue>
</operation>

<operation id="1705" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:767 %or_ln172_2 = or i1 %or_ln145_37, i1 %icmp_ln172_2

]]></Node>
<StgValue><ssdm name="or_ln172_2"/></StgValue>
</operation>

<operation id="1706" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:768 %or_ln207_2 = or i1 %or_ln172_2, i1 %icmp_ln207_2

]]></Node>
<StgValue><ssdm name="or_ln207_2"/></StgValue>
</operation>

<operation id="1707" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:769 %xor_ln207_2 = xor i1 %or_ln207_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_2"/></StgValue>
</operation>

<operation id="1708" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:770 %and_ln250_2 = and i1 %icmp_ln250_2, i1 %xor_ln207_2

]]></Node>
<StgValue><ssdm name="and_ln250_2"/></StgValue>
</operation>

<operation id="1709" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:771 %select_ln250_2 = select i1 %and_ln250_2, i16 %or_ln23_4, i16 %select_ln172_2

]]></Node>
<StgValue><ssdm name="select_ln250_2"/></StgValue>
</operation>

<operation id="1710" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:772 %and_ln135_4 = and i1 %icmp_ln134_2, i1 %icmp_ln135_2

]]></Node>
<StgValue><ssdm name="and_ln135_4"/></StgValue>
</operation>

<operation id="1711" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:773 %select_ln135_2 = select i1 %and_ln135_4, i16 %select_ln138_2, i16 %select_ln250_2

]]></Node>
<StgValue><ssdm name="select_ln135_2"/></StgValue>
</operation>

<operation id="1712" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:774 %xor_ln135_2 = xor i1 %icmp_ln135_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_2"/></StgValue>
</operation>

<operation id="1713" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:775 %and_ln135_5 = and i1 %icmp_ln134_2, i1 %xor_ln135_2

]]></Node>
<StgValue><ssdm name="and_ln135_5"/></StgValue>
</operation>

<operation id="1714" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:776 %xor_ln142_2 = xor i1 %or_ln142_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_2"/></StgValue>
</operation>

<operation id="1715" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:777 %and_ln145_2 = and i1 %icmp_ln145_2, i1 %xor_ln142_2

]]></Node>
<StgValue><ssdm name="and_ln145_2"/></StgValue>
</operation>

<operation id="1716" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:778 %or_ln145_38 = or i1 %and_ln135_5, i1 %and_ln145_2

]]></Node>
<StgValue><ssdm name="or_ln145_38"/></StgValue>
</operation>

<operation id="1717" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:779 %select_ln145_2 = select i1 %or_ln145_38, i16 %a_bits_assign_2_load, i16 %select_ln135_2

]]></Node>
<StgValue><ssdm name="select_ln145_2"/></StgValue>
</operation>

<operation id="1718" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:780 %xor_ln134_2 = xor i1 %icmp_ln134_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_2"/></StgValue>
</operation>

<operation id="1719" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:781 %and_ln142_2 = and i1 %or_ln142_2, i1 %xor_ln134_2

]]></Node>
<StgValue><ssdm name="and_ln142_2"/></StgValue>
</operation>

<operation id="1720" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:782 %select_ln142_2 = select i1 %and_ln142_2, i16 %e_b_2, i16 %select_ln145_2

]]></Node>
<StgValue><ssdm name="select_ln142_2"/></StgValue>
</operation>

<operation id="1721" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:783 %xor_ln172_2 = xor i1 %or_ln172_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_2"/></StgValue>
</operation>

<operation id="1722" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:784 %and_ln207_2 = and i1 %icmp_ln207_2, i1 %xor_ln172_2

]]></Node>
<StgValue><ssdm name="and_ln207_2"/></StgValue>
</operation>

<operation id="1723" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:785 %select_ln207_2 = select i1 %and_ln207_2, i16 0, i16 %select_ln142_2

]]></Node>
<StgValue><ssdm name="select_ln207_2"/></StgValue>
</operation>

<operation id="1724" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:788 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_3_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1725" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:790 %ea_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_3_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_3"/></StgValue>
</operation>

<operation id="1726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:792 %zext_ln129_6 = zext i7 %ma_3

]]></Node>
<StgValue><ssdm name="zext_ln129_6"/></StgValue>
</operation>

<operation id="1727" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:794 %icmp_ln134_3 = icmp_eq  i8 %ea_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_3"/></StgValue>
</operation>

<operation id="1728" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:795 %icmp_ln135_3 = icmp_eq  i7 %ma_3, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_3"/></StgValue>
</operation>

<operation id="1729" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:796 %icmp_ln142_3 = icmp_eq  i8 %eb_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_3"/></StgValue>
</operation>

<operation id="1730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:797 %trunc_ln144_3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_3_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_3"/></StgValue>
</operation>

<operation id="1731" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:798 %or_ln144_33 = or i7 %trunc_ln144_3, i7 %ma_3

]]></Node>
<StgValue><ssdm name="or_ln144_33"/></StgValue>
</operation>

<operation id="1732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:799 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_3_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:800 %or_ln144_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_45, i7 %or_ln144_33

]]></Node>
<StgValue><ssdm name="or_ln144_3"/></StgValue>
</operation>

<operation id="1734" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:801 %icmp_ln144_3 = icmp_eq  i8 %or_ln144_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_3"/></StgValue>
</operation>

<operation id="1735" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:802 %or_ln142_3 = or i1 %icmp_ln142_3, i1 %icmp_ln144_3

]]></Node>
<StgValue><ssdm name="or_ln142_3"/></StgValue>
</operation>

<operation id="1736" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:804 %xor_ln138_3 = xor i1 %tmp_43, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="xor_ln138_3"/></StgValue>
</operation>

<operation id="1737" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:805 %and_ln138_6 = and i1 %icmp_ln138_3, i1 %xor_ln138_3

]]></Node>
<StgValue><ssdm name="and_ln138_6"/></StgValue>
</operation>

<operation id="1738" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:806 %and_ln138_7 = and i1 %and_ln138_6, i1 %icmp_ln142_3

]]></Node>
<StgValue><ssdm name="and_ln138_7"/></StgValue>
</operation>

<operation id="1739" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:807 %select_ln138_3 = select i1 %and_ln138_7, i16 32641, i16 %a_bits_assign_3_load

]]></Node>
<StgValue><ssdm name="select_ln138_3"/></StgValue>
</operation>

<operation id="1740" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:813 %icmp_ln158_6 = icmp_ne  i8 %ea_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_6"/></StgValue>
</operation>

<operation id="1741" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:814 %or_ln158_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_3

]]></Node>
<StgValue><ssdm name="or_ln158_6"/></StgValue>
</operation>

<operation id="1742" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:817 %select_ln158_6 = select i1 %icmp_ln158_6, i8 %or_ln158_6, i8 %zext_ln129_6

]]></Node>
<StgValue><ssdm name="select_ln158_6"/></StgValue>
</operation>

<operation id="1743" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:818 %A_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_6, i8 0

]]></Node>
<StgValue><ssdm name="A_6"/></StgValue>
</operation>

<operation id="1744" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:820 %B_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_7, i8 0

]]></Node>
<StgValue><ssdm name="B_6"/></StgValue>
</operation>

<operation id="1745" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:821 %icmp_ln162_3 = icmp_eq  i8 %ea_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_3"/></StgValue>
</operation>

<operation id="1746" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:822 %ea1_3 = select i1 %icmp_ln162_3, i8 1, i8 %ea_3

]]></Node>
<StgValue><ssdm name="ea1_3"/></StgValue>
</operation>

<operation id="1747" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:825 %icmp_ln166_3 = icmp_ult  i8 %ea1_3, i8 %eb1_3

]]></Node>
<StgValue><ssdm name="icmp_ln166_3"/></StgValue>
</operation>

<operation id="1748" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:826 %xor_ln166_3 = xor i1 %icmp_ln166_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_3"/></StgValue>
</operation>

<operation id="1749" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:827 %maxe_27 = select i1 %xor_ln166_3, i8 %ea_3, i8 %eb_3

]]></Node>
<StgValue><ssdm name="maxe_27"/></StgValue>
</operation>

<operation id="1750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:828 %zext_ln167_6 = zext i8 %ea1_3

]]></Node>
<StgValue><ssdm name="zext_ln167_6"/></StgValue>
</operation>

<operation id="1751" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:829 %zext_ln167_7 = zext i8 %eb1_3

]]></Node>
<StgValue><ssdm name="zext_ln167_7"/></StgValue>
</operation>

<operation id="1752" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:830 %sub_ln167_6 = sub i9 %zext_ln167_6, i9 %zext_ln167_7

]]></Node>
<StgValue><ssdm name="sub_ln167_6"/></StgValue>
</operation>

<operation id="1753" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:831 %sub_ln167_7 = sub i9 %zext_ln167_7, i9 %zext_ln167_6

]]></Node>
<StgValue><ssdm name="sub_ln167_7"/></StgValue>
</operation>

<operation id="1754" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:832 %diff_3 = select i1 %xor_ln166_3, i9 %sub_ln167_6, i9 %sub_ln167_7

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="1755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:833 %sext_ln167_3 = sext i9 %diff_3

]]></Node>
<StgValue><ssdm name="sext_ln167_3"/></StgValue>
</operation>

<operation id="1756" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:834 %icmp_ln172_3 = icmp_sgt  i9 %diff_3, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_3"/></StgValue>
</operation>

<operation id="1757" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:835 %select_ln174_3 = select i1 %xor_ln166_3, i16 %a_bits_assign_3_load, i16 %e_b_3

]]></Node>
<StgValue><ssdm name="select_ln174_3"/></StgValue>
</operation>

<operation id="1758" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:836 %icmp_ln178_3 = icmp_ult  i8 %ea1_3, i8 %eb1_3

]]></Node>
<StgValue><ssdm name="icmp_ln178_3"/></StgValue>
</operation>

<operation id="1759" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:837 %maxe_28 = select i1 %icmp_ln178_3, i8 %eb_3, i8 %maxe_27

]]></Node>
<StgValue><ssdm name="maxe_28"/></StgValue>
</operation>

<operation id="1760" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:838 %zext_ln178_9 = zext i8 %maxe_28

]]></Node>
<StgValue><ssdm name="zext_ln178_9"/></StgValue>
</operation>

<operation id="1761" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:839 %B_7 = select i1 %icmp_ln178_3, i16 %A_6, i16 %B_6

]]></Node>
<StgValue><ssdm name="B_7"/></StgValue>
</operation>

<operation id="1762" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:840 %A_7 = select i1 %icmp_ln178_3, i16 %B_6, i16 %A_6

]]></Node>
<StgValue><ssdm name="A_7"/></StgValue>
</operation>

<operation id="1763" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:841 %zext_ln178_11 = zext i16 %A_7

]]></Node>
<StgValue><ssdm name="zext_ln178_11"/></StgValue>
</operation>

<operation id="1764" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:842 %sb_3 = select i1 %icmp_ln178_3, i1 %tmp_43, i1 %tmp_44

]]></Node>
<StgValue><ssdm name="sb_3"/></StgValue>
</operation>

<operation id="1765" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:843 %sa_3 = select i1 %icmp_ln178_3, i1 %tmp_44, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="sa_3"/></StgValue>
</operation>

<operation id="1766" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:844 %tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_3, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1767" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:845 %icmp_ln182_3 = icmp_slt  i8 %tmp_47, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_3"/></StgValue>
</operation>

<operation id="1768" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:846 %icmp_ln184_3 = icmp_eq  i9 %diff_3, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_3"/></StgValue>
</operation>

<operation id="1769" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:847 %lshr_ln184_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_7, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_3"/></StgValue>
</operation>

<operation id="1770" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:848 %zext_ln184_3 = zext i15 %lshr_ln184_3

]]></Node>
<StgValue><ssdm name="zext_ln184_3"/></StgValue>
</operation>

<operation id="1771" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:849 %B_aln_9 = select i1 %icmp_ln184_3, i16 %B_7, i16 %zext_ln184_3

]]></Node>
<StgValue><ssdm name="B_aln_9"/></StgValue>
</operation>

<operation id="1772" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:850 %shl_ln191_3 = shl i32 1, i32 %sext_ln167_3

]]></Node>
<StgValue><ssdm name="shl_ln191_3"/></StgValue>
</operation>

<operation id="1773" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:851 %trunc_ln191_3 = trunc i32 %shl_ln191_3

]]></Node>
<StgValue><ssdm name="trunc_ln191_3"/></StgValue>
</operation>

<operation id="1774" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:852 %add_ln191_3 = add i16 %trunc_ln191_3, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_3"/></StgValue>
</operation>

<operation id="1775" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:853 %lost_3 = and i16 %add_ln191_3, i16 %B_7

]]></Node>
<StgValue><ssdm name="lost_3"/></StgValue>
</operation>

<operation id="1776" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:854 %sticky_6 = icmp_ne  i16 %lost_3, i16 0

]]></Node>
<StgValue><ssdm name="sticky_6"/></StgValue>
</operation>

<operation id="1777" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:855 %sext_ln167_3cast = trunc i32 %sext_ln167_3

]]></Node>
<StgValue><ssdm name="sext_ln167_3cast"/></StgValue>
</operation>

<operation id="1778" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:856 %B_aln_10 = lshr i16 %B_7, i16 %sext_ln167_3cast

]]></Node>
<StgValue><ssdm name="B_aln_10"/></StgValue>
</operation>

<operation id="1779" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:857 %B_aln_11 = select i1 %icmp_ln182_3, i16 %B_aln_9, i16 %B_aln_10

]]></Node>
<StgValue><ssdm name="B_aln_11"/></StgValue>
</operation>

<operation id="1780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:858 %zext_ln181_3 = zext i16 %B_aln_11

]]></Node>
<StgValue><ssdm name="zext_ln181_3"/></StgValue>
</operation>

<operation id="1781" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:859 %xor_ln182_3 = xor i1 %icmp_ln182_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_3"/></StgValue>
</operation>

<operation id="1782" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:860 %sticky_7 = and i1 %sticky_6, i1 %xor_ln182_3

]]></Node>
<StgValue><ssdm name="sticky_7"/></StgValue>
</operation>

<operation id="1783" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:861 %xor_ln200_3 = xor i1 %sa_3, i1 %sb_3

]]></Node>
<StgValue><ssdm name="xor_ln200_3"/></StgValue>
</operation>

<operation id="1784" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:862 %M_24 = add i17 %zext_ln181_3, i17 %zext_ln178_11

]]></Node>
<StgValue><ssdm name="M_24"/></StgValue>
</operation>

<operation id="1785" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:863 %zext_ln198_6 = zext i17 %M_24

]]></Node>
<StgValue><ssdm name="zext_ln198_6"/></StgValue>
</operation>

<operation id="1786" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:864 %icmp_ln203_3 = icmp_ult  i16 %A_7, i16 %B_aln_11

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="1787" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:865 %xor_ln203_3 = xor i1 %icmp_ln203_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_3"/></StgValue>
</operation>

<operation id="1788" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:866 %M_25 = sub i17 %zext_ln178_11, i17 %zext_ln181_3

]]></Node>
<StgValue><ssdm name="M_25"/></StgValue>
</operation>

<operation id="1789" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:867 %M_26 = sub i17 %zext_ln181_3, i17 %zext_ln178_11

]]></Node>
<StgValue><ssdm name="M_26"/></StgValue>
</operation>

<operation id="1790" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:868 %M_27 = select i1 %xor_ln203_3, i17 %M_25, i17 %M_26

]]></Node>
<StgValue><ssdm name="M_27"/></StgValue>
</operation>

<operation id="1791" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:869 %sext_ln203_3 = sext i17 %M_27

]]></Node>
<StgValue><ssdm name="sext_ln203_3"/></StgValue>
</operation>

<operation id="1792" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:870 %s_17 = select i1 %xor_ln203_3, i1 %sa_3, i1 %sb_3

]]></Node>
<StgValue><ssdm name="s_17"/></StgValue>
</operation>

<operation id="1793" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:871 %M_28 = select i1 %xor_ln200_3, i18 %sext_ln203_3, i18 %zext_ln198_6

]]></Node>
<StgValue><ssdm name="M_28"/></StgValue>
</operation>

<operation id="1794" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:872 %s_18 = select i1 %xor_ln200_3, i1 %s_17, i1 %sb_3

]]></Node>
<StgValue><ssdm name="s_18"/></StgValue>
</operation>

<operation id="1795" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:873 %icmp_ln207_3 = icmp_eq  i18 %M_28, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_3"/></StgValue>
</operation>

<operation id="1796" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:874 %tmp_48 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_28, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1797" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:875 %icmp_ln217_3 = icmp_ne  i2 %tmp_48, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_3"/></StgValue>
</operation>

<operation id="1798" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:876 %trunc_ln217_3 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_28, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_3"/></StgValue>
</operation>

<operation id="1799" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:877 %sext_ln217_3 = sext i17 %trunc_ln217_3

]]></Node>
<StgValue><ssdm name="sext_ln217_3"/></StgValue>
</operation>

<operation id="1800" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:878 %maxe_29 = add i9 %zext_ln178_9, i9 1

]]></Node>
<StgValue><ssdm name="maxe_29"/></StgValue>
</operation>

<operation id="1801" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:879 %maxe_30 = select i1 %icmp_ln217_3, i9 %maxe_29, i9 %zext_ln178_9

]]></Node>
<StgValue><ssdm name="maxe_30"/></StgValue>
</operation>

<operation id="1802" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:880 %zext_ln217_3 = zext i9 %maxe_30

]]></Node>
<StgValue><ssdm name="zext_ln217_3"/></StgValue>
</operation>

<operation id="1803" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:881 %M_29 = select i1 %icmp_ln217_3, i18 %sext_ln217_3, i18 %M_28

]]></Node>
<StgValue><ssdm name="M_29"/></StgValue>
</operation>

<operation id="1804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:882 %sext_ln198_3 = sext i18 %M_29

]]></Node>
<StgValue><ssdm name="sext_ln198_3"/></StgValue>
</operation>

<operation id="1805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:883 %zext_ln198_7 = zext i31 %sext_ln198_3

]]></Node>
<StgValue><ssdm name="zext_ln198_7"/></StgValue>
</operation>

<operation id="1806" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:884 %trunc_ln198_6 = trunc i18 %M_29

]]></Node>
<StgValue><ssdm name="trunc_ln198_6"/></StgValue>
</operation>

<operation id="1807" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:885 %tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_29, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1808" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:886 %icmp_ln220_6 = icmp_eq  i3 %tmp_49, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_6"/></StgValue>
</operation>

<operation id="1809" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:887 %icmp_ln220_7 = icmp_eq  i9 %maxe_30, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_7"/></StgValue>
</operation>

<operation id="1810" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:888 %tmp_63 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_7, i1 1

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1811" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:889 %lz_6 = add i32 %tmp_63, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_6"/></StgValue>
</operation>

<operation id="1812" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:890 %icmp_ln222_3 = icmp_sgt  i32 %lz_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_3"/></StgValue>
</operation>

<operation id="1813" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:891 %zext_ln223_3 = zext i9 %maxe_30

]]></Node>
<StgValue><ssdm name="zext_ln223_3"/></StgValue>
</operation>

<operation id="1814" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:892 %icmp_ln223_3 = icmp_slt  i32 %lz_6, i32 %zext_ln223_3

]]></Node>
<StgValue><ssdm name="icmp_ln223_3"/></StgValue>
</operation>

<operation id="1815" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:893 %xor_ln223_3 = xor i1 %icmp_ln223_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_3"/></StgValue>
</operation>

<operation id="1816" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:894 %lz_7 = select i1 %xor_ln223_3, i32 %zext_ln223_3, i32 %lz_6

]]></Node>
<StgValue><ssdm name="lz_7"/></StgValue>
</operation>

<operation id="1817" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:895 %M_30 = shl i32 %zext_ln198_7, i32 %lz_7

]]></Node>
<StgValue><ssdm name="M_30"/></StgValue>
</operation>

<operation id="1818" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:896 %trunc_ln198_7 = trunc i32 %M_30

]]></Node>
<StgValue><ssdm name="trunc_ln198_7"/></StgValue>
</operation>

<operation id="1819" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:897 %trunc_ln225_3 = trunc i32 %lz_7

]]></Node>
<StgValue><ssdm name="trunc_ln225_3"/></StgValue>
</operation>

<operation id="1820" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:898 %maxe_31 = sub i16 %zext_ln217_3, i16 %trunc_ln225_3

]]></Node>
<StgValue><ssdm name="maxe_31"/></StgValue>
</operation>

<operation id="1821" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:899 %xor_ln220_3 = xor i1 %icmp_ln220_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_3"/></StgValue>
</operation>

<operation id="1822" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:900 %and_ln222_6 = and i1 %icmp_ln222_3, i1 %xor_ln220_3

]]></Node>
<StgValue><ssdm name="and_ln222_6"/></StgValue>
</operation>

<operation id="1823" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:901 %and_ln222_7 = and i1 %and_ln222_6, i1 %icmp_ln220_6

]]></Node>
<StgValue><ssdm name="and_ln222_7"/></StgValue>
</operation>

<operation id="1824" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:902 %maxe_32 = select i1 %and_ln222_7, i16 %maxe_31, i16 %zext_ln217_3

]]></Node>
<StgValue><ssdm name="maxe_32"/></StgValue>
</operation>

<operation id="1825" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:903 %and_ln220_3 = and i1 %icmp_ln220_6, i1 %icmp_ln220_7

]]></Node>
<StgValue><ssdm name="and_ln220_3"/></StgValue>
</operation>

<operation id="1826" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:904 %maxe_33 = select i1 %and_ln220_3, i16 0, i16 %maxe_32

]]></Node>
<StgValue><ssdm name="maxe_33"/></StgValue>
</operation>

<operation id="1827" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:905 %M_31 = select i1 %and_ln222_7, i16 %trunc_ln198_7, i16 %trunc_ln198_6

]]></Node>
<StgValue><ssdm name="M_31"/></StgValue>
</operation>

<operation id="1828" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:906 %round_up_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_31, i32 8

]]></Node>
<StgValue><ssdm name="round_up_10"/></StgValue>
</operation>

<operation id="1829" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:907 %frac_keep_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_31, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_3"/></StgValue>
</operation>

<operation id="1830" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:908 %trunc_ln231_3 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_31, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_3"/></StgValue>
</operation>

<operation id="1831" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:909 %zext_ln231_3 = zext i8 %frac_keep_3

]]></Node>
<StgValue><ssdm name="zext_ln231_3"/></StgValue>
</operation>

<operation id="1832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:910 %tmp_24 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_7

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1833" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:911 %trunc_ln240_3 = trunc i16 %M_31

]]></Node>
<StgValue><ssdm name="trunc_ln240_3"/></StgValue>
</operation>

<operation id="1834" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:912 %or_ln240_36 = or i2 %trunc_ln240_3, i2 %tmp_24

]]></Node>
<StgValue><ssdm name="or_ln240_36"/></StgValue>
</operation>

<operation id="1835" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:913 %tmp_51 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_31, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1836" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:914 %or_ln240_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_51, i2 %or_ln240_36

]]></Node>
<StgValue><ssdm name="or_ln240_3"/></StgValue>
</operation>

<operation id="1837" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:915 %icmp_ln240_3 = icmp_ne  i7 %or_ln240_3, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_3"/></StgValue>
</operation>

<operation id="1838" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:916 %round_up_11 = or i1 %icmp_ln240_3, i1 %round_up_10

]]></Node>
<StgValue><ssdm name="round_up_11"/></StgValue>
</operation>

<operation id="1839" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:917 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_31, i32 7

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1840" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:918 %round_up_12 = and i1 %round_up_11, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="round_up_12"/></StgValue>
</operation>

<operation id="1841" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:919 %zext_ln238_3 = zext i1 %round_up_12

]]></Node>
<StgValue><ssdm name="zext_ln238_3"/></StgValue>
</operation>

<operation id="1842" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:920 %zext_ln244_6 = zext i1 %round_up_12

]]></Node>
<StgValue><ssdm name="zext_ln244_6"/></StgValue>
</operation>

<operation id="1843" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:921 %zext_ln244_7 = zext i1 %round_up_12

]]></Node>
<StgValue><ssdm name="zext_ln244_7"/></StgValue>
</operation>

<operation id="1844" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:922 %rounded_3 = add i9 %zext_ln238_3, i9 %zext_ln231_3

]]></Node>
<StgValue><ssdm name="rounded_3"/></StgValue>
</operation>

<operation id="1845" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:923 %add_ln244_4 = add i8 %zext_ln244_7, i8 %frac_keep_3

]]></Node>
<StgValue><ssdm name="add_ln244_4"/></StgValue>
</operation>

<operation id="1846" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:924 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1847" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:925 %maxe_34 = add i16 %maxe_33, i16 1

]]></Node>
<StgValue><ssdm name="maxe_34"/></StgValue>
</operation>

<operation id="1848" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:926 %maxe_35 = select i1 %tmp_53, i16 %maxe_34, i16 %maxe_33

]]></Node>
<StgValue><ssdm name="maxe_35"/></StgValue>
</operation>

<operation id="1849" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:927 %trunc_ln247_3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_4, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_3"/></StgValue>
</operation>

<operation id="1850" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:928 %add_ln247_6 = add i7 %zext_ln244_6, i7 %trunc_ln231_3

]]></Node>
<StgValue><ssdm name="add_ln247_6"/></StgValue>
</operation>

<operation id="1851" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:929 %m7_3 = select i1 %tmp_53, i7 %trunc_ln247_3, i7 %add_ln247_6

]]></Node>
<StgValue><ssdm name="m7_3"/></StgValue>
</operation>

<operation id="1852" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:930 %icmp_ln250_3 = icmp_ugt  i16 %maxe_35, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_3"/></StgValue>
</operation>

<operation id="1853" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:931 %shl_ln23_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_18, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_6"/></StgValue>
</operation>

<operation id="1854" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:932 %or_ln23_6 = or i16 %shl_ln23_6, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_6"/></StgValue>
</operation>

<operation id="1855" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:933 %shl_ln23_5 = shl i16 %maxe_35, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_5"/></StgValue>
</operation>

<operation id="1856" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:934 %tmp20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_18, i8 0, i7 %m7_3

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1857" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:935 %or_ln23_7 = or i16 %tmp20, i16 %shl_ln23_5

]]></Node>
<StgValue><ssdm name="or_ln23_7"/></StgValue>
</operation>

<operation id="1858" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:936 %or_ln142_35 = or i1 %icmp_ln134_3, i1 %or_ln142_3

]]></Node>
<StgValue><ssdm name="or_ln142_35"/></StgValue>
</operation>

<operation id="1859" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:937 %or_ln145_40 = or i1 %or_ln142_35, i1 %icmp_ln145_3

]]></Node>
<StgValue><ssdm name="or_ln145_40"/></StgValue>
</operation>

<operation id="1860" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:938 %xor_ln145_3 = xor i1 %or_ln145_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_3"/></StgValue>
</operation>

<operation id="1861" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:939 %and_ln172_3 = and i1 %icmp_ln172_3, i1 %xor_ln145_3

]]></Node>
<StgValue><ssdm name="and_ln172_3"/></StgValue>
</operation>

<operation id="1862" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:940 %select_ln172_3 = select i1 %and_ln172_3, i16 %select_ln174_3, i16 %or_ln23_7

]]></Node>
<StgValue><ssdm name="select_ln172_3"/></StgValue>
</operation>

<operation id="1863" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:941 %or_ln172_3 = or i1 %or_ln145_40, i1 %icmp_ln172_3

]]></Node>
<StgValue><ssdm name="or_ln172_3"/></StgValue>
</operation>

<operation id="1864" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:942 %or_ln207_3 = or i1 %or_ln172_3, i1 %icmp_ln207_3

]]></Node>
<StgValue><ssdm name="or_ln207_3"/></StgValue>
</operation>

<operation id="1865" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:943 %xor_ln207_3 = xor i1 %or_ln207_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_3"/></StgValue>
</operation>

<operation id="1866" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:944 %and_ln250_3 = and i1 %icmp_ln250_3, i1 %xor_ln207_3

]]></Node>
<StgValue><ssdm name="and_ln250_3"/></StgValue>
</operation>

<operation id="1867" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:945 %select_ln250_3 = select i1 %and_ln250_3, i16 %or_ln23_6, i16 %select_ln172_3

]]></Node>
<StgValue><ssdm name="select_ln250_3"/></StgValue>
</operation>

<operation id="1868" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:946 %and_ln135_6 = and i1 %icmp_ln134_3, i1 %icmp_ln135_3

]]></Node>
<StgValue><ssdm name="and_ln135_6"/></StgValue>
</operation>

<operation id="1869" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:947 %select_ln135_3 = select i1 %and_ln135_6, i16 %select_ln138_3, i16 %select_ln250_3

]]></Node>
<StgValue><ssdm name="select_ln135_3"/></StgValue>
</operation>

<operation id="1870" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:948 %xor_ln135_3 = xor i1 %icmp_ln135_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_3"/></StgValue>
</operation>

<operation id="1871" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:949 %and_ln135_7 = and i1 %icmp_ln134_3, i1 %xor_ln135_3

]]></Node>
<StgValue><ssdm name="and_ln135_7"/></StgValue>
</operation>

<operation id="1872" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:950 %xor_ln142_3 = xor i1 %or_ln142_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_3"/></StgValue>
</operation>

<operation id="1873" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:951 %and_ln145_3 = and i1 %icmp_ln145_3, i1 %xor_ln142_3

]]></Node>
<StgValue><ssdm name="and_ln145_3"/></StgValue>
</operation>

<operation id="1874" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:952 %or_ln145_41 = or i1 %and_ln135_7, i1 %and_ln145_3

]]></Node>
<StgValue><ssdm name="or_ln145_41"/></StgValue>
</operation>

<operation id="1875" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:953 %select_ln145_3 = select i1 %or_ln145_41, i16 %a_bits_assign_3_load, i16 %select_ln135_3

]]></Node>
<StgValue><ssdm name="select_ln145_3"/></StgValue>
</operation>

<operation id="1876" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:954 %xor_ln134_3 = xor i1 %icmp_ln134_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_3"/></StgValue>
</operation>

<operation id="1877" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:955 %and_ln142_3 = and i1 %or_ln142_3, i1 %xor_ln134_3

]]></Node>
<StgValue><ssdm name="and_ln142_3"/></StgValue>
</operation>

<operation id="1878" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:956 %select_ln142_3 = select i1 %and_ln142_3, i16 %e_b_3, i16 %select_ln145_3

]]></Node>
<StgValue><ssdm name="select_ln142_3"/></StgValue>
</operation>

<operation id="1879" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:957 %xor_ln172_3 = xor i1 %or_ln172_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_3"/></StgValue>
</operation>

<operation id="1880" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:958 %and_ln207_3 = and i1 %icmp_ln207_3, i1 %xor_ln172_3

]]></Node>
<StgValue><ssdm name="and_ln207_3"/></StgValue>
</operation>

<operation id="1881" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:959 %select_ln207_3 = select i1 %and_ln207_3, i16 0, i16 %select_ln142_3

]]></Node>
<StgValue><ssdm name="select_ln207_3"/></StgValue>
</operation>

<operation id="1882" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:962 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_4_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1883" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:964 %ea_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_4_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_4"/></StgValue>
</operation>

<operation id="1884" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:966 %zext_ln129_8 = zext i7 %ma_4

]]></Node>
<StgValue><ssdm name="zext_ln129_8"/></StgValue>
</operation>

<operation id="1885" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:968 %icmp_ln134_4 = icmp_eq  i8 %ea_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_4"/></StgValue>
</operation>

<operation id="1886" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:969 %icmp_ln135_4 = icmp_eq  i7 %ma_4, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_4"/></StgValue>
</operation>

<operation id="1887" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:970 %icmp_ln142_4 = icmp_eq  i8 %eb_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_4"/></StgValue>
</operation>

<operation id="1888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:971 %trunc_ln144_4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_4_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_4"/></StgValue>
</operation>

<operation id="1889" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:972 %or_ln144_34 = or i7 %trunc_ln144_4, i7 %ma_4

]]></Node>
<StgValue><ssdm name="or_ln144_34"/></StgValue>
</operation>

<operation id="1890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:973 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_4_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:974 %or_ln144_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_56, i7 %or_ln144_34

]]></Node>
<StgValue><ssdm name="or_ln144_4"/></StgValue>
</operation>

<operation id="1892" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:975 %icmp_ln144_4 = icmp_eq  i8 %or_ln144_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_4"/></StgValue>
</operation>

<operation id="1893" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:976 %or_ln142_4 = or i1 %icmp_ln142_4, i1 %icmp_ln144_4

]]></Node>
<StgValue><ssdm name="or_ln142_4"/></StgValue>
</operation>

<operation id="1894" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:978 %xor_ln138_4 = xor i1 %tmp_54, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="xor_ln138_4"/></StgValue>
</operation>

<operation id="1895" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:979 %and_ln138_8 = and i1 %icmp_ln138_4, i1 %xor_ln138_4

]]></Node>
<StgValue><ssdm name="and_ln138_8"/></StgValue>
</operation>

<operation id="1896" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:980 %and_ln138_9 = and i1 %and_ln138_8, i1 %icmp_ln142_4

]]></Node>
<StgValue><ssdm name="and_ln138_9"/></StgValue>
</operation>

<operation id="1897" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:981 %select_ln138_4 = select i1 %and_ln138_9, i16 32641, i16 %a_bits_assign_4_load

]]></Node>
<StgValue><ssdm name="select_ln138_4"/></StgValue>
</operation>

<operation id="1898" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:987 %icmp_ln158_8 = icmp_ne  i8 %ea_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_8"/></StgValue>
</operation>

<operation id="1899" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:988 %or_ln158_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_4

]]></Node>
<StgValue><ssdm name="or_ln158_8"/></StgValue>
</operation>

<operation id="1900" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:991 %select_ln158_8 = select i1 %icmp_ln158_8, i8 %or_ln158_8, i8 %zext_ln129_8

]]></Node>
<StgValue><ssdm name="select_ln158_8"/></StgValue>
</operation>

<operation id="1901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:992 %A_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_8, i8 0

]]></Node>
<StgValue><ssdm name="A_8"/></StgValue>
</operation>

<operation id="1902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:994 %B_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_9, i8 0

]]></Node>
<StgValue><ssdm name="B_8"/></StgValue>
</operation>

<operation id="1903" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:995 %icmp_ln162_4 = icmp_eq  i8 %ea_4, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_4"/></StgValue>
</operation>

<operation id="1904" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:996 %ea1_4 = select i1 %icmp_ln162_4, i8 1, i8 %ea_4

]]></Node>
<StgValue><ssdm name="ea1_4"/></StgValue>
</operation>

<operation id="1905" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:999 %icmp_ln166_4 = icmp_ult  i8 %ea1_4, i8 %eb1_4

]]></Node>
<StgValue><ssdm name="icmp_ln166_4"/></StgValue>
</operation>

<operation id="1906" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1000 %xor_ln166_4 = xor i1 %icmp_ln166_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_4"/></StgValue>
</operation>

<operation id="1907" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1001 %maxe_36 = select i1 %xor_ln166_4, i8 %ea_4, i8 %eb_4

]]></Node>
<StgValue><ssdm name="maxe_36"/></StgValue>
</operation>

<operation id="1908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1002 %zext_ln167_8 = zext i8 %ea1_4

]]></Node>
<StgValue><ssdm name="zext_ln167_8"/></StgValue>
</operation>

<operation id="1909" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1003 %zext_ln167_9 = zext i8 %eb1_4

]]></Node>
<StgValue><ssdm name="zext_ln167_9"/></StgValue>
</operation>

<operation id="1910" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1004 %sub_ln167_8 = sub i9 %zext_ln167_8, i9 %zext_ln167_9

]]></Node>
<StgValue><ssdm name="sub_ln167_8"/></StgValue>
</operation>

<operation id="1911" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1005 %sub_ln167_9 = sub i9 %zext_ln167_9, i9 %zext_ln167_8

]]></Node>
<StgValue><ssdm name="sub_ln167_9"/></StgValue>
</operation>

<operation id="1912" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1006 %diff_4 = select i1 %xor_ln166_4, i9 %sub_ln167_8, i9 %sub_ln167_9

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="1913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1007 %sext_ln167_4 = sext i9 %diff_4

]]></Node>
<StgValue><ssdm name="sext_ln167_4"/></StgValue>
</operation>

<operation id="1914" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1008 %icmp_ln172_4 = icmp_sgt  i9 %diff_4, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_4"/></StgValue>
</operation>

<operation id="1915" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1009 %select_ln174_4 = select i1 %xor_ln166_4, i16 %a_bits_assign_4_load, i16 %e_b_4

]]></Node>
<StgValue><ssdm name="select_ln174_4"/></StgValue>
</operation>

<operation id="1916" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1010 %icmp_ln178_4 = icmp_ult  i8 %ea1_4, i8 %eb1_4

]]></Node>
<StgValue><ssdm name="icmp_ln178_4"/></StgValue>
</operation>

<operation id="1917" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1011 %maxe_37 = select i1 %icmp_ln178_4, i8 %eb_4, i8 %maxe_36

]]></Node>
<StgValue><ssdm name="maxe_37"/></StgValue>
</operation>

<operation id="1918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1012 %zext_ln178_12 = zext i8 %maxe_37

]]></Node>
<StgValue><ssdm name="zext_ln178_12"/></StgValue>
</operation>

<operation id="1919" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1013 %B_9 = select i1 %icmp_ln178_4, i16 %A_8, i16 %B_8

]]></Node>
<StgValue><ssdm name="B_9"/></StgValue>
</operation>

<operation id="1920" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1014 %A_9 = select i1 %icmp_ln178_4, i16 %B_8, i16 %A_8

]]></Node>
<StgValue><ssdm name="A_9"/></StgValue>
</operation>

<operation id="1921" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1015 %zext_ln178_14 = zext i16 %A_9

]]></Node>
<StgValue><ssdm name="zext_ln178_14"/></StgValue>
</operation>

<operation id="1922" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1016 %sb_4 = select i1 %icmp_ln178_4, i1 %tmp_54, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="sb_4"/></StgValue>
</operation>

<operation id="1923" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1017 %sa_4 = select i1 %icmp_ln178_4, i1 %tmp_55, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="sa_4"/></StgValue>
</operation>

<operation id="1924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1018 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_4, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1925" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1019 %icmp_ln182_4 = icmp_slt  i8 %tmp_58, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_4"/></StgValue>
</operation>

<operation id="1926" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1020 %icmp_ln184_4 = icmp_eq  i9 %diff_4, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_4"/></StgValue>
</operation>

<operation id="1927" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1021 %lshr_ln184_4 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_9, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_4"/></StgValue>
</operation>

<operation id="1928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1022 %zext_ln184_4 = zext i15 %lshr_ln184_4

]]></Node>
<StgValue><ssdm name="zext_ln184_4"/></StgValue>
</operation>

<operation id="1929" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1023 %B_aln_12 = select i1 %icmp_ln184_4, i16 %B_9, i16 %zext_ln184_4

]]></Node>
<StgValue><ssdm name="B_aln_12"/></StgValue>
</operation>

<operation id="1930" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1024 %shl_ln191_4 = shl i32 1, i32 %sext_ln167_4

]]></Node>
<StgValue><ssdm name="shl_ln191_4"/></StgValue>
</operation>

<operation id="1931" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1025 %trunc_ln191_4 = trunc i32 %shl_ln191_4

]]></Node>
<StgValue><ssdm name="trunc_ln191_4"/></StgValue>
</operation>

<operation id="1932" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1026 %add_ln191_4 = add i16 %trunc_ln191_4, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_4"/></StgValue>
</operation>

<operation id="1933" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1027 %lost_4 = and i16 %add_ln191_4, i16 %B_9

]]></Node>
<StgValue><ssdm name="lost_4"/></StgValue>
</operation>

<operation id="1934" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1028 %sticky_8 = icmp_ne  i16 %lost_4, i16 0

]]></Node>
<StgValue><ssdm name="sticky_8"/></StgValue>
</operation>

<operation id="1935" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1029 %sext_ln167_4cast = trunc i32 %sext_ln167_4

]]></Node>
<StgValue><ssdm name="sext_ln167_4cast"/></StgValue>
</operation>

<operation id="1936" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1030 %B_aln_13 = lshr i16 %B_9, i16 %sext_ln167_4cast

]]></Node>
<StgValue><ssdm name="B_aln_13"/></StgValue>
</operation>

<operation id="1937" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1031 %B_aln_14 = select i1 %icmp_ln182_4, i16 %B_aln_12, i16 %B_aln_13

]]></Node>
<StgValue><ssdm name="B_aln_14"/></StgValue>
</operation>

<operation id="1938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1032 %zext_ln181_4 = zext i16 %B_aln_14

]]></Node>
<StgValue><ssdm name="zext_ln181_4"/></StgValue>
</operation>

<operation id="1939" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1033 %xor_ln182_4 = xor i1 %icmp_ln182_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_4"/></StgValue>
</operation>

<operation id="1940" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1034 %sticky_9 = and i1 %sticky_8, i1 %xor_ln182_4

]]></Node>
<StgValue><ssdm name="sticky_9"/></StgValue>
</operation>

<operation id="1941" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1035 %xor_ln200_4 = xor i1 %sa_4, i1 %sb_4

]]></Node>
<StgValue><ssdm name="xor_ln200_4"/></StgValue>
</operation>

<operation id="1942" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1036 %M_32 = add i17 %zext_ln181_4, i17 %zext_ln178_14

]]></Node>
<StgValue><ssdm name="M_32"/></StgValue>
</operation>

<operation id="1943" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1037 %zext_ln198_8 = zext i17 %M_32

]]></Node>
<StgValue><ssdm name="zext_ln198_8"/></StgValue>
</operation>

<operation id="1944" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1038 %icmp_ln203_4 = icmp_ult  i16 %A_9, i16 %B_aln_14

]]></Node>
<StgValue><ssdm name="icmp_ln203_4"/></StgValue>
</operation>

<operation id="1945" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1039 %xor_ln203_4 = xor i1 %icmp_ln203_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_4"/></StgValue>
</operation>

<operation id="1946" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1040 %M_33 = sub i17 %zext_ln178_14, i17 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="M_33"/></StgValue>
</operation>

<operation id="1947" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1041 %M_34 = sub i17 %zext_ln181_4, i17 %zext_ln178_14

]]></Node>
<StgValue><ssdm name="M_34"/></StgValue>
</operation>

<operation id="1948" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1042 %M_35 = select i1 %xor_ln203_4, i17 %M_33, i17 %M_34

]]></Node>
<StgValue><ssdm name="M_35"/></StgValue>
</operation>

<operation id="1949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1043 %sext_ln203_4 = sext i17 %M_35

]]></Node>
<StgValue><ssdm name="sext_ln203_4"/></StgValue>
</operation>

<operation id="1950" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1044 %s_21 = select i1 %xor_ln203_4, i1 %sa_4, i1 %sb_4

]]></Node>
<StgValue><ssdm name="s_21"/></StgValue>
</operation>

<operation id="1951" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1045 %M_36 = select i1 %xor_ln200_4, i18 %sext_ln203_4, i18 %zext_ln198_8

]]></Node>
<StgValue><ssdm name="M_36"/></StgValue>
</operation>

<operation id="1952" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1046 %s = select i1 %xor_ln200_4, i1 %s_21, i1 %sb_4

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="1953" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1047 %icmp_ln207_4 = icmp_eq  i18 %M_36, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_4"/></StgValue>
</operation>

<operation id="1954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1048 %tmp_59 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_36, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1955" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1049 %icmp_ln217_4 = icmp_ne  i2 %tmp_59, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_4"/></StgValue>
</operation>

<operation id="1956" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1050 %trunc_ln217_4 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_36, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_4"/></StgValue>
</operation>

<operation id="1957" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1051 %sext_ln217_4 = sext i17 %trunc_ln217_4

]]></Node>
<StgValue><ssdm name="sext_ln217_4"/></StgValue>
</operation>

<operation id="1958" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1052 %maxe_38 = add i9 %zext_ln178_12, i9 1

]]></Node>
<StgValue><ssdm name="maxe_38"/></StgValue>
</operation>

<operation id="1959" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1053 %maxe_39 = select i1 %icmp_ln217_4, i9 %maxe_38, i9 %zext_ln178_12

]]></Node>
<StgValue><ssdm name="maxe_39"/></StgValue>
</operation>

<operation id="1960" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1054 %zext_ln217_4 = zext i9 %maxe_39

]]></Node>
<StgValue><ssdm name="zext_ln217_4"/></StgValue>
</operation>

<operation id="1961" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1055 %M_37 = select i1 %icmp_ln217_4, i18 %sext_ln217_4, i18 %M_36

]]></Node>
<StgValue><ssdm name="M_37"/></StgValue>
</operation>

<operation id="1962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1056 %sext_ln198_4 = sext i18 %M_37

]]></Node>
<StgValue><ssdm name="sext_ln198_4"/></StgValue>
</operation>

<operation id="1963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:1057 %zext_ln198_9 = zext i31 %sext_ln198_4

]]></Node>
<StgValue><ssdm name="zext_ln198_9"/></StgValue>
</operation>

<operation id="1964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1058 %trunc_ln198_8 = trunc i18 %M_37

]]></Node>
<StgValue><ssdm name="trunc_ln198_8"/></StgValue>
</operation>

<operation id="1965" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1059 %tmp_60 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_37, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1966" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:1060 %icmp_ln220_8 = icmp_eq  i3 %tmp_60, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_8"/></StgValue>
</operation>

<operation id="1967" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1061 %icmp_ln220_9 = icmp_eq  i9 %maxe_39, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_9"/></StgValue>
</operation>

<operation id="1968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1062 %tmp_64 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_9, i1 1

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1969" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1063 %lz_8 = add i32 %tmp_64, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_8"/></StgValue>
</operation>

<operation id="1970" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1064 %icmp_ln222_4 = icmp_sgt  i32 %lz_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_4"/></StgValue>
</operation>

<operation id="1971" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1065 %zext_ln223_4 = zext i9 %maxe_39

]]></Node>
<StgValue><ssdm name="zext_ln223_4"/></StgValue>
</operation>

<operation id="1972" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1066 %icmp_ln223_4 = icmp_slt  i32 %lz_8, i32 %zext_ln223_4

]]></Node>
<StgValue><ssdm name="icmp_ln223_4"/></StgValue>
</operation>

<operation id="1973" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1067 %xor_ln223_4 = xor i1 %icmp_ln223_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_4"/></StgValue>
</operation>

<operation id="1974" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1068 %lz_9 = select i1 %xor_ln223_4, i32 %zext_ln223_4, i32 %lz_8

]]></Node>
<StgValue><ssdm name="lz_9"/></StgValue>
</operation>

<operation id="1975" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1069 %M_38 = shl i32 %zext_ln198_9, i32 %lz_9

]]></Node>
<StgValue><ssdm name="M_38"/></StgValue>
</operation>

<operation id="1976" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1070 %trunc_ln198_9 = trunc i32 %M_38

]]></Node>
<StgValue><ssdm name="trunc_ln198_9"/></StgValue>
</operation>

<operation id="1977" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1071 %trunc_ln225_4 = trunc i32 %lz_9

]]></Node>
<StgValue><ssdm name="trunc_ln225_4"/></StgValue>
</operation>

<operation id="1978" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1072 %maxe_40 = sub i16 %zext_ln217_4, i16 %trunc_ln225_4

]]></Node>
<StgValue><ssdm name="maxe_40"/></StgValue>
</operation>

<operation id="1979" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1073 %xor_ln220_4 = xor i1 %icmp_ln220_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_4"/></StgValue>
</operation>

<operation id="1980" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1074 %and_ln222_8 = and i1 %icmp_ln222_4, i1 %xor_ln220_4

]]></Node>
<StgValue><ssdm name="and_ln222_8"/></StgValue>
</operation>

<operation id="1981" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1075 %and_ln222_9 = and i1 %and_ln222_8, i1 %icmp_ln220_8

]]></Node>
<StgValue><ssdm name="and_ln222_9"/></StgValue>
</operation>

<operation id="1982" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1076 %maxe_41 = select i1 %and_ln222_9, i16 %maxe_40, i16 %zext_ln217_4

]]></Node>
<StgValue><ssdm name="maxe_41"/></StgValue>
</operation>

<operation id="1983" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1077 %and_ln220_4 = and i1 %icmp_ln220_8, i1 %icmp_ln220_9

]]></Node>
<StgValue><ssdm name="and_ln220_4"/></StgValue>
</operation>

<operation id="1984" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1078 %maxe_42 = select i1 %and_ln220_4, i16 0, i16 %maxe_41

]]></Node>
<StgValue><ssdm name="maxe_42"/></StgValue>
</operation>

<operation id="1985" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1079 %M_39 = select i1 %and_ln222_9, i16 %trunc_ln198_9, i16 %trunc_ln198_8

]]></Node>
<StgValue><ssdm name="M_39"/></StgValue>
</operation>

<operation id="1986" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1080 %round_up_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_39, i32 8

]]></Node>
<StgValue><ssdm name="round_up_13"/></StgValue>
</operation>

<operation id="1987" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1081 %frac_keep_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_39, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_4"/></StgValue>
</operation>

<operation id="1988" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1082 %trunc_ln231_4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_39, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_4"/></StgValue>
</operation>

<operation id="1989" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1083 %zext_ln231_4 = zext i8 %frac_keep_4

]]></Node>
<StgValue><ssdm name="zext_ln231_4"/></StgValue>
</operation>

<operation id="1990" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1084 %tmp_30 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_9

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1991" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1085 %trunc_ln240_4 = trunc i16 %M_39

]]></Node>
<StgValue><ssdm name="trunc_ln240_4"/></StgValue>
</operation>

<operation id="1992" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1086 %or_ln240_38 = or i2 %trunc_ln240_4, i2 %tmp_30

]]></Node>
<StgValue><ssdm name="or_ln240_38"/></StgValue>
</operation>

<operation id="1993" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1087 %tmp_93 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_39, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1994" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1088 %or_ln240_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_93, i2 %or_ln240_38

]]></Node>
<StgValue><ssdm name="or_ln240_4"/></StgValue>
</operation>

<operation id="1995" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1089 %icmp_ln240_4 = icmp_ne  i7 %or_ln240_4, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_4"/></StgValue>
</operation>

<operation id="1996" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1090 %round_up_14 = or i1 %icmp_ln240_4, i1 %round_up_13

]]></Node>
<StgValue><ssdm name="round_up_14"/></StgValue>
</operation>

<operation id="1997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1091 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_39, i32 7

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1998" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1092 %round_up_15 = and i1 %round_up_14, i1 %tmp_94

]]></Node>
<StgValue><ssdm name="round_up_15"/></StgValue>
</operation>

<operation id="1999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1093 %zext_ln238_4 = zext i1 %round_up_15

]]></Node>
<StgValue><ssdm name="zext_ln238_4"/></StgValue>
</operation>

<operation id="2000" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1094 %zext_ln244_8 = zext i1 %round_up_15

]]></Node>
<StgValue><ssdm name="zext_ln244_8"/></StgValue>
</operation>

<operation id="2001" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1095 %zext_ln244_9 = zext i1 %round_up_15

]]></Node>
<StgValue><ssdm name="zext_ln244_9"/></StgValue>
</operation>

<operation id="2002" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1096 %rounded_4 = add i9 %zext_ln238_4, i9 %zext_ln231_4

]]></Node>
<StgValue><ssdm name="rounded_4"/></StgValue>
</operation>

<operation id="2003" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1097 %add_ln244_5 = add i8 %zext_ln244_9, i8 %frac_keep_4

]]></Node>
<StgValue><ssdm name="add_ln244_5"/></StgValue>
</operation>

<operation id="2004" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1098 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2005" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1099 %maxe_43 = add i16 %maxe_42, i16 1

]]></Node>
<StgValue><ssdm name="maxe_43"/></StgValue>
</operation>

<operation id="2006" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1100 %maxe_44 = select i1 %tmp_96, i16 %maxe_43, i16 %maxe_42

]]></Node>
<StgValue><ssdm name="maxe_44"/></StgValue>
</operation>

<operation id="2007" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1101 %trunc_ln247_4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_5, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_4"/></StgValue>
</operation>

<operation id="2008" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1102 %add_ln247_8 = add i7 %zext_ln244_8, i7 %trunc_ln231_4

]]></Node>
<StgValue><ssdm name="add_ln247_8"/></StgValue>
</operation>

<operation id="2009" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1103 %m7_4 = select i1 %tmp_96, i7 %trunc_ln247_4, i7 %add_ln247_8

]]></Node>
<StgValue><ssdm name="m7_4"/></StgValue>
</operation>

<operation id="2010" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1104 %icmp_ln250_4 = icmp_ugt  i16 %maxe_44, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_4"/></StgValue>
</operation>

<operation id="2011" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1105 %shl_ln23_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_8"/></StgValue>
</operation>

<operation id="2012" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1106 %or_ln23_8 = or i16 %shl_ln23_8, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_8"/></StgValue>
</operation>

<operation id="2013" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1107 %shl_ln23_7 = shl i16 %maxe_44, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_7"/></StgValue>
</operation>

<operation id="2014" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1108 %tmp26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s, i8 0, i7 %m7_4

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="2015" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1109 %or_ln23_9 = or i16 %tmp26, i16 %shl_ln23_7

]]></Node>
<StgValue><ssdm name="or_ln23_9"/></StgValue>
</operation>

<operation id="2016" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1110 %or_ln142_36 = or i1 %icmp_ln134_4, i1 %or_ln142_4

]]></Node>
<StgValue><ssdm name="or_ln142_36"/></StgValue>
</operation>

<operation id="2017" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1111 %or_ln145_43 = or i1 %or_ln142_36, i1 %icmp_ln145_4

]]></Node>
<StgValue><ssdm name="or_ln145_43"/></StgValue>
</operation>

<operation id="2018" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1112 %xor_ln145_4 = xor i1 %or_ln145_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_4"/></StgValue>
</operation>

<operation id="2019" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1113 %and_ln172_4 = and i1 %icmp_ln172_4, i1 %xor_ln145_4

]]></Node>
<StgValue><ssdm name="and_ln172_4"/></StgValue>
</operation>

<operation id="2020" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1114 %select_ln172_4 = select i1 %and_ln172_4, i16 %select_ln174_4, i16 %or_ln23_9

]]></Node>
<StgValue><ssdm name="select_ln172_4"/></StgValue>
</operation>

<operation id="2021" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1115 %or_ln172_4 = or i1 %or_ln145_43, i1 %icmp_ln172_4

]]></Node>
<StgValue><ssdm name="or_ln172_4"/></StgValue>
</operation>

<operation id="2022" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1116 %or_ln207_4 = or i1 %or_ln172_4, i1 %icmp_ln207_4

]]></Node>
<StgValue><ssdm name="or_ln207_4"/></StgValue>
</operation>

<operation id="2023" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1117 %xor_ln207_4 = xor i1 %or_ln207_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_4"/></StgValue>
</operation>

<operation id="2024" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1118 %and_ln250_4 = and i1 %icmp_ln250_4, i1 %xor_ln207_4

]]></Node>
<StgValue><ssdm name="and_ln250_4"/></StgValue>
</operation>

<operation id="2025" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1119 %select_ln250_4 = select i1 %and_ln250_4, i16 %or_ln23_8, i16 %select_ln172_4

]]></Node>
<StgValue><ssdm name="select_ln250_4"/></StgValue>
</operation>

<operation id="2026" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1120 %and_ln135_8 = and i1 %icmp_ln134_4, i1 %icmp_ln135_4

]]></Node>
<StgValue><ssdm name="and_ln135_8"/></StgValue>
</operation>

<operation id="2027" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1121 %select_ln135_4 = select i1 %and_ln135_8, i16 %select_ln138_4, i16 %select_ln250_4

]]></Node>
<StgValue><ssdm name="select_ln135_4"/></StgValue>
</operation>

<operation id="2028" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1122 %xor_ln135_4 = xor i1 %icmp_ln135_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_4"/></StgValue>
</operation>

<operation id="2029" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1123 %and_ln135_9 = and i1 %icmp_ln134_4, i1 %xor_ln135_4

]]></Node>
<StgValue><ssdm name="and_ln135_9"/></StgValue>
</operation>

<operation id="2030" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1124 %xor_ln142_4 = xor i1 %or_ln142_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_4"/></StgValue>
</operation>

<operation id="2031" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1125 %and_ln145_4 = and i1 %icmp_ln145_4, i1 %xor_ln142_4

]]></Node>
<StgValue><ssdm name="and_ln145_4"/></StgValue>
</operation>

<operation id="2032" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1126 %or_ln145_44 = or i1 %and_ln135_9, i1 %and_ln145_4

]]></Node>
<StgValue><ssdm name="or_ln145_44"/></StgValue>
</operation>

<operation id="2033" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1127 %select_ln145_4 = select i1 %or_ln145_44, i16 %a_bits_assign_4_load, i16 %select_ln135_4

]]></Node>
<StgValue><ssdm name="select_ln145_4"/></StgValue>
</operation>

<operation id="2034" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1128 %xor_ln134_4 = xor i1 %icmp_ln134_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_4"/></StgValue>
</operation>

<operation id="2035" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1129 %and_ln142_4 = and i1 %or_ln142_4, i1 %xor_ln134_4

]]></Node>
<StgValue><ssdm name="and_ln142_4"/></StgValue>
</operation>

<operation id="2036" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1130 %select_ln142_4 = select i1 %and_ln142_4, i16 %e_b_4, i16 %select_ln145_4

]]></Node>
<StgValue><ssdm name="select_ln142_4"/></StgValue>
</operation>

<operation id="2037" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1131 %xor_ln172_4 = xor i1 %or_ln172_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_4"/></StgValue>
</operation>

<operation id="2038" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1132 %and_ln207_4 = and i1 %icmp_ln207_4, i1 %xor_ln172_4

]]></Node>
<StgValue><ssdm name="and_ln207_4"/></StgValue>
</operation>

<operation id="2039" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1133 %select_ln207_4 = select i1 %and_ln207_4, i16 0, i16 %select_ln142_4

]]></Node>
<StgValue><ssdm name="select_ln207_4"/></StgValue>
</operation>

<operation id="2040" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1136 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_5_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2041" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1138 %ea_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_5_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_5"/></StgValue>
</operation>

<operation id="2042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1140 %zext_ln129_10 = zext i7 %ma_5

]]></Node>
<StgValue><ssdm name="zext_ln129_10"/></StgValue>
</operation>

<operation id="2043" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1142 %icmp_ln134_5 = icmp_eq  i8 %ea_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_5"/></StgValue>
</operation>

<operation id="2044" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1143 %icmp_ln135_5 = icmp_eq  i7 %ma_5, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_5"/></StgValue>
</operation>

<operation id="2045" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1144 %icmp_ln142_5 = icmp_eq  i8 %eb_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_5"/></StgValue>
</operation>

<operation id="2046" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1145 %trunc_ln144_5 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_5_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_5"/></StgValue>
</operation>

<operation id="2047" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1146 %or_ln144_35 = or i7 %trunc_ln144_5, i7 %ma_5

]]></Node>
<StgValue><ssdm name="or_ln144_35"/></StgValue>
</operation>

<operation id="2048" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1147 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_5_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1148 %or_ln144_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_99, i7 %or_ln144_35

]]></Node>
<StgValue><ssdm name="or_ln144_5"/></StgValue>
</operation>

<operation id="2050" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1149 %icmp_ln144_5 = icmp_eq  i8 %or_ln144_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_5"/></StgValue>
</operation>

<operation id="2051" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1150 %or_ln142_5 = or i1 %icmp_ln142_5, i1 %icmp_ln144_5

]]></Node>
<StgValue><ssdm name="or_ln142_5"/></StgValue>
</operation>

<operation id="2052" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1152 %xor_ln138_5 = xor i1 %tmp_97, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="xor_ln138_5"/></StgValue>
</operation>

<operation id="2053" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1153 %and_ln138_10 = and i1 %icmp_ln138_5, i1 %xor_ln138_5

]]></Node>
<StgValue><ssdm name="and_ln138_10"/></StgValue>
</operation>

<operation id="2054" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1154 %and_ln138_11 = and i1 %and_ln138_10, i1 %icmp_ln142_5

]]></Node>
<StgValue><ssdm name="and_ln138_11"/></StgValue>
</operation>

<operation id="2055" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1155 %select_ln138_5 = select i1 %and_ln138_11, i16 32641, i16 %a_bits_assign_5_load

]]></Node>
<StgValue><ssdm name="select_ln138_5"/></StgValue>
</operation>

<operation id="2056" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1161 %icmp_ln158_10 = icmp_ne  i8 %ea_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_10"/></StgValue>
</operation>

<operation id="2057" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1162 %or_ln158_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_5

]]></Node>
<StgValue><ssdm name="or_ln158_s"/></StgValue>
</operation>

<operation id="2058" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1165 %select_ln158_10 = select i1 %icmp_ln158_10, i8 %or_ln158_s, i8 %zext_ln129_10

]]></Node>
<StgValue><ssdm name="select_ln158_10"/></StgValue>
</operation>

<operation id="2059" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1166 %A_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_10, i8 0

]]></Node>
<StgValue><ssdm name="A_10"/></StgValue>
</operation>

<operation id="2060" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1168 %B_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_11, i8 0

]]></Node>
<StgValue><ssdm name="B_10"/></StgValue>
</operation>

<operation id="2061" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1169 %icmp_ln162_5 = icmp_eq  i8 %ea_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_5"/></StgValue>
</operation>

<operation id="2062" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1170 %ea1_5 = select i1 %icmp_ln162_5, i8 1, i8 %ea_5

]]></Node>
<StgValue><ssdm name="ea1_5"/></StgValue>
</operation>

<operation id="2063" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1173 %icmp_ln166_5 = icmp_ult  i8 %ea1_5, i8 %eb1_5

]]></Node>
<StgValue><ssdm name="icmp_ln166_5"/></StgValue>
</operation>

<operation id="2064" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1174 %xor_ln166_5 = xor i1 %icmp_ln166_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_5"/></StgValue>
</operation>

<operation id="2065" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1175 %maxe_45 = select i1 %xor_ln166_5, i8 %ea_5, i8 %eb_5

]]></Node>
<StgValue><ssdm name="maxe_45"/></StgValue>
</operation>

<operation id="2066" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1176 %zext_ln167_10 = zext i8 %ea1_5

]]></Node>
<StgValue><ssdm name="zext_ln167_10"/></StgValue>
</operation>

<operation id="2067" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1177 %zext_ln167_11 = zext i8 %eb1_5

]]></Node>
<StgValue><ssdm name="zext_ln167_11"/></StgValue>
</operation>

<operation id="2068" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1178 %sub_ln167_10 = sub i9 %zext_ln167_10, i9 %zext_ln167_11

]]></Node>
<StgValue><ssdm name="sub_ln167_10"/></StgValue>
</operation>

<operation id="2069" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1179 %sub_ln167_11 = sub i9 %zext_ln167_11, i9 %zext_ln167_10

]]></Node>
<StgValue><ssdm name="sub_ln167_11"/></StgValue>
</operation>

<operation id="2070" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1180 %diff_5 = select i1 %xor_ln166_5, i9 %sub_ln167_10, i9 %sub_ln167_11

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="2071" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1181 %sext_ln167_5 = sext i9 %diff_5

]]></Node>
<StgValue><ssdm name="sext_ln167_5"/></StgValue>
</operation>

<operation id="2072" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1182 %icmp_ln172_5 = icmp_sgt  i9 %diff_5, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_5"/></StgValue>
</operation>

<operation id="2073" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1183 %select_ln174_5 = select i1 %xor_ln166_5, i16 %a_bits_assign_5_load, i16 %e_b_5

]]></Node>
<StgValue><ssdm name="select_ln174_5"/></StgValue>
</operation>

<operation id="2074" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1184 %icmp_ln178_5 = icmp_ult  i8 %ea1_5, i8 %eb1_5

]]></Node>
<StgValue><ssdm name="icmp_ln178_5"/></StgValue>
</operation>

<operation id="2075" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1185 %maxe_46 = select i1 %icmp_ln178_5, i8 %eb_5, i8 %maxe_45

]]></Node>
<StgValue><ssdm name="maxe_46"/></StgValue>
</operation>

<operation id="2076" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1186 %zext_ln178_15 = zext i8 %maxe_46

]]></Node>
<StgValue><ssdm name="zext_ln178_15"/></StgValue>
</operation>

<operation id="2077" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1187 %B_11 = select i1 %icmp_ln178_5, i16 %A_10, i16 %B_10

]]></Node>
<StgValue><ssdm name="B_11"/></StgValue>
</operation>

<operation id="2078" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1188 %A_11 = select i1 %icmp_ln178_5, i16 %B_10, i16 %A_10

]]></Node>
<StgValue><ssdm name="A_11"/></StgValue>
</operation>

<operation id="2079" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1189 %zext_ln178_17 = zext i16 %A_11

]]></Node>
<StgValue><ssdm name="zext_ln178_17"/></StgValue>
</operation>

<operation id="2080" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1190 %sb_5 = select i1 %icmp_ln178_5, i1 %tmp_97, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="sb_5"/></StgValue>
</operation>

<operation id="2081" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1191 %sa_5 = select i1 %icmp_ln178_5, i1 %tmp_98, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="sa_5"/></StgValue>
</operation>

<operation id="2082" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1192 %tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_5, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2083" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1193 %icmp_ln182_5 = icmp_slt  i8 %tmp_102, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_5"/></StgValue>
</operation>

<operation id="2084" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1194 %icmp_ln184_5 = icmp_eq  i9 %diff_5, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_5"/></StgValue>
</operation>

<operation id="2085" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1195 %lshr_ln184_5 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_11, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_5"/></StgValue>
</operation>

<operation id="2086" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1196 %zext_ln184_5 = zext i15 %lshr_ln184_5

]]></Node>
<StgValue><ssdm name="zext_ln184_5"/></StgValue>
</operation>

<operation id="2087" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1197 %B_aln_15 = select i1 %icmp_ln184_5, i16 %B_11, i16 %zext_ln184_5

]]></Node>
<StgValue><ssdm name="B_aln_15"/></StgValue>
</operation>

<operation id="2088" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1198 %shl_ln191_5 = shl i32 1, i32 %sext_ln167_5

]]></Node>
<StgValue><ssdm name="shl_ln191_5"/></StgValue>
</operation>

<operation id="2089" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1199 %trunc_ln191_5 = trunc i32 %shl_ln191_5

]]></Node>
<StgValue><ssdm name="trunc_ln191_5"/></StgValue>
</operation>

<operation id="2090" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1200 %add_ln191_5 = add i16 %trunc_ln191_5, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_5"/></StgValue>
</operation>

<operation id="2091" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1201 %lost_5 = and i16 %add_ln191_5, i16 %B_11

]]></Node>
<StgValue><ssdm name="lost_5"/></StgValue>
</operation>

<operation id="2092" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1202 %sticky_10 = icmp_ne  i16 %lost_5, i16 0

]]></Node>
<StgValue><ssdm name="sticky_10"/></StgValue>
</operation>

<operation id="2093" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1203 %sext_ln167_5cast = trunc i32 %sext_ln167_5

]]></Node>
<StgValue><ssdm name="sext_ln167_5cast"/></StgValue>
</operation>

<operation id="2094" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1204 %B_aln_16 = lshr i16 %B_11, i16 %sext_ln167_5cast

]]></Node>
<StgValue><ssdm name="B_aln_16"/></StgValue>
</operation>

<operation id="2095" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1205 %B_aln_17 = select i1 %icmp_ln182_5, i16 %B_aln_15, i16 %B_aln_16

]]></Node>
<StgValue><ssdm name="B_aln_17"/></StgValue>
</operation>

<operation id="2096" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1206 %zext_ln181_5 = zext i16 %B_aln_17

]]></Node>
<StgValue><ssdm name="zext_ln181_5"/></StgValue>
</operation>

<operation id="2097" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1207 %xor_ln182_5 = xor i1 %icmp_ln182_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_5"/></StgValue>
</operation>

<operation id="2098" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1208 %sticky_11 = and i1 %sticky_10, i1 %xor_ln182_5

]]></Node>
<StgValue><ssdm name="sticky_11"/></StgValue>
</operation>

<operation id="2099" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1209 %xor_ln200_5 = xor i1 %sa_5, i1 %sb_5

]]></Node>
<StgValue><ssdm name="xor_ln200_5"/></StgValue>
</operation>

<operation id="2100" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1210 %M_40 = add i17 %zext_ln181_5, i17 %zext_ln178_17

]]></Node>
<StgValue><ssdm name="M_40"/></StgValue>
</operation>

<operation id="2101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1211 %zext_ln198_10 = zext i17 %M_40

]]></Node>
<StgValue><ssdm name="zext_ln198_10"/></StgValue>
</operation>

<operation id="2102" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1212 %icmp_ln203_5 = icmp_ult  i16 %A_11, i16 %B_aln_17

]]></Node>
<StgValue><ssdm name="icmp_ln203_5"/></StgValue>
</operation>

<operation id="2103" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1213 %xor_ln203_5 = xor i1 %icmp_ln203_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_5"/></StgValue>
</operation>

<operation id="2104" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1214 %M_41 = sub i17 %zext_ln178_17, i17 %zext_ln181_5

]]></Node>
<StgValue><ssdm name="M_41"/></StgValue>
</operation>

<operation id="2105" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1215 %M_42 = sub i17 %zext_ln181_5, i17 %zext_ln178_17

]]></Node>
<StgValue><ssdm name="M_42"/></StgValue>
</operation>

<operation id="2106" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1216 %M_43 = select i1 %xor_ln203_5, i17 %M_41, i17 %M_42

]]></Node>
<StgValue><ssdm name="M_43"/></StgValue>
</operation>

<operation id="2107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1217 %sext_ln203_5 = sext i17 %M_43

]]></Node>
<StgValue><ssdm name="sext_ln203_5"/></StgValue>
</operation>

<operation id="2108" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1218 %s_24 = select i1 %xor_ln203_5, i1 %sa_5, i1 %sb_5

]]></Node>
<StgValue><ssdm name="s_24"/></StgValue>
</operation>

<operation id="2109" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1219 %M_44 = select i1 %xor_ln200_5, i18 %sext_ln203_5, i18 %zext_ln198_10

]]></Node>
<StgValue><ssdm name="M_44"/></StgValue>
</operation>

<operation id="2110" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1220 %s_25 = select i1 %xor_ln200_5, i1 %s_24, i1 %sb_5

]]></Node>
<StgValue><ssdm name="s_25"/></StgValue>
</operation>

<operation id="2111" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1221 %icmp_ln207_5 = icmp_eq  i18 %M_44, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_5"/></StgValue>
</operation>

<operation id="2112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1222 %tmp_103 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_44, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2113" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1223 %icmp_ln217_5 = icmp_ne  i2 %tmp_103, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_5"/></StgValue>
</operation>

<operation id="2114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1224 %trunc_ln217_5 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_44, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_5"/></StgValue>
</operation>

<operation id="2115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1225 %sext_ln217_5 = sext i17 %trunc_ln217_5

]]></Node>
<StgValue><ssdm name="sext_ln217_5"/></StgValue>
</operation>

<operation id="2116" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1226 %maxe_47 = add i9 %zext_ln178_15, i9 1

]]></Node>
<StgValue><ssdm name="maxe_47"/></StgValue>
</operation>

<operation id="2117" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1227 %maxe_48 = select i1 %icmp_ln217_5, i9 %maxe_47, i9 %zext_ln178_15

]]></Node>
<StgValue><ssdm name="maxe_48"/></StgValue>
</operation>

<operation id="2118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1228 %zext_ln217_5 = zext i9 %maxe_48

]]></Node>
<StgValue><ssdm name="zext_ln217_5"/></StgValue>
</operation>

<operation id="2119" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1229 %M_45 = select i1 %icmp_ln217_5, i18 %sext_ln217_5, i18 %M_44

]]></Node>
<StgValue><ssdm name="M_45"/></StgValue>
</operation>

<operation id="2120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1230 %sext_ln198_5 = sext i18 %M_45

]]></Node>
<StgValue><ssdm name="sext_ln198_5"/></StgValue>
</operation>

<operation id="2121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:1231 %zext_ln198_11 = zext i31 %sext_ln198_5

]]></Node>
<StgValue><ssdm name="zext_ln198_11"/></StgValue>
</operation>

<operation id="2122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1232 %trunc_ln198_10 = trunc i18 %M_45

]]></Node>
<StgValue><ssdm name="trunc_ln198_10"/></StgValue>
</operation>

<operation id="2123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1233 %tmp_104 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_45, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2124" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:1234 %icmp_ln220_10 = icmp_eq  i3 %tmp_104, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_10"/></StgValue>
</operation>

<operation id="2125" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1235 %icmp_ln220_11 = icmp_eq  i9 %maxe_48, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_11"/></StgValue>
</operation>

<operation id="2126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1236 %tmp_65 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_11, i1 1

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2127" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1237 %lz_10 = add i32 %tmp_65, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_10"/></StgValue>
</operation>

<operation id="2128" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1238 %icmp_ln222_5 = icmp_sgt  i32 %lz_10, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_5"/></StgValue>
</operation>

<operation id="2129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1239 %zext_ln223_5 = zext i9 %maxe_48

]]></Node>
<StgValue><ssdm name="zext_ln223_5"/></StgValue>
</operation>

<operation id="2130" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1240 %icmp_ln223_5 = icmp_slt  i32 %lz_10, i32 %zext_ln223_5

]]></Node>
<StgValue><ssdm name="icmp_ln223_5"/></StgValue>
</operation>

<operation id="2131" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1241 %xor_ln223_5 = xor i1 %icmp_ln223_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_5"/></StgValue>
</operation>

<operation id="2132" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1242 %lz_11 = select i1 %xor_ln223_5, i32 %zext_ln223_5, i32 %lz_10

]]></Node>
<StgValue><ssdm name="lz_11"/></StgValue>
</operation>

<operation id="2133" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1243 %M_46 = shl i32 %zext_ln198_11, i32 %lz_11

]]></Node>
<StgValue><ssdm name="M_46"/></StgValue>
</operation>

<operation id="2134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1244 %trunc_ln198_11 = trunc i32 %M_46

]]></Node>
<StgValue><ssdm name="trunc_ln198_11"/></StgValue>
</operation>

<operation id="2135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1245 %trunc_ln225_5 = trunc i32 %lz_11

]]></Node>
<StgValue><ssdm name="trunc_ln225_5"/></StgValue>
</operation>

<operation id="2136" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1246 %maxe_49 = sub i16 %zext_ln217_5, i16 %trunc_ln225_5

]]></Node>
<StgValue><ssdm name="maxe_49"/></StgValue>
</operation>

<operation id="2137" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1247 %xor_ln220_5 = xor i1 %icmp_ln220_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_5"/></StgValue>
</operation>

<operation id="2138" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1248 %and_ln222_10 = and i1 %icmp_ln222_5, i1 %xor_ln220_5

]]></Node>
<StgValue><ssdm name="and_ln222_10"/></StgValue>
</operation>

<operation id="2139" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1249 %and_ln222_11 = and i1 %and_ln222_10, i1 %icmp_ln220_10

]]></Node>
<StgValue><ssdm name="and_ln222_11"/></StgValue>
</operation>

<operation id="2140" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1250 %maxe_50 = select i1 %and_ln222_11, i16 %maxe_49, i16 %zext_ln217_5

]]></Node>
<StgValue><ssdm name="maxe_50"/></StgValue>
</operation>

<operation id="2141" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1251 %and_ln220_5 = and i1 %icmp_ln220_10, i1 %icmp_ln220_11

]]></Node>
<StgValue><ssdm name="and_ln220_5"/></StgValue>
</operation>

<operation id="2142" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1252 %maxe_51 = select i1 %and_ln220_5, i16 0, i16 %maxe_50

]]></Node>
<StgValue><ssdm name="maxe_51"/></StgValue>
</operation>

<operation id="2143" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1253 %M_47 = select i1 %and_ln222_11, i16 %trunc_ln198_11, i16 %trunc_ln198_10

]]></Node>
<StgValue><ssdm name="M_47"/></StgValue>
</operation>

<operation id="2144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1254 %round_up_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_47, i32 8

]]></Node>
<StgValue><ssdm name="round_up_16"/></StgValue>
</operation>

<operation id="2145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1255 %frac_keep_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_47, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_5"/></StgValue>
</operation>

<operation id="2146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1256 %trunc_ln231_5 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_47, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_5"/></StgValue>
</operation>

<operation id="2147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1257 %zext_ln231_5 = zext i8 %frac_keep_5

]]></Node>
<StgValue><ssdm name="zext_ln231_5"/></StgValue>
</operation>

<operation id="2148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1258 %tmp_66 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_11

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1259 %trunc_ln240_5 = trunc i16 %M_47

]]></Node>
<StgValue><ssdm name="trunc_ln240_5"/></StgValue>
</operation>

<operation id="2150" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1260 %or_ln240_40 = or i2 %trunc_ln240_5, i2 %tmp_66

]]></Node>
<StgValue><ssdm name="or_ln240_40"/></StgValue>
</operation>

<operation id="2151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1261 %tmp_107 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_47, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1262 %or_ln240_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_107, i2 %or_ln240_40

]]></Node>
<StgValue><ssdm name="or_ln240_5"/></StgValue>
</operation>

<operation id="2153" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1263 %icmp_ln240_5 = icmp_ne  i7 %or_ln240_5, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_5"/></StgValue>
</operation>

<operation id="2154" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1264 %round_up_17 = or i1 %icmp_ln240_5, i1 %round_up_16

]]></Node>
<StgValue><ssdm name="round_up_17"/></StgValue>
</operation>

<operation id="2155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1265 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_47, i32 7

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2156" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1266 %round_up_18 = and i1 %round_up_17, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="round_up_18"/></StgValue>
</operation>

<operation id="2157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1267 %zext_ln238_5 = zext i1 %round_up_18

]]></Node>
<StgValue><ssdm name="zext_ln238_5"/></StgValue>
</operation>

<operation id="2158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1268 %zext_ln244_10 = zext i1 %round_up_18

]]></Node>
<StgValue><ssdm name="zext_ln244_10"/></StgValue>
</operation>

<operation id="2159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1269 %zext_ln244_11 = zext i1 %round_up_18

]]></Node>
<StgValue><ssdm name="zext_ln244_11"/></StgValue>
</operation>

<operation id="2160" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1270 %rounded_5 = add i9 %zext_ln238_5, i9 %zext_ln231_5

]]></Node>
<StgValue><ssdm name="rounded_5"/></StgValue>
</operation>

<operation id="2161" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1271 %add_ln244_6 = add i8 %zext_ln244_11, i8 %frac_keep_5

]]></Node>
<StgValue><ssdm name="add_ln244_6"/></StgValue>
</operation>

<operation id="2162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1272 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2163" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1273 %maxe_52 = add i16 %maxe_51, i16 1

]]></Node>
<StgValue><ssdm name="maxe_52"/></StgValue>
</operation>

<operation id="2164" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1274 %maxe_53 = select i1 %tmp_109, i16 %maxe_52, i16 %maxe_51

]]></Node>
<StgValue><ssdm name="maxe_53"/></StgValue>
</operation>

<operation id="2165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1275 %trunc_ln247_5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_6, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_5"/></StgValue>
</operation>

<operation id="2166" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1276 %add_ln247_10 = add i7 %zext_ln244_10, i7 %trunc_ln231_5

]]></Node>
<StgValue><ssdm name="add_ln247_10"/></StgValue>
</operation>

<operation id="2167" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1277 %m7_5 = select i1 %tmp_109, i7 %trunc_ln247_5, i7 %add_ln247_10

]]></Node>
<StgValue><ssdm name="m7_5"/></StgValue>
</operation>

<operation id="2168" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1278 %icmp_ln250_5 = icmp_ugt  i16 %maxe_53, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_5"/></StgValue>
</operation>

<operation id="2169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1279 %shl_ln23_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_25, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_s"/></StgValue>
</operation>

<operation id="2170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1280 %or_ln23_10 = or i16 %shl_ln23_s, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_10"/></StgValue>
</operation>

<operation id="2171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1281 %shl_ln23_9 = shl i16 %maxe_53, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_9"/></StgValue>
</operation>

<operation id="2172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1282 %tmp97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_25, i8 0, i7 %m7_5

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="2173" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1283 %or_ln23_11 = or i16 %tmp97, i16 %shl_ln23_9

]]></Node>
<StgValue><ssdm name="or_ln23_11"/></StgValue>
</operation>

<operation id="2174" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1284 %or_ln142_37 = or i1 %icmp_ln134_5, i1 %or_ln142_5

]]></Node>
<StgValue><ssdm name="or_ln142_37"/></StgValue>
</operation>

<operation id="2175" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1285 %or_ln145_46 = or i1 %or_ln142_37, i1 %icmp_ln145_5

]]></Node>
<StgValue><ssdm name="or_ln145_46"/></StgValue>
</operation>

<operation id="2176" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1286 %xor_ln145_5 = xor i1 %or_ln145_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_5"/></StgValue>
</operation>

<operation id="2177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1287 %and_ln172_5 = and i1 %icmp_ln172_5, i1 %xor_ln145_5

]]></Node>
<StgValue><ssdm name="and_ln172_5"/></StgValue>
</operation>

<operation id="2178" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1288 %select_ln172_5 = select i1 %and_ln172_5, i16 %select_ln174_5, i16 %or_ln23_11

]]></Node>
<StgValue><ssdm name="select_ln172_5"/></StgValue>
</operation>

<operation id="2179" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1289 %or_ln172_5 = or i1 %or_ln145_46, i1 %icmp_ln172_5

]]></Node>
<StgValue><ssdm name="or_ln172_5"/></StgValue>
</operation>

<operation id="2180" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1290 %or_ln207_5 = or i1 %or_ln172_5, i1 %icmp_ln207_5

]]></Node>
<StgValue><ssdm name="or_ln207_5"/></StgValue>
</operation>

<operation id="2181" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1291 %xor_ln207_5 = xor i1 %or_ln207_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_5"/></StgValue>
</operation>

<operation id="2182" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1292 %and_ln250_5 = and i1 %icmp_ln250_5, i1 %xor_ln207_5

]]></Node>
<StgValue><ssdm name="and_ln250_5"/></StgValue>
</operation>

<operation id="2183" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1293 %select_ln250_5 = select i1 %and_ln250_5, i16 %or_ln23_10, i16 %select_ln172_5

]]></Node>
<StgValue><ssdm name="select_ln250_5"/></StgValue>
</operation>

<operation id="2184" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1294 %and_ln135_10 = and i1 %icmp_ln134_5, i1 %icmp_ln135_5

]]></Node>
<StgValue><ssdm name="and_ln135_10"/></StgValue>
</operation>

<operation id="2185" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1295 %select_ln135_5 = select i1 %and_ln135_10, i16 %select_ln138_5, i16 %select_ln250_5

]]></Node>
<StgValue><ssdm name="select_ln135_5"/></StgValue>
</operation>

<operation id="2186" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1296 %xor_ln135_5 = xor i1 %icmp_ln135_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_5"/></StgValue>
</operation>

<operation id="2187" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1297 %and_ln135_11 = and i1 %icmp_ln134_5, i1 %xor_ln135_5

]]></Node>
<StgValue><ssdm name="and_ln135_11"/></StgValue>
</operation>

<operation id="2188" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1298 %xor_ln142_5 = xor i1 %or_ln142_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_5"/></StgValue>
</operation>

<operation id="2189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1299 %and_ln145_5 = and i1 %icmp_ln145_5, i1 %xor_ln142_5

]]></Node>
<StgValue><ssdm name="and_ln145_5"/></StgValue>
</operation>

<operation id="2190" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1300 %or_ln145_47 = or i1 %and_ln135_11, i1 %and_ln145_5

]]></Node>
<StgValue><ssdm name="or_ln145_47"/></StgValue>
</operation>

<operation id="2191" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1301 %select_ln145_5 = select i1 %or_ln145_47, i16 %a_bits_assign_5_load, i16 %select_ln135_5

]]></Node>
<StgValue><ssdm name="select_ln145_5"/></StgValue>
</operation>

<operation id="2192" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1302 %xor_ln134_5 = xor i1 %icmp_ln134_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_5"/></StgValue>
</operation>

<operation id="2193" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1303 %and_ln142_5 = and i1 %or_ln142_5, i1 %xor_ln134_5

]]></Node>
<StgValue><ssdm name="and_ln142_5"/></StgValue>
</operation>

<operation id="2194" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1304 %select_ln142_5 = select i1 %and_ln142_5, i16 %e_b_5, i16 %select_ln145_5

]]></Node>
<StgValue><ssdm name="select_ln142_5"/></StgValue>
</operation>

<operation id="2195" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1305 %xor_ln172_5 = xor i1 %or_ln172_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_5"/></StgValue>
</operation>

<operation id="2196" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1306 %and_ln207_5 = and i1 %icmp_ln207_5, i1 %xor_ln172_5

]]></Node>
<StgValue><ssdm name="and_ln207_5"/></StgValue>
</operation>

<operation id="2197" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1307 %select_ln207_5 = select i1 %and_ln207_5, i16 0, i16 %select_ln142_5

]]></Node>
<StgValue><ssdm name="select_ln207_5"/></StgValue>
</operation>

<operation id="2198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1310 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_6_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1312 %ea_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_6_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_6"/></StgValue>
</operation>

<operation id="2200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1314 %zext_ln129_12 = zext i7 %ma_6

]]></Node>
<StgValue><ssdm name="zext_ln129_12"/></StgValue>
</operation>

<operation id="2201" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1316 %icmp_ln134_6 = icmp_eq  i8 %ea_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_6"/></StgValue>
</operation>

<operation id="2202" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1317 %icmp_ln135_6 = icmp_eq  i7 %ma_6, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_6"/></StgValue>
</operation>

<operation id="2203" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1318 %icmp_ln142_6 = icmp_eq  i8 %eb_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_6"/></StgValue>
</operation>

<operation id="2204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1319 %trunc_ln144_6 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_6_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_6"/></StgValue>
</operation>

<operation id="2205" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1320 %or_ln144_36 = or i7 %trunc_ln144_6, i7 %ma_6

]]></Node>
<StgValue><ssdm name="or_ln144_36"/></StgValue>
</operation>

<operation id="2206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1321 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_6_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1322 %or_ln144_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_113, i7 %or_ln144_36

]]></Node>
<StgValue><ssdm name="or_ln144_6"/></StgValue>
</operation>

<operation id="2208" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1323 %icmp_ln144_6 = icmp_eq  i8 %or_ln144_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_6"/></StgValue>
</operation>

<operation id="2209" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1324 %or_ln142_6 = or i1 %icmp_ln142_6, i1 %icmp_ln144_6

]]></Node>
<StgValue><ssdm name="or_ln142_6"/></StgValue>
</operation>

<operation id="2210" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1326 %xor_ln138_6 = xor i1 %tmp_111, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="xor_ln138_6"/></StgValue>
</operation>

<operation id="2211" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1327 %and_ln138_12 = and i1 %icmp_ln138_6, i1 %xor_ln138_6

]]></Node>
<StgValue><ssdm name="and_ln138_12"/></StgValue>
</operation>

<operation id="2212" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1328 %and_ln138_13 = and i1 %and_ln138_12, i1 %icmp_ln142_6

]]></Node>
<StgValue><ssdm name="and_ln138_13"/></StgValue>
</operation>

<operation id="2213" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1329 %select_ln138_6 = select i1 %and_ln138_13, i16 32641, i16 %a_bits_assign_6_load

]]></Node>
<StgValue><ssdm name="select_ln138_6"/></StgValue>
</operation>

<operation id="2214" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1335 %icmp_ln158_12 = icmp_ne  i8 %ea_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_12"/></StgValue>
</operation>

<operation id="2215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1336 %or_ln158_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_6

]]></Node>
<StgValue><ssdm name="or_ln158_11"/></StgValue>
</operation>

<operation id="2216" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1339 %select_ln158_12 = select i1 %icmp_ln158_12, i8 %or_ln158_11, i8 %zext_ln129_12

]]></Node>
<StgValue><ssdm name="select_ln158_12"/></StgValue>
</operation>

<operation id="2217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1340 %A_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_12, i8 0

]]></Node>
<StgValue><ssdm name="A_12"/></StgValue>
</operation>

<operation id="2218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1342 %B_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_13, i8 0

]]></Node>
<StgValue><ssdm name="B_12"/></StgValue>
</operation>

<operation id="2219" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1343 %icmp_ln162_6 = icmp_eq  i8 %ea_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_6"/></StgValue>
</operation>

<operation id="2220" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1344 %ea1_6 = select i1 %icmp_ln162_6, i8 1, i8 %ea_6

]]></Node>
<StgValue><ssdm name="ea1_6"/></StgValue>
</operation>

<operation id="2221" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1347 %icmp_ln166_6 = icmp_ult  i8 %ea1_6, i8 %eb1_6

]]></Node>
<StgValue><ssdm name="icmp_ln166_6"/></StgValue>
</operation>

<operation id="2222" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1348 %xor_ln166_6 = xor i1 %icmp_ln166_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_6"/></StgValue>
</operation>

<operation id="2223" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1349 %maxe_54 = select i1 %xor_ln166_6, i8 %ea_6, i8 %eb_6

]]></Node>
<StgValue><ssdm name="maxe_54"/></StgValue>
</operation>

<operation id="2224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1350 %zext_ln167_12 = zext i8 %ea1_6

]]></Node>
<StgValue><ssdm name="zext_ln167_12"/></StgValue>
</operation>

<operation id="2225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1351 %zext_ln167_13 = zext i8 %eb1_6

]]></Node>
<StgValue><ssdm name="zext_ln167_13"/></StgValue>
</operation>

<operation id="2226" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1352 %sub_ln167_12 = sub i9 %zext_ln167_12, i9 %zext_ln167_13

]]></Node>
<StgValue><ssdm name="sub_ln167_12"/></StgValue>
</operation>

<operation id="2227" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1353 %sub_ln167_13 = sub i9 %zext_ln167_13, i9 %zext_ln167_12

]]></Node>
<StgValue><ssdm name="sub_ln167_13"/></StgValue>
</operation>

<operation id="2228" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1354 %diff_6 = select i1 %xor_ln166_6, i9 %sub_ln167_12, i9 %sub_ln167_13

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="2229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1355 %sext_ln167_6 = sext i9 %diff_6

]]></Node>
<StgValue><ssdm name="sext_ln167_6"/></StgValue>
</operation>

<operation id="2230" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1356 %icmp_ln172_6 = icmp_sgt  i9 %diff_6, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_6"/></StgValue>
</operation>

<operation id="2231" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1357 %select_ln174_6 = select i1 %xor_ln166_6, i16 %a_bits_assign_6_load, i16 %e_b_6

]]></Node>
<StgValue><ssdm name="select_ln174_6"/></StgValue>
</operation>

<operation id="2232" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1358 %icmp_ln178_6 = icmp_ult  i8 %ea1_6, i8 %eb1_6

]]></Node>
<StgValue><ssdm name="icmp_ln178_6"/></StgValue>
</operation>

<operation id="2233" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1359 %maxe_55 = select i1 %icmp_ln178_6, i8 %eb_6, i8 %maxe_54

]]></Node>
<StgValue><ssdm name="maxe_55"/></StgValue>
</operation>

<operation id="2234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1360 %zext_ln178_18 = zext i8 %maxe_55

]]></Node>
<StgValue><ssdm name="zext_ln178_18"/></StgValue>
</operation>

<operation id="2235" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1361 %B_13 = select i1 %icmp_ln178_6, i16 %A_12, i16 %B_12

]]></Node>
<StgValue><ssdm name="B_13"/></StgValue>
</operation>

<operation id="2236" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1362 %A_13 = select i1 %icmp_ln178_6, i16 %B_12, i16 %A_12

]]></Node>
<StgValue><ssdm name="A_13"/></StgValue>
</operation>

<operation id="2237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1363 %zext_ln178_20 = zext i16 %A_13

]]></Node>
<StgValue><ssdm name="zext_ln178_20"/></StgValue>
</operation>

<operation id="2238" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1364 %sb_6 = select i1 %icmp_ln178_6, i1 %tmp_111, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="sb_6"/></StgValue>
</operation>

<operation id="2239" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1365 %sa_6 = select i1 %icmp_ln178_6, i1 %tmp_112, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="sa_6"/></StgValue>
</operation>

<operation id="2240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1366 %tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_6, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2241" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1367 %icmp_ln182_6 = icmp_slt  i8 %tmp_116, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_6"/></StgValue>
</operation>

<operation id="2242" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1368 %icmp_ln184_6 = icmp_eq  i9 %diff_6, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_6"/></StgValue>
</operation>

<operation id="2243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1369 %lshr_ln184_6 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_13, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_6"/></StgValue>
</operation>

<operation id="2244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1370 %zext_ln184_6 = zext i15 %lshr_ln184_6

]]></Node>
<StgValue><ssdm name="zext_ln184_6"/></StgValue>
</operation>

<operation id="2245" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1371 %B_aln_18 = select i1 %icmp_ln184_6, i16 %B_13, i16 %zext_ln184_6

]]></Node>
<StgValue><ssdm name="B_aln_18"/></StgValue>
</operation>

<operation id="2246" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1372 %shl_ln191_6 = shl i32 1, i32 %sext_ln167_6

]]></Node>
<StgValue><ssdm name="shl_ln191_6"/></StgValue>
</operation>

<operation id="2247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1373 %trunc_ln191_6 = trunc i32 %shl_ln191_6

]]></Node>
<StgValue><ssdm name="trunc_ln191_6"/></StgValue>
</operation>

<operation id="2248" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1374 %add_ln191_6 = add i16 %trunc_ln191_6, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_6"/></StgValue>
</operation>

<operation id="2249" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1375 %lost_6 = and i16 %add_ln191_6, i16 %B_13

]]></Node>
<StgValue><ssdm name="lost_6"/></StgValue>
</operation>

<operation id="2250" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1376 %sticky_12 = icmp_ne  i16 %lost_6, i16 0

]]></Node>
<StgValue><ssdm name="sticky_12"/></StgValue>
</operation>

<operation id="2251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1377 %sext_ln167_6cast = trunc i32 %sext_ln167_6

]]></Node>
<StgValue><ssdm name="sext_ln167_6cast"/></StgValue>
</operation>

<operation id="2252" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1378 %B_aln_19 = lshr i16 %B_13, i16 %sext_ln167_6cast

]]></Node>
<StgValue><ssdm name="B_aln_19"/></StgValue>
</operation>

<operation id="2253" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1379 %B_aln_20 = select i1 %icmp_ln182_6, i16 %B_aln_18, i16 %B_aln_19

]]></Node>
<StgValue><ssdm name="B_aln_20"/></StgValue>
</operation>

<operation id="2254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1380 %zext_ln181_6 = zext i16 %B_aln_20

]]></Node>
<StgValue><ssdm name="zext_ln181_6"/></StgValue>
</operation>

<operation id="2255" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1381 %xor_ln182_6 = xor i1 %icmp_ln182_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_6"/></StgValue>
</operation>

<operation id="2256" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1382 %sticky_13 = and i1 %sticky_12, i1 %xor_ln182_6

]]></Node>
<StgValue><ssdm name="sticky_13"/></StgValue>
</operation>

<operation id="2257" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1383 %xor_ln200_6 = xor i1 %sa_6, i1 %sb_6

]]></Node>
<StgValue><ssdm name="xor_ln200_6"/></StgValue>
</operation>

<operation id="2258" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1384 %M_48 = add i17 %zext_ln181_6, i17 %zext_ln178_20

]]></Node>
<StgValue><ssdm name="M_48"/></StgValue>
</operation>

<operation id="2259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1385 %zext_ln198_12 = zext i17 %M_48

]]></Node>
<StgValue><ssdm name="zext_ln198_12"/></StgValue>
</operation>

<operation id="2260" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1386 %icmp_ln203_6 = icmp_ult  i16 %A_13, i16 %B_aln_20

]]></Node>
<StgValue><ssdm name="icmp_ln203_6"/></StgValue>
</operation>

<operation id="2261" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1387 %xor_ln203_6 = xor i1 %icmp_ln203_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_6"/></StgValue>
</operation>

<operation id="2262" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1388 %M_49 = sub i17 %zext_ln178_20, i17 %zext_ln181_6

]]></Node>
<StgValue><ssdm name="M_49"/></StgValue>
</operation>

<operation id="2263" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1389 %M_50 = sub i17 %zext_ln181_6, i17 %zext_ln178_20

]]></Node>
<StgValue><ssdm name="M_50"/></StgValue>
</operation>

<operation id="2264" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1390 %M_51 = select i1 %xor_ln203_6, i17 %M_49, i17 %M_50

]]></Node>
<StgValue><ssdm name="M_51"/></StgValue>
</operation>

<operation id="2265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1391 %sext_ln203_6 = sext i17 %M_51

]]></Node>
<StgValue><ssdm name="sext_ln203_6"/></StgValue>
</operation>

<operation id="2266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1392 %s_28 = select i1 %xor_ln203_6, i1 %sa_6, i1 %sb_6

]]></Node>
<StgValue><ssdm name="s_28"/></StgValue>
</operation>

<operation id="2267" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1393 %M_52 = select i1 %xor_ln200_6, i18 %sext_ln203_6, i18 %zext_ln198_12

]]></Node>
<StgValue><ssdm name="M_52"/></StgValue>
</operation>

<operation id="2268" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1394 %s_29 = select i1 %xor_ln200_6, i1 %s_28, i1 %sb_6

]]></Node>
<StgValue><ssdm name="s_29"/></StgValue>
</operation>

<operation id="2269" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1395 %icmp_ln207_6 = icmp_eq  i18 %M_52, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_6"/></StgValue>
</operation>

<operation id="2270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1396 %tmp_117 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_52, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2271" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1397 %icmp_ln217_6 = icmp_ne  i2 %tmp_117, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_6"/></StgValue>
</operation>

<operation id="2272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1398 %trunc_ln217_6 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_52, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_6"/></StgValue>
</operation>

<operation id="2273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1399 %sext_ln217_6 = sext i17 %trunc_ln217_6

]]></Node>
<StgValue><ssdm name="sext_ln217_6"/></StgValue>
</operation>

<operation id="2274" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1400 %maxe_56 = add i9 %zext_ln178_18, i9 1

]]></Node>
<StgValue><ssdm name="maxe_56"/></StgValue>
</operation>

<operation id="2275" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1401 %maxe_57 = select i1 %icmp_ln217_6, i9 %maxe_56, i9 %zext_ln178_18

]]></Node>
<StgValue><ssdm name="maxe_57"/></StgValue>
</operation>

<operation id="2276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1402 %zext_ln217_6 = zext i9 %maxe_57

]]></Node>
<StgValue><ssdm name="zext_ln217_6"/></StgValue>
</operation>

<operation id="2277" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1403 %M_53 = select i1 %icmp_ln217_6, i18 %sext_ln217_6, i18 %M_52

]]></Node>
<StgValue><ssdm name="M_53"/></StgValue>
</operation>

<operation id="2278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1404 %sext_ln198_6 = sext i18 %M_53

]]></Node>
<StgValue><ssdm name="sext_ln198_6"/></StgValue>
</operation>

<operation id="2279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:1405 %zext_ln198_13 = zext i31 %sext_ln198_6

]]></Node>
<StgValue><ssdm name="zext_ln198_13"/></StgValue>
</operation>

<operation id="2280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1406 %trunc_ln198_12 = trunc i18 %M_53

]]></Node>
<StgValue><ssdm name="trunc_ln198_12"/></StgValue>
</operation>

<operation id="2281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1407 %tmp_118 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_53, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2282" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:1408 %icmp_ln220_12 = icmp_eq  i3 %tmp_118, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_12"/></StgValue>
</operation>

<operation id="2283" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1409 %icmp_ln220_13 = icmp_eq  i9 %maxe_57, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_13"/></StgValue>
</operation>

<operation id="2284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1410 %tmp_67 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_13, i1 1

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2285" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1411 %lz_12 = add i32 %tmp_67, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_12"/></StgValue>
</operation>

<operation id="2286" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1412 %icmp_ln222_6 = icmp_sgt  i32 %lz_12, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_6"/></StgValue>
</operation>

<operation id="2287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1413 %zext_ln223_6 = zext i9 %maxe_57

]]></Node>
<StgValue><ssdm name="zext_ln223_6"/></StgValue>
</operation>

<operation id="2288" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1414 %icmp_ln223_6 = icmp_slt  i32 %lz_12, i32 %zext_ln223_6

]]></Node>
<StgValue><ssdm name="icmp_ln223_6"/></StgValue>
</operation>

<operation id="2289" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1415 %xor_ln223_6 = xor i1 %icmp_ln223_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_6"/></StgValue>
</operation>

<operation id="2290" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1416 %lz_13 = select i1 %xor_ln223_6, i32 %zext_ln223_6, i32 %lz_12

]]></Node>
<StgValue><ssdm name="lz_13"/></StgValue>
</operation>

<operation id="2291" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1417 %M_54 = shl i32 %zext_ln198_13, i32 %lz_13

]]></Node>
<StgValue><ssdm name="M_54"/></StgValue>
</operation>

<operation id="2292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1418 %trunc_ln198_13 = trunc i32 %M_54

]]></Node>
<StgValue><ssdm name="trunc_ln198_13"/></StgValue>
</operation>

<operation id="2293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1419 %trunc_ln225_6 = trunc i32 %lz_13

]]></Node>
<StgValue><ssdm name="trunc_ln225_6"/></StgValue>
</operation>

<operation id="2294" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1420 %maxe_58 = sub i16 %zext_ln217_6, i16 %trunc_ln225_6

]]></Node>
<StgValue><ssdm name="maxe_58"/></StgValue>
</operation>

<operation id="2295" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1421 %xor_ln220_6 = xor i1 %icmp_ln220_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_6"/></StgValue>
</operation>

<operation id="2296" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1422 %and_ln222_12 = and i1 %icmp_ln222_6, i1 %xor_ln220_6

]]></Node>
<StgValue><ssdm name="and_ln222_12"/></StgValue>
</operation>

<operation id="2297" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1423 %and_ln222_13 = and i1 %and_ln222_12, i1 %icmp_ln220_12

]]></Node>
<StgValue><ssdm name="and_ln222_13"/></StgValue>
</operation>

<operation id="2298" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1424 %maxe_59 = select i1 %and_ln222_13, i16 %maxe_58, i16 %zext_ln217_6

]]></Node>
<StgValue><ssdm name="maxe_59"/></StgValue>
</operation>

<operation id="2299" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1425 %and_ln220_6 = and i1 %icmp_ln220_12, i1 %icmp_ln220_13

]]></Node>
<StgValue><ssdm name="and_ln220_6"/></StgValue>
</operation>

<operation id="2300" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1426 %maxe_60 = select i1 %and_ln220_6, i16 0, i16 %maxe_59

]]></Node>
<StgValue><ssdm name="maxe_60"/></StgValue>
</operation>

<operation id="2301" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1427 %M_55 = select i1 %and_ln222_13, i16 %trunc_ln198_13, i16 %trunc_ln198_12

]]></Node>
<StgValue><ssdm name="M_55"/></StgValue>
</operation>

<operation id="2302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1428 %round_up_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_55, i32 8

]]></Node>
<StgValue><ssdm name="round_up_19"/></StgValue>
</operation>

<operation id="2303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1429 %frac_keep_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_55, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_6"/></StgValue>
</operation>

<operation id="2304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1430 %trunc_ln231_6 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_55, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_6"/></StgValue>
</operation>

<operation id="2305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1431 %zext_ln231_6 = zext i8 %frac_keep_6

]]></Node>
<StgValue><ssdm name="zext_ln231_6"/></StgValue>
</operation>

<operation id="2306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1432 %tmp_95 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_13

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1433 %trunc_ln240_6 = trunc i16 %M_55

]]></Node>
<StgValue><ssdm name="trunc_ln240_6"/></StgValue>
</operation>

<operation id="2308" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1434 %or_ln240_42 = or i2 %trunc_ln240_6, i2 %tmp_95

]]></Node>
<StgValue><ssdm name="or_ln240_42"/></StgValue>
</operation>

<operation id="2309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1435 %tmp_121 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_55, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1436 %or_ln240_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_121, i2 %or_ln240_42

]]></Node>
<StgValue><ssdm name="or_ln240_6"/></StgValue>
</operation>

<operation id="2311" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1437 %icmp_ln240_6 = icmp_ne  i7 %or_ln240_6, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_6"/></StgValue>
</operation>

<operation id="2312" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1438 %round_up_20 = or i1 %icmp_ln240_6, i1 %round_up_19

]]></Node>
<StgValue><ssdm name="round_up_20"/></StgValue>
</operation>

<operation id="2313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1439 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_55, i32 7

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2314" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1440 %round_up_21 = and i1 %round_up_20, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="round_up_21"/></StgValue>
</operation>

<operation id="2315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1441 %zext_ln238_6 = zext i1 %round_up_21

]]></Node>
<StgValue><ssdm name="zext_ln238_6"/></StgValue>
</operation>

<operation id="2316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1442 %zext_ln244_12 = zext i1 %round_up_21

]]></Node>
<StgValue><ssdm name="zext_ln244_12"/></StgValue>
</operation>

<operation id="2317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1443 %zext_ln244_13 = zext i1 %round_up_21

]]></Node>
<StgValue><ssdm name="zext_ln244_13"/></StgValue>
</operation>

<operation id="2318" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1444 %rounded_6 = add i9 %zext_ln238_6, i9 %zext_ln231_6

]]></Node>
<StgValue><ssdm name="rounded_6"/></StgValue>
</operation>

<operation id="2319" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1445 %add_ln244_7 = add i8 %zext_ln244_13, i8 %frac_keep_6

]]></Node>
<StgValue><ssdm name="add_ln244_7"/></StgValue>
</operation>

<operation id="2320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1446 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2321" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1447 %maxe_61 = add i16 %maxe_60, i16 1

]]></Node>
<StgValue><ssdm name="maxe_61"/></StgValue>
</operation>

<operation id="2322" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1448 %maxe_62 = select i1 %tmp_123, i16 %maxe_61, i16 %maxe_60

]]></Node>
<StgValue><ssdm name="maxe_62"/></StgValue>
</operation>

<operation id="2323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1449 %trunc_ln247_6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_7, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_6"/></StgValue>
</operation>

<operation id="2324" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1450 %add_ln247_12 = add i7 %zext_ln244_12, i7 %trunc_ln231_6

]]></Node>
<StgValue><ssdm name="add_ln247_12"/></StgValue>
</operation>

<operation id="2325" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1451 %m7_6 = select i1 %tmp_123, i7 %trunc_ln247_6, i7 %add_ln247_12

]]></Node>
<StgValue><ssdm name="m7_6"/></StgValue>
</operation>

<operation id="2326" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1452 %icmp_ln250_6 = icmp_ugt  i16 %maxe_62, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_6"/></StgValue>
</operation>

<operation id="2327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1453 %shl_ln23_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_29, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_10"/></StgValue>
</operation>

<operation id="2328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1454 %or_ln23_12 = or i16 %shl_ln23_10, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_12"/></StgValue>
</operation>

<operation id="2329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1455 %shl_ln23_11 = shl i16 %maxe_62, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_11"/></StgValue>
</operation>

<operation id="2330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1456 %tmp102 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_29, i8 0, i7 %m7_6

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="2331" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1457 %or_ln23_13 = or i16 %tmp102, i16 %shl_ln23_11

]]></Node>
<StgValue><ssdm name="or_ln23_13"/></StgValue>
</operation>

<operation id="2332" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1458 %or_ln142_38 = or i1 %icmp_ln134_6, i1 %or_ln142_6

]]></Node>
<StgValue><ssdm name="or_ln142_38"/></StgValue>
</operation>

<operation id="2333" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1459 %or_ln145_49 = or i1 %or_ln142_38, i1 %icmp_ln145_6

]]></Node>
<StgValue><ssdm name="or_ln145_49"/></StgValue>
</operation>

<operation id="2334" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1460 %xor_ln145_6 = xor i1 %or_ln145_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_6"/></StgValue>
</operation>

<operation id="2335" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1461 %and_ln172_6 = and i1 %icmp_ln172_6, i1 %xor_ln145_6

]]></Node>
<StgValue><ssdm name="and_ln172_6"/></StgValue>
</operation>

<operation id="2336" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1462 %select_ln172_6 = select i1 %and_ln172_6, i16 %select_ln174_6, i16 %or_ln23_13

]]></Node>
<StgValue><ssdm name="select_ln172_6"/></StgValue>
</operation>

<operation id="2337" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1463 %or_ln172_6 = or i1 %or_ln145_49, i1 %icmp_ln172_6

]]></Node>
<StgValue><ssdm name="or_ln172_6"/></StgValue>
</operation>

<operation id="2338" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1464 %or_ln207_6 = or i1 %or_ln172_6, i1 %icmp_ln207_6

]]></Node>
<StgValue><ssdm name="or_ln207_6"/></StgValue>
</operation>

<operation id="2339" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1465 %xor_ln207_6 = xor i1 %or_ln207_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_6"/></StgValue>
</operation>

<operation id="2340" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1466 %and_ln250_6 = and i1 %icmp_ln250_6, i1 %xor_ln207_6

]]></Node>
<StgValue><ssdm name="and_ln250_6"/></StgValue>
</operation>

<operation id="2341" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1467 %select_ln250_6 = select i1 %and_ln250_6, i16 %or_ln23_12, i16 %select_ln172_6

]]></Node>
<StgValue><ssdm name="select_ln250_6"/></StgValue>
</operation>

<operation id="2342" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1468 %and_ln135_12 = and i1 %icmp_ln134_6, i1 %icmp_ln135_6

]]></Node>
<StgValue><ssdm name="and_ln135_12"/></StgValue>
</operation>

<operation id="2343" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1469 %select_ln135_6 = select i1 %and_ln135_12, i16 %select_ln138_6, i16 %select_ln250_6

]]></Node>
<StgValue><ssdm name="select_ln135_6"/></StgValue>
</operation>

<operation id="2344" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1470 %xor_ln135_6 = xor i1 %icmp_ln135_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_6"/></StgValue>
</operation>

<operation id="2345" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1471 %and_ln135_13 = and i1 %icmp_ln134_6, i1 %xor_ln135_6

]]></Node>
<StgValue><ssdm name="and_ln135_13"/></StgValue>
</operation>

<operation id="2346" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1472 %xor_ln142_6 = xor i1 %or_ln142_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_6"/></StgValue>
</operation>

<operation id="2347" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1473 %and_ln145_6 = and i1 %icmp_ln145_6, i1 %xor_ln142_6

]]></Node>
<StgValue><ssdm name="and_ln145_6"/></StgValue>
</operation>

<operation id="2348" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1474 %or_ln145_50 = or i1 %and_ln135_13, i1 %and_ln145_6

]]></Node>
<StgValue><ssdm name="or_ln145_50"/></StgValue>
</operation>

<operation id="2349" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1475 %select_ln145_6 = select i1 %or_ln145_50, i16 %a_bits_assign_6_load, i16 %select_ln135_6

]]></Node>
<StgValue><ssdm name="select_ln145_6"/></StgValue>
</operation>

<operation id="2350" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1476 %xor_ln134_6 = xor i1 %icmp_ln134_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_6"/></StgValue>
</operation>

<operation id="2351" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1477 %and_ln142_6 = and i1 %or_ln142_6, i1 %xor_ln134_6

]]></Node>
<StgValue><ssdm name="and_ln142_6"/></StgValue>
</operation>

<operation id="2352" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1478 %select_ln142_6 = select i1 %and_ln142_6, i16 %e_b_6, i16 %select_ln145_6

]]></Node>
<StgValue><ssdm name="select_ln142_6"/></StgValue>
</operation>

<operation id="2353" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1479 %xor_ln172_6 = xor i1 %or_ln172_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_6"/></StgValue>
</operation>

<operation id="2354" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1480 %and_ln207_6 = and i1 %icmp_ln207_6, i1 %xor_ln172_6

]]></Node>
<StgValue><ssdm name="and_ln207_6"/></StgValue>
</operation>

<operation id="2355" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1481 %select_ln207_6 = select i1 %and_ln207_6, i16 0, i16 %select_ln142_6

]]></Node>
<StgValue><ssdm name="select_ln207_6"/></StgValue>
</operation>

<operation id="2356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1484 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_7_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1486 %ea_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_7_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_7"/></StgValue>
</operation>

<operation id="2358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1488 %zext_ln129_14 = zext i7 %ma_7

]]></Node>
<StgValue><ssdm name="zext_ln129_14"/></StgValue>
</operation>

<operation id="2359" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1490 %icmp_ln134_7 = icmp_eq  i8 %ea_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_7"/></StgValue>
</operation>

<operation id="2360" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1491 %icmp_ln135_7 = icmp_eq  i7 %ma_7, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_7"/></StgValue>
</operation>

<operation id="2361" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1492 %icmp_ln142_7 = icmp_eq  i8 %eb_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_7"/></StgValue>
</operation>

<operation id="2362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1493 %trunc_ln144_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_7_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_7"/></StgValue>
</operation>

<operation id="2363" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1494 %or_ln144_37 = or i7 %trunc_ln144_7, i7 %ma_7

]]></Node>
<StgValue><ssdm name="or_ln144_37"/></StgValue>
</operation>

<operation id="2364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1495 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_7_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1496 %or_ln144_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_127, i7 %or_ln144_37

]]></Node>
<StgValue><ssdm name="or_ln144_7"/></StgValue>
</operation>

<operation id="2366" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1497 %icmp_ln144_7 = icmp_eq  i8 %or_ln144_7, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_7"/></StgValue>
</operation>

<operation id="2367" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1498 %or_ln142_7 = or i1 %icmp_ln142_7, i1 %icmp_ln144_7

]]></Node>
<StgValue><ssdm name="or_ln142_7"/></StgValue>
</operation>

<operation id="2368" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1500 %xor_ln138_7 = xor i1 %tmp_124, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="xor_ln138_7"/></StgValue>
</operation>

<operation id="2369" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1501 %and_ln138_14 = and i1 %icmp_ln138_7, i1 %xor_ln138_7

]]></Node>
<StgValue><ssdm name="and_ln138_14"/></StgValue>
</operation>

<operation id="2370" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1502 %and_ln138_15 = and i1 %and_ln138_14, i1 %icmp_ln142_7

]]></Node>
<StgValue><ssdm name="and_ln138_15"/></StgValue>
</operation>

<operation id="2371" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1503 %select_ln138_7 = select i1 %and_ln138_15, i16 32641, i16 %a_bits_assign_7_load

]]></Node>
<StgValue><ssdm name="select_ln138_7"/></StgValue>
</operation>

<operation id="2372" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1509 %icmp_ln158_14 = icmp_ne  i8 %ea_7, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_14"/></StgValue>
</operation>

<operation id="2373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1510 %or_ln158_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_7

]]></Node>
<StgValue><ssdm name="or_ln158_13"/></StgValue>
</operation>

<operation id="2374" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1513 %select_ln158_14 = select i1 %icmp_ln158_14, i8 %or_ln158_13, i8 %zext_ln129_14

]]></Node>
<StgValue><ssdm name="select_ln158_14"/></StgValue>
</operation>

<operation id="2375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1514 %A_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_14, i8 0

]]></Node>
<StgValue><ssdm name="A_14"/></StgValue>
</operation>

<operation id="2376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1516 %B_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_15, i8 0

]]></Node>
<StgValue><ssdm name="B_14"/></StgValue>
</operation>

<operation id="2377" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1517 %icmp_ln162_7 = icmp_eq  i8 %ea_7, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_7"/></StgValue>
</operation>

<operation id="2378" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1518 %ea1_7 = select i1 %icmp_ln162_7, i8 1, i8 %ea_7

]]></Node>
<StgValue><ssdm name="ea1_7"/></StgValue>
</operation>

<operation id="2379" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1521 %icmp_ln166_7 = icmp_ult  i8 %ea1_7, i8 %eb1_7

]]></Node>
<StgValue><ssdm name="icmp_ln166_7"/></StgValue>
</operation>

<operation id="2380" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1522 %xor_ln166_7 = xor i1 %icmp_ln166_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_7"/></StgValue>
</operation>

<operation id="2381" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1523 %maxe_63 = select i1 %xor_ln166_7, i8 %ea_7, i8 %eb_7

]]></Node>
<StgValue><ssdm name="maxe_63"/></StgValue>
</operation>

<operation id="2382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1524 %zext_ln167_14 = zext i8 %ea1_7

]]></Node>
<StgValue><ssdm name="zext_ln167_14"/></StgValue>
</operation>

<operation id="2383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1525 %zext_ln167_15 = zext i8 %eb1_7

]]></Node>
<StgValue><ssdm name="zext_ln167_15"/></StgValue>
</operation>

<operation id="2384" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1526 %sub_ln167_14 = sub i9 %zext_ln167_14, i9 %zext_ln167_15

]]></Node>
<StgValue><ssdm name="sub_ln167_14"/></StgValue>
</operation>

<operation id="2385" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1527 %sub_ln167_15 = sub i9 %zext_ln167_15, i9 %zext_ln167_14

]]></Node>
<StgValue><ssdm name="sub_ln167_15"/></StgValue>
</operation>

<operation id="2386" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1528 %diff_7 = select i1 %xor_ln166_7, i9 %sub_ln167_14, i9 %sub_ln167_15

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="2387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1529 %sext_ln167_7 = sext i9 %diff_7

]]></Node>
<StgValue><ssdm name="sext_ln167_7"/></StgValue>
</operation>

<operation id="2388" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1530 %icmp_ln172_7 = icmp_sgt  i9 %diff_7, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_7"/></StgValue>
</operation>

<operation id="2389" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1531 %select_ln174_7 = select i1 %xor_ln166_7, i16 %a_bits_assign_7_load, i16 %e_b_7

]]></Node>
<StgValue><ssdm name="select_ln174_7"/></StgValue>
</operation>

<operation id="2390" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1532 %icmp_ln178_7 = icmp_ult  i8 %ea1_7, i8 %eb1_7

]]></Node>
<StgValue><ssdm name="icmp_ln178_7"/></StgValue>
</operation>

<operation id="2391" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1533 %maxe_64 = select i1 %icmp_ln178_7, i8 %eb_7, i8 %maxe_63

]]></Node>
<StgValue><ssdm name="maxe_64"/></StgValue>
</operation>

<operation id="2392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1534 %zext_ln178_21 = zext i8 %maxe_64

]]></Node>
<StgValue><ssdm name="zext_ln178_21"/></StgValue>
</operation>

<operation id="2393" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1535 %B_15 = select i1 %icmp_ln178_7, i16 %A_14, i16 %B_14

]]></Node>
<StgValue><ssdm name="B_15"/></StgValue>
</operation>

<operation id="2394" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1536 %A_15 = select i1 %icmp_ln178_7, i16 %B_14, i16 %A_14

]]></Node>
<StgValue><ssdm name="A_15"/></StgValue>
</operation>

<operation id="2395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1537 %zext_ln178_23 = zext i16 %A_15

]]></Node>
<StgValue><ssdm name="zext_ln178_23"/></StgValue>
</operation>

<operation id="2396" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1538 %sb_7 = select i1 %icmp_ln178_7, i1 %tmp_124, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="sb_7"/></StgValue>
</operation>

<operation id="2397" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1539 %sa_7 = select i1 %icmp_ln178_7, i1 %tmp_126, i1 %tmp_124

]]></Node>
<StgValue><ssdm name="sa_7"/></StgValue>
</operation>

<operation id="2398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1540 %tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_7, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2399" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1541 %icmp_ln182_7 = icmp_slt  i8 %tmp_129, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_7"/></StgValue>
</operation>

<operation id="2400" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1542 %icmp_ln184_7 = icmp_eq  i9 %diff_7, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_7"/></StgValue>
</operation>

<operation id="2401" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1543 %lshr_ln184_7 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_15, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_7"/></StgValue>
</operation>

<operation id="2402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1544 %zext_ln184_7 = zext i15 %lshr_ln184_7

]]></Node>
<StgValue><ssdm name="zext_ln184_7"/></StgValue>
</operation>

<operation id="2403" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1545 %B_aln_21 = select i1 %icmp_ln184_7, i16 %B_15, i16 %zext_ln184_7

]]></Node>
<StgValue><ssdm name="B_aln_21"/></StgValue>
</operation>

<operation id="2404" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1546 %shl_ln191_7 = shl i32 1, i32 %sext_ln167_7

]]></Node>
<StgValue><ssdm name="shl_ln191_7"/></StgValue>
</operation>

<operation id="2405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1547 %trunc_ln191_7 = trunc i32 %shl_ln191_7

]]></Node>
<StgValue><ssdm name="trunc_ln191_7"/></StgValue>
</operation>

<operation id="2406" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1548 %add_ln191_7 = add i16 %trunc_ln191_7, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_7"/></StgValue>
</operation>

<operation id="2407" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1549 %lost_7 = and i16 %add_ln191_7, i16 %B_15

]]></Node>
<StgValue><ssdm name="lost_7"/></StgValue>
</operation>

<operation id="2408" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1550 %sticky_14 = icmp_ne  i16 %lost_7, i16 0

]]></Node>
<StgValue><ssdm name="sticky_14"/></StgValue>
</operation>

<operation id="2409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1551 %sext_ln167_7cast = trunc i32 %sext_ln167_7

]]></Node>
<StgValue><ssdm name="sext_ln167_7cast"/></StgValue>
</operation>

<operation id="2410" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1552 %B_aln_22 = lshr i16 %B_15, i16 %sext_ln167_7cast

]]></Node>
<StgValue><ssdm name="B_aln_22"/></StgValue>
</operation>

<operation id="2411" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1553 %B_aln_23 = select i1 %icmp_ln182_7, i16 %B_aln_21, i16 %B_aln_22

]]></Node>
<StgValue><ssdm name="B_aln_23"/></StgValue>
</operation>

<operation id="2412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1554 %zext_ln181_7 = zext i16 %B_aln_23

]]></Node>
<StgValue><ssdm name="zext_ln181_7"/></StgValue>
</operation>

<operation id="2413" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1555 %xor_ln182_7 = xor i1 %icmp_ln182_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_7"/></StgValue>
</operation>

<operation id="2414" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1556 %sticky_15 = and i1 %sticky_14, i1 %xor_ln182_7

]]></Node>
<StgValue><ssdm name="sticky_15"/></StgValue>
</operation>

<operation id="2415" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1557 %xor_ln200_7 = xor i1 %sa_7, i1 %sb_7

]]></Node>
<StgValue><ssdm name="xor_ln200_7"/></StgValue>
</operation>

<operation id="2416" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1558 %M_56 = add i17 %zext_ln181_7, i17 %zext_ln178_23

]]></Node>
<StgValue><ssdm name="M_56"/></StgValue>
</operation>

<operation id="2417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1559 %zext_ln198_14 = zext i17 %M_56

]]></Node>
<StgValue><ssdm name="zext_ln198_14"/></StgValue>
</operation>

<operation id="2418" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1560 %icmp_ln203_7 = icmp_ult  i16 %A_15, i16 %B_aln_23

]]></Node>
<StgValue><ssdm name="icmp_ln203_7"/></StgValue>
</operation>

<operation id="2419" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1561 %xor_ln203_7 = xor i1 %icmp_ln203_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_7"/></StgValue>
</operation>

<operation id="2420" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1562 %M_57 = sub i17 %zext_ln178_23, i17 %zext_ln181_7

]]></Node>
<StgValue><ssdm name="M_57"/></StgValue>
</operation>

<operation id="2421" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1563 %M_58 = sub i17 %zext_ln181_7, i17 %zext_ln178_23

]]></Node>
<StgValue><ssdm name="M_58"/></StgValue>
</operation>

<operation id="2422" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1564 %M_59 = select i1 %xor_ln203_7, i17 %M_57, i17 %M_58

]]></Node>
<StgValue><ssdm name="M_59"/></StgValue>
</operation>

<operation id="2423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1565 %sext_ln203_7 = sext i17 %M_59

]]></Node>
<StgValue><ssdm name="sext_ln203_7"/></StgValue>
</operation>

<operation id="2424" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1566 %s_32 = select i1 %xor_ln203_7, i1 %sa_7, i1 %sb_7

]]></Node>
<StgValue><ssdm name="s_32"/></StgValue>
</operation>

<operation id="2425" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1567 %M_60 = select i1 %xor_ln200_7, i18 %sext_ln203_7, i18 %zext_ln198_14

]]></Node>
<StgValue><ssdm name="M_60"/></StgValue>
</operation>

<operation id="2426" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1568 %s_33 = select i1 %xor_ln200_7, i1 %s_32, i1 %sb_7

]]></Node>
<StgValue><ssdm name="s_33"/></StgValue>
</operation>

<operation id="2427" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1569 %icmp_ln207_7 = icmp_eq  i18 %M_60, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_7"/></StgValue>
</operation>

<operation id="2428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1570 %tmp_131 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_60, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2429" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1571 %icmp_ln217_7 = icmp_ne  i2 %tmp_131, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_7"/></StgValue>
</operation>

<operation id="2430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1572 %trunc_ln217_7 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_60, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_7"/></StgValue>
</operation>

<operation id="2431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1573 %sext_ln217_7 = sext i17 %trunc_ln217_7

]]></Node>
<StgValue><ssdm name="sext_ln217_7"/></StgValue>
</operation>

<operation id="2432" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1574 %maxe_65 = add i9 %zext_ln178_21, i9 1

]]></Node>
<StgValue><ssdm name="maxe_65"/></StgValue>
</operation>

<operation id="2433" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1575 %maxe_66 = select i1 %icmp_ln217_7, i9 %maxe_65, i9 %zext_ln178_21

]]></Node>
<StgValue><ssdm name="maxe_66"/></StgValue>
</operation>

<operation id="2434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1576 %zext_ln217_7 = zext i9 %maxe_66

]]></Node>
<StgValue><ssdm name="zext_ln217_7"/></StgValue>
</operation>

<operation id="2435" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1577 %M_61 = select i1 %icmp_ln217_7, i18 %sext_ln217_7, i18 %M_60

]]></Node>
<StgValue><ssdm name="M_61"/></StgValue>
</operation>

<operation id="2436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1578 %sext_ln198_7 = sext i18 %M_61

]]></Node>
<StgValue><ssdm name="sext_ln198_7"/></StgValue>
</operation>

<operation id="2437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:1579 %zext_ln198_15 = zext i31 %sext_ln198_7

]]></Node>
<StgValue><ssdm name="zext_ln198_15"/></StgValue>
</operation>

<operation id="2438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1580 %trunc_ln198_14 = trunc i18 %M_61

]]></Node>
<StgValue><ssdm name="trunc_ln198_14"/></StgValue>
</operation>

<operation id="2439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1581 %tmp_132 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_61, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2440" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:1582 %icmp_ln220_14 = icmp_eq  i3 %tmp_132, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_14"/></StgValue>
</operation>

<operation id="2441" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1583 %icmp_ln220_15 = icmp_eq  i9 %maxe_66, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_15"/></StgValue>
</operation>

<operation id="2442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1584 %tmp_68 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_15, i1 1

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2443" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1585 %lz_14 = add i32 %tmp_68, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_14"/></StgValue>
</operation>

<operation id="2444" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1586 %icmp_ln222_7 = icmp_sgt  i32 %lz_14, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_7"/></StgValue>
</operation>

<operation id="2445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1587 %zext_ln223_7 = zext i9 %maxe_66

]]></Node>
<StgValue><ssdm name="zext_ln223_7"/></StgValue>
</operation>

<operation id="2446" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1588 %icmp_ln223_7 = icmp_slt  i32 %lz_14, i32 %zext_ln223_7

]]></Node>
<StgValue><ssdm name="icmp_ln223_7"/></StgValue>
</operation>

<operation id="2447" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1589 %xor_ln223_7 = xor i1 %icmp_ln223_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_7"/></StgValue>
</operation>

<operation id="2448" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1590 %lz_15 = select i1 %xor_ln223_7, i32 %zext_ln223_7, i32 %lz_14

]]></Node>
<StgValue><ssdm name="lz_15"/></StgValue>
</operation>

<operation id="2449" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1591 %M_62 = shl i32 %zext_ln198_15, i32 %lz_15

]]></Node>
<StgValue><ssdm name="M_62"/></StgValue>
</operation>

<operation id="2450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1592 %trunc_ln198_15 = trunc i32 %M_62

]]></Node>
<StgValue><ssdm name="trunc_ln198_15"/></StgValue>
</operation>

<operation id="2451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1593 %trunc_ln225_7 = trunc i32 %lz_15

]]></Node>
<StgValue><ssdm name="trunc_ln225_7"/></StgValue>
</operation>

<operation id="2452" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1594 %maxe_67 = sub i16 %zext_ln217_7, i16 %trunc_ln225_7

]]></Node>
<StgValue><ssdm name="maxe_67"/></StgValue>
</operation>

<operation id="2453" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1595 %xor_ln220_7 = xor i1 %icmp_ln220_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_7"/></StgValue>
</operation>

<operation id="2454" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1596 %and_ln222_14 = and i1 %icmp_ln222_7, i1 %xor_ln220_7

]]></Node>
<StgValue><ssdm name="and_ln222_14"/></StgValue>
</operation>

<operation id="2455" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1597 %and_ln222_15 = and i1 %and_ln222_14, i1 %icmp_ln220_14

]]></Node>
<StgValue><ssdm name="and_ln222_15"/></StgValue>
</operation>

<operation id="2456" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1598 %maxe_68 = select i1 %and_ln222_15, i16 %maxe_67, i16 %zext_ln217_7

]]></Node>
<StgValue><ssdm name="maxe_68"/></StgValue>
</operation>

<operation id="2457" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1599 %and_ln220_7 = and i1 %icmp_ln220_14, i1 %icmp_ln220_15

]]></Node>
<StgValue><ssdm name="and_ln220_7"/></StgValue>
</operation>

<operation id="2458" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1600 %maxe_69 = select i1 %and_ln220_7, i16 0, i16 %maxe_68

]]></Node>
<StgValue><ssdm name="maxe_69"/></StgValue>
</operation>

<operation id="2459" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1601 %M_63 = select i1 %and_ln222_15, i16 %trunc_ln198_15, i16 %trunc_ln198_14

]]></Node>
<StgValue><ssdm name="M_63"/></StgValue>
</operation>

<operation id="2460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1602 %round_up_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_63, i32 8

]]></Node>
<StgValue><ssdm name="round_up_22"/></StgValue>
</operation>

<operation id="2461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1603 %frac_keep_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_63, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_7"/></StgValue>
</operation>

<operation id="2462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1604 %trunc_ln231_7 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_63, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_7"/></StgValue>
</operation>

<operation id="2463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1605 %zext_ln231_7 = zext i8 %frac_keep_7

]]></Node>
<StgValue><ssdm name="zext_ln231_7"/></StgValue>
</operation>

<operation id="2464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1606 %tmp_100 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_15

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1607 %trunc_ln240_7 = trunc i16 %M_63

]]></Node>
<StgValue><ssdm name="trunc_ln240_7"/></StgValue>
</operation>

<operation id="2466" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1608 %or_ln240_44 = or i2 %trunc_ln240_7, i2 %tmp_100

]]></Node>
<StgValue><ssdm name="or_ln240_44"/></StgValue>
</operation>

<operation id="2467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1609 %tmp_134 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_63, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1610 %or_ln240_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_134, i2 %or_ln240_44

]]></Node>
<StgValue><ssdm name="or_ln240_7"/></StgValue>
</operation>

<operation id="2469" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1611 %icmp_ln240_7 = icmp_ne  i7 %or_ln240_7, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_7"/></StgValue>
</operation>

<operation id="2470" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1612 %round_up_23 = or i1 %icmp_ln240_7, i1 %round_up_22

]]></Node>
<StgValue><ssdm name="round_up_23"/></StgValue>
</operation>

<operation id="2471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1613 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_63, i32 7

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2472" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1614 %round_up_24 = and i1 %round_up_23, i1 %tmp_136

]]></Node>
<StgValue><ssdm name="round_up_24"/></StgValue>
</operation>

<operation id="2473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1615 %zext_ln238_7 = zext i1 %round_up_24

]]></Node>
<StgValue><ssdm name="zext_ln238_7"/></StgValue>
</operation>

<operation id="2474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1616 %zext_ln244_14 = zext i1 %round_up_24

]]></Node>
<StgValue><ssdm name="zext_ln244_14"/></StgValue>
</operation>

<operation id="2475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1617 %zext_ln244_15 = zext i1 %round_up_24

]]></Node>
<StgValue><ssdm name="zext_ln244_15"/></StgValue>
</operation>

<operation id="2476" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1618 %rounded_7 = add i9 %zext_ln238_7, i9 %zext_ln231_7

]]></Node>
<StgValue><ssdm name="rounded_7"/></StgValue>
</operation>

<operation id="2477" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1619 %add_ln244_8 = add i8 %zext_ln244_15, i8 %frac_keep_7

]]></Node>
<StgValue><ssdm name="add_ln244_8"/></StgValue>
</operation>

<operation id="2478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1620 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2479" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1621 %maxe_70 = add i16 %maxe_69, i16 1

]]></Node>
<StgValue><ssdm name="maxe_70"/></StgValue>
</operation>

<operation id="2480" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1622 %maxe_71 = select i1 %tmp_137, i16 %maxe_70, i16 %maxe_69

]]></Node>
<StgValue><ssdm name="maxe_71"/></StgValue>
</operation>

<operation id="2481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1623 %trunc_ln247_7 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_8, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_7"/></StgValue>
</operation>

<operation id="2482" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1624 %add_ln247_14 = add i7 %zext_ln244_14, i7 %trunc_ln231_7

]]></Node>
<StgValue><ssdm name="add_ln247_14"/></StgValue>
</operation>

<operation id="2483" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1625 %m7_7 = select i1 %tmp_137, i7 %trunc_ln247_7, i7 %add_ln247_14

]]></Node>
<StgValue><ssdm name="m7_7"/></StgValue>
</operation>

<operation id="2484" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1626 %icmp_ln250_7 = icmp_ugt  i16 %maxe_71, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_7"/></StgValue>
</operation>

<operation id="2485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1627 %shl_ln23_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_33, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_12"/></StgValue>
</operation>

<operation id="2486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1628 %or_ln23_14 = or i16 %shl_ln23_12, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_14"/></StgValue>
</operation>

<operation id="2487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1629 %shl_ln23_13 = shl i16 %maxe_71, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_13"/></StgValue>
</operation>

<operation id="2488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1630 %tmp107 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_33, i8 0, i7 %m7_7

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="2489" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1631 %or_ln23_15 = or i16 %tmp107, i16 %shl_ln23_13

]]></Node>
<StgValue><ssdm name="or_ln23_15"/></StgValue>
</operation>

<operation id="2490" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1632 %or_ln142_39 = or i1 %icmp_ln134_7, i1 %or_ln142_7

]]></Node>
<StgValue><ssdm name="or_ln142_39"/></StgValue>
</operation>

<operation id="2491" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1633 %or_ln145_52 = or i1 %or_ln142_39, i1 %icmp_ln145_7

]]></Node>
<StgValue><ssdm name="or_ln145_52"/></StgValue>
</operation>

<operation id="2492" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1634 %xor_ln145_7 = xor i1 %or_ln145_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_7"/></StgValue>
</operation>

<operation id="2493" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1635 %and_ln172_7 = and i1 %icmp_ln172_7, i1 %xor_ln145_7

]]></Node>
<StgValue><ssdm name="and_ln172_7"/></StgValue>
</operation>

<operation id="2494" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1636 %select_ln172_7 = select i1 %and_ln172_7, i16 %select_ln174_7, i16 %or_ln23_15

]]></Node>
<StgValue><ssdm name="select_ln172_7"/></StgValue>
</operation>

<operation id="2495" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1637 %or_ln172_7 = or i1 %or_ln145_52, i1 %icmp_ln172_7

]]></Node>
<StgValue><ssdm name="or_ln172_7"/></StgValue>
</operation>

<operation id="2496" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1638 %or_ln207_7 = or i1 %or_ln172_7, i1 %icmp_ln207_7

]]></Node>
<StgValue><ssdm name="or_ln207_7"/></StgValue>
</operation>

<operation id="2497" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1639 %xor_ln207_7 = xor i1 %or_ln207_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_7"/></StgValue>
</operation>

<operation id="2498" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1640 %and_ln250_7 = and i1 %icmp_ln250_7, i1 %xor_ln207_7

]]></Node>
<StgValue><ssdm name="and_ln250_7"/></StgValue>
</operation>

<operation id="2499" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1641 %select_ln250_7 = select i1 %and_ln250_7, i16 %or_ln23_14, i16 %select_ln172_7

]]></Node>
<StgValue><ssdm name="select_ln250_7"/></StgValue>
</operation>

<operation id="2500" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1642 %and_ln135_14 = and i1 %icmp_ln134_7, i1 %icmp_ln135_7

]]></Node>
<StgValue><ssdm name="and_ln135_14"/></StgValue>
</operation>

<operation id="2501" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1643 %select_ln135_7 = select i1 %and_ln135_14, i16 %select_ln138_7, i16 %select_ln250_7

]]></Node>
<StgValue><ssdm name="select_ln135_7"/></StgValue>
</operation>

<operation id="2502" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1644 %xor_ln135_7 = xor i1 %icmp_ln135_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_7"/></StgValue>
</operation>

<operation id="2503" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1645 %and_ln135_15 = and i1 %icmp_ln134_7, i1 %xor_ln135_7

]]></Node>
<StgValue><ssdm name="and_ln135_15"/></StgValue>
</operation>

<operation id="2504" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1646 %xor_ln142_7 = xor i1 %or_ln142_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_7"/></StgValue>
</operation>

<operation id="2505" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1647 %and_ln145_7 = and i1 %icmp_ln145_7, i1 %xor_ln142_7

]]></Node>
<StgValue><ssdm name="and_ln145_7"/></StgValue>
</operation>

<operation id="2506" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1648 %or_ln145_53 = or i1 %and_ln135_15, i1 %and_ln145_7

]]></Node>
<StgValue><ssdm name="or_ln145_53"/></StgValue>
</operation>

<operation id="2507" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1649 %select_ln145_7 = select i1 %or_ln145_53, i16 %a_bits_assign_7_load, i16 %select_ln135_7

]]></Node>
<StgValue><ssdm name="select_ln145_7"/></StgValue>
</operation>

<operation id="2508" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1650 %xor_ln134_7 = xor i1 %icmp_ln134_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_7"/></StgValue>
</operation>

<operation id="2509" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1651 %and_ln142_7 = and i1 %or_ln142_7, i1 %xor_ln134_7

]]></Node>
<StgValue><ssdm name="and_ln142_7"/></StgValue>
</operation>

<operation id="2510" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1652 %select_ln142_7 = select i1 %and_ln142_7, i16 %e_b_7, i16 %select_ln145_7

]]></Node>
<StgValue><ssdm name="select_ln142_7"/></StgValue>
</operation>

<operation id="2511" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1653 %xor_ln172_7 = xor i1 %or_ln172_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_7"/></StgValue>
</operation>

<operation id="2512" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1654 %and_ln207_7 = and i1 %icmp_ln207_7, i1 %xor_ln172_7

]]></Node>
<StgValue><ssdm name="and_ln207_7"/></StgValue>
</operation>

<operation id="2513" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1655 %select_ln207_7 = select i1 %and_ln207_7, i16 0, i16 %select_ln142_7

]]></Node>
<StgValue><ssdm name="select_ln207_7"/></StgValue>
</operation>

<operation id="2514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1658 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_8_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1660 %ea_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_8_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_8"/></StgValue>
</operation>

<operation id="2516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1662 %zext_ln129_16 = zext i7 %ma_8

]]></Node>
<StgValue><ssdm name="zext_ln129_16"/></StgValue>
</operation>

<operation id="2517" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1664 %icmp_ln134_8 = icmp_eq  i8 %ea_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_8"/></StgValue>
</operation>

<operation id="2518" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1665 %icmp_ln135_8 = icmp_eq  i7 %ma_8, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_8"/></StgValue>
</operation>

<operation id="2519" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1666 %icmp_ln142_8 = icmp_eq  i8 %eb_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_8"/></StgValue>
</operation>

<operation id="2520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1667 %trunc_ln144_8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_8_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_8"/></StgValue>
</operation>

<operation id="2521" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1668 %or_ln144_38 = or i7 %trunc_ln144_8, i7 %ma_8

]]></Node>
<StgValue><ssdm name="or_ln144_38"/></StgValue>
</operation>

<operation id="2522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1669 %tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_8_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1670 %or_ln144_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_141, i7 %or_ln144_38

]]></Node>
<StgValue><ssdm name="or_ln144_8"/></StgValue>
</operation>

<operation id="2524" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1671 %icmp_ln144_8 = icmp_eq  i8 %or_ln144_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_8"/></StgValue>
</operation>

<operation id="2525" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1672 %or_ln142_8 = or i1 %icmp_ln142_8, i1 %icmp_ln144_8

]]></Node>
<StgValue><ssdm name="or_ln142_8"/></StgValue>
</operation>

<operation id="2526" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1674 %xor_ln138_8 = xor i1 %tmp_138, i1 %tmp_139

]]></Node>
<StgValue><ssdm name="xor_ln138_8"/></StgValue>
</operation>

<operation id="2527" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1675 %and_ln138_16 = and i1 %icmp_ln138_8, i1 %xor_ln138_8

]]></Node>
<StgValue><ssdm name="and_ln138_16"/></StgValue>
</operation>

<operation id="2528" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1676 %and_ln138_17 = and i1 %and_ln138_16, i1 %icmp_ln142_8

]]></Node>
<StgValue><ssdm name="and_ln138_17"/></StgValue>
</operation>

<operation id="2529" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1677 %select_ln138_8 = select i1 %and_ln138_17, i16 32641, i16 %a_bits_assign_8_load

]]></Node>
<StgValue><ssdm name="select_ln138_8"/></StgValue>
</operation>

<operation id="2530" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1683 %icmp_ln158_16 = icmp_ne  i8 %ea_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_16"/></StgValue>
</operation>

<operation id="2531" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1684 %or_ln158_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_8

]]></Node>
<StgValue><ssdm name="or_ln158_15"/></StgValue>
</operation>

<operation id="2532" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1687 %select_ln158_16 = select i1 %icmp_ln158_16, i8 %or_ln158_15, i8 %zext_ln129_16

]]></Node>
<StgValue><ssdm name="select_ln158_16"/></StgValue>
</operation>

<operation id="2533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1688 %A_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_16, i8 0

]]></Node>
<StgValue><ssdm name="A_16"/></StgValue>
</operation>

<operation id="2534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1690 %B_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_17, i8 0

]]></Node>
<StgValue><ssdm name="B_16"/></StgValue>
</operation>

<operation id="2535" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1691 %icmp_ln162_8 = icmp_eq  i8 %ea_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_8"/></StgValue>
</operation>

<operation id="2536" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1692 %ea1_8 = select i1 %icmp_ln162_8, i8 1, i8 %ea_8

]]></Node>
<StgValue><ssdm name="ea1_8"/></StgValue>
</operation>

<operation id="2537" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1695 %icmp_ln166_8 = icmp_ult  i8 %ea1_8, i8 %eb1_8

]]></Node>
<StgValue><ssdm name="icmp_ln166_8"/></StgValue>
</operation>

<operation id="2538" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1696 %xor_ln166_8 = xor i1 %icmp_ln166_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_8"/></StgValue>
</operation>

<operation id="2539" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1697 %maxe_72 = select i1 %xor_ln166_8, i8 %ea_8, i8 %eb_8

]]></Node>
<StgValue><ssdm name="maxe_72"/></StgValue>
</operation>

<operation id="2540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1698 %zext_ln167_16 = zext i8 %ea1_8

]]></Node>
<StgValue><ssdm name="zext_ln167_16"/></StgValue>
</operation>

<operation id="2541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1699 %zext_ln167_17 = zext i8 %eb1_8

]]></Node>
<StgValue><ssdm name="zext_ln167_17"/></StgValue>
</operation>

<operation id="2542" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1700 %sub_ln167_16 = sub i9 %zext_ln167_16, i9 %zext_ln167_17

]]></Node>
<StgValue><ssdm name="sub_ln167_16"/></StgValue>
</operation>

<operation id="2543" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1701 %sub_ln167_17 = sub i9 %zext_ln167_17, i9 %zext_ln167_16

]]></Node>
<StgValue><ssdm name="sub_ln167_17"/></StgValue>
</operation>

<operation id="2544" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1702 %diff_8 = select i1 %xor_ln166_8, i9 %sub_ln167_16, i9 %sub_ln167_17

]]></Node>
<StgValue><ssdm name="diff_8"/></StgValue>
</operation>

<operation id="2545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1703 %sext_ln167_8 = sext i9 %diff_8

]]></Node>
<StgValue><ssdm name="sext_ln167_8"/></StgValue>
</operation>

<operation id="2546" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1704 %icmp_ln172_8 = icmp_sgt  i9 %diff_8, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_8"/></StgValue>
</operation>

<operation id="2547" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1705 %select_ln174_8 = select i1 %xor_ln166_8, i16 %a_bits_assign_8_load, i16 %e_b_8

]]></Node>
<StgValue><ssdm name="select_ln174_8"/></StgValue>
</operation>

<operation id="2548" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1706 %icmp_ln178_8 = icmp_ult  i8 %ea1_8, i8 %eb1_8

]]></Node>
<StgValue><ssdm name="icmp_ln178_8"/></StgValue>
</operation>

<operation id="2549" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1707 %maxe_73 = select i1 %icmp_ln178_8, i8 %eb_8, i8 %maxe_72

]]></Node>
<StgValue><ssdm name="maxe_73"/></StgValue>
</operation>

<operation id="2550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1708 %zext_ln178_24 = zext i8 %maxe_73

]]></Node>
<StgValue><ssdm name="zext_ln178_24"/></StgValue>
</operation>

<operation id="2551" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1709 %B_17 = select i1 %icmp_ln178_8, i16 %A_16, i16 %B_16

]]></Node>
<StgValue><ssdm name="B_17"/></StgValue>
</operation>

<operation id="2552" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1710 %A_17 = select i1 %icmp_ln178_8, i16 %B_16, i16 %A_16

]]></Node>
<StgValue><ssdm name="A_17"/></StgValue>
</operation>

<operation id="2553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1711 %zext_ln178_26 = zext i16 %A_17

]]></Node>
<StgValue><ssdm name="zext_ln178_26"/></StgValue>
</operation>

<operation id="2554" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1712 %sb_8 = select i1 %icmp_ln178_8, i1 %tmp_138, i1 %tmp_139

]]></Node>
<StgValue><ssdm name="sb_8"/></StgValue>
</operation>

<operation id="2555" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1713 %sa_8 = select i1 %icmp_ln178_8, i1 %tmp_139, i1 %tmp_138

]]></Node>
<StgValue><ssdm name="sa_8"/></StgValue>
</operation>

<operation id="2556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1714 %tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_8, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2557" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1715 %icmp_ln182_8 = icmp_slt  i8 %tmp_143, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_8"/></StgValue>
</operation>

<operation id="2558" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1716 %icmp_ln184_8 = icmp_eq  i9 %diff_8, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_8"/></StgValue>
</operation>

<operation id="2559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1717 %lshr_ln184_8 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_17, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_8"/></StgValue>
</operation>

<operation id="2560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1718 %zext_ln184_8 = zext i15 %lshr_ln184_8

]]></Node>
<StgValue><ssdm name="zext_ln184_8"/></StgValue>
</operation>

<operation id="2561" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1719 %B_aln_24 = select i1 %icmp_ln184_8, i16 %B_17, i16 %zext_ln184_8

]]></Node>
<StgValue><ssdm name="B_aln_24"/></StgValue>
</operation>

<operation id="2562" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1720 %shl_ln191_8 = shl i32 1, i32 %sext_ln167_8

]]></Node>
<StgValue><ssdm name="shl_ln191_8"/></StgValue>
</operation>

<operation id="2563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1721 %trunc_ln191_8 = trunc i32 %shl_ln191_8

]]></Node>
<StgValue><ssdm name="trunc_ln191_8"/></StgValue>
</operation>

<operation id="2564" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1722 %add_ln191_8 = add i16 %trunc_ln191_8, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_8"/></StgValue>
</operation>

<operation id="2565" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1723 %lost_8 = and i16 %add_ln191_8, i16 %B_17

]]></Node>
<StgValue><ssdm name="lost_8"/></StgValue>
</operation>

<operation id="2566" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1724 %sticky_16 = icmp_ne  i16 %lost_8, i16 0

]]></Node>
<StgValue><ssdm name="sticky_16"/></StgValue>
</operation>

<operation id="2567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1725 %sext_ln167_8cast = trunc i32 %sext_ln167_8

]]></Node>
<StgValue><ssdm name="sext_ln167_8cast"/></StgValue>
</operation>

<operation id="2568" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1726 %B_aln_25 = lshr i16 %B_17, i16 %sext_ln167_8cast

]]></Node>
<StgValue><ssdm name="B_aln_25"/></StgValue>
</operation>

<operation id="2569" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1727 %B_aln_26 = select i1 %icmp_ln182_8, i16 %B_aln_24, i16 %B_aln_25

]]></Node>
<StgValue><ssdm name="B_aln_26"/></StgValue>
</operation>

<operation id="2570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1728 %zext_ln181_8 = zext i16 %B_aln_26

]]></Node>
<StgValue><ssdm name="zext_ln181_8"/></StgValue>
</operation>

<operation id="2571" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1729 %xor_ln182_8 = xor i1 %icmp_ln182_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_8"/></StgValue>
</operation>

<operation id="2572" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1730 %sticky_17 = and i1 %sticky_16, i1 %xor_ln182_8

]]></Node>
<StgValue><ssdm name="sticky_17"/></StgValue>
</operation>

<operation id="2573" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1731 %xor_ln200_8 = xor i1 %sa_8, i1 %sb_8

]]></Node>
<StgValue><ssdm name="xor_ln200_8"/></StgValue>
</operation>

<operation id="2574" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1732 %M_64 = add i17 %zext_ln181_8, i17 %zext_ln178_26

]]></Node>
<StgValue><ssdm name="M_64"/></StgValue>
</operation>

<operation id="2575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1733 %zext_ln198_16 = zext i17 %M_64

]]></Node>
<StgValue><ssdm name="zext_ln198_16"/></StgValue>
</operation>

<operation id="2576" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1734 %icmp_ln203_8 = icmp_ult  i16 %A_17, i16 %B_aln_26

]]></Node>
<StgValue><ssdm name="icmp_ln203_8"/></StgValue>
</operation>

<operation id="2577" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1735 %xor_ln203_8 = xor i1 %icmp_ln203_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_8"/></StgValue>
</operation>

<operation id="2578" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1736 %M_65 = sub i17 %zext_ln178_26, i17 %zext_ln181_8

]]></Node>
<StgValue><ssdm name="M_65"/></StgValue>
</operation>

<operation id="2579" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1737 %M_66 = sub i17 %zext_ln181_8, i17 %zext_ln178_26

]]></Node>
<StgValue><ssdm name="M_66"/></StgValue>
</operation>

<operation id="2580" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1738 %M_67 = select i1 %xor_ln203_8, i17 %M_65, i17 %M_66

]]></Node>
<StgValue><ssdm name="M_67"/></StgValue>
</operation>

<operation id="2581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1739 %sext_ln203_8 = sext i17 %M_67

]]></Node>
<StgValue><ssdm name="sext_ln203_8"/></StgValue>
</operation>

<operation id="2582" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1740 %s_36 = select i1 %xor_ln203_8, i1 %sa_8, i1 %sb_8

]]></Node>
<StgValue><ssdm name="s_36"/></StgValue>
</operation>

<operation id="2583" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1741 %M_68 = select i1 %xor_ln200_8, i18 %sext_ln203_8, i18 %zext_ln198_16

]]></Node>
<StgValue><ssdm name="M_68"/></StgValue>
</operation>

<operation id="2584" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1742 %s_37 = select i1 %xor_ln200_8, i1 %s_36, i1 %sb_8

]]></Node>
<StgValue><ssdm name="s_37"/></StgValue>
</operation>

<operation id="2585" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1743 %icmp_ln207_8 = icmp_eq  i18 %M_68, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_8"/></StgValue>
</operation>

<operation id="2586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1744 %tmp_144 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_68, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2587" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1745 %icmp_ln217_8 = icmp_ne  i2 %tmp_144, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_8"/></StgValue>
</operation>

<operation id="2588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1746 %trunc_ln217_8 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_68, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_8"/></StgValue>
</operation>

<operation id="2589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1747 %sext_ln217_8 = sext i17 %trunc_ln217_8

]]></Node>
<StgValue><ssdm name="sext_ln217_8"/></StgValue>
</operation>

<operation id="2590" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1748 %maxe_74 = add i9 %zext_ln178_24, i9 1

]]></Node>
<StgValue><ssdm name="maxe_74"/></StgValue>
</operation>

<operation id="2591" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1749 %maxe_75 = select i1 %icmp_ln217_8, i9 %maxe_74, i9 %zext_ln178_24

]]></Node>
<StgValue><ssdm name="maxe_75"/></StgValue>
</operation>

<operation id="2592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1750 %zext_ln217_8 = zext i9 %maxe_75

]]></Node>
<StgValue><ssdm name="zext_ln217_8"/></StgValue>
</operation>

<operation id="2593" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1751 %M_69 = select i1 %icmp_ln217_8, i18 %sext_ln217_8, i18 %M_68

]]></Node>
<StgValue><ssdm name="M_69"/></StgValue>
</operation>

<operation id="2594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1752 %sext_ln198_8 = sext i18 %M_69

]]></Node>
<StgValue><ssdm name="sext_ln198_8"/></StgValue>
</operation>

<operation id="2595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:1753 %zext_ln198_17 = zext i31 %sext_ln198_8

]]></Node>
<StgValue><ssdm name="zext_ln198_17"/></StgValue>
</operation>

<operation id="2596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1754 %trunc_ln198_16 = trunc i18 %M_69

]]></Node>
<StgValue><ssdm name="trunc_ln198_16"/></StgValue>
</operation>

<operation id="2597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1755 %tmp_146 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_69, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2598" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:1756 %icmp_ln220_16 = icmp_eq  i3 %tmp_146, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_16"/></StgValue>
</operation>

<operation id="2599" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1757 %icmp_ln220_17 = icmp_eq  i9 %maxe_75, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_17"/></StgValue>
</operation>

<operation id="2600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1758 %tmp_69 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_17, i1 1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2601" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1759 %lz_16 = add i32 %tmp_69, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_16"/></StgValue>
</operation>

<operation id="2602" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1760 %icmp_ln222_8 = icmp_sgt  i32 %lz_16, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_8"/></StgValue>
</operation>

<operation id="2603" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1761 %zext_ln223_8 = zext i9 %maxe_75

]]></Node>
<StgValue><ssdm name="zext_ln223_8"/></StgValue>
</operation>

<operation id="2604" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1762 %icmp_ln223_8 = icmp_slt  i32 %lz_16, i32 %zext_ln223_8

]]></Node>
<StgValue><ssdm name="icmp_ln223_8"/></StgValue>
</operation>

<operation id="2605" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1763 %xor_ln223_8 = xor i1 %icmp_ln223_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_8"/></StgValue>
</operation>

<operation id="2606" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1764 %lz_17 = select i1 %xor_ln223_8, i32 %zext_ln223_8, i32 %lz_16

]]></Node>
<StgValue><ssdm name="lz_17"/></StgValue>
</operation>

<operation id="2607" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1765 %M_70 = shl i32 %zext_ln198_17, i32 %lz_17

]]></Node>
<StgValue><ssdm name="M_70"/></StgValue>
</operation>

<operation id="2608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1766 %trunc_ln198_17 = trunc i32 %M_70

]]></Node>
<StgValue><ssdm name="trunc_ln198_17"/></StgValue>
</operation>

<operation id="2609" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1767 %trunc_ln225_8 = trunc i32 %lz_17

]]></Node>
<StgValue><ssdm name="trunc_ln225_8"/></StgValue>
</operation>

<operation id="2610" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1768 %maxe_76 = sub i16 %zext_ln217_8, i16 %trunc_ln225_8

]]></Node>
<StgValue><ssdm name="maxe_76"/></StgValue>
</operation>

<operation id="2611" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1769 %xor_ln220_8 = xor i1 %icmp_ln220_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_8"/></StgValue>
</operation>

<operation id="2612" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1770 %and_ln222_16 = and i1 %icmp_ln222_8, i1 %xor_ln220_8

]]></Node>
<StgValue><ssdm name="and_ln222_16"/></StgValue>
</operation>

<operation id="2613" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1771 %and_ln222_17 = and i1 %and_ln222_16, i1 %icmp_ln220_16

]]></Node>
<StgValue><ssdm name="and_ln222_17"/></StgValue>
</operation>

<operation id="2614" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1772 %maxe_77 = select i1 %and_ln222_17, i16 %maxe_76, i16 %zext_ln217_8

]]></Node>
<StgValue><ssdm name="maxe_77"/></StgValue>
</operation>

<operation id="2615" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1773 %and_ln220_8 = and i1 %icmp_ln220_16, i1 %icmp_ln220_17

]]></Node>
<StgValue><ssdm name="and_ln220_8"/></StgValue>
</operation>

<operation id="2616" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1774 %maxe_78 = select i1 %and_ln220_8, i16 0, i16 %maxe_77

]]></Node>
<StgValue><ssdm name="maxe_78"/></StgValue>
</operation>

<operation id="2617" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1775 %M_71 = select i1 %and_ln222_17, i16 %trunc_ln198_17, i16 %trunc_ln198_16

]]></Node>
<StgValue><ssdm name="M_71"/></StgValue>
</operation>

<operation id="2618" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1776 %round_up_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_71, i32 8

]]></Node>
<StgValue><ssdm name="round_up_25"/></StgValue>
</operation>

<operation id="2619" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1777 %frac_keep_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_71, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_8"/></StgValue>
</operation>

<operation id="2620" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1778 %trunc_ln231_8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_71, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_8"/></StgValue>
</operation>

<operation id="2621" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1779 %zext_ln231_8 = zext i8 %frac_keep_8

]]></Node>
<StgValue><ssdm name="zext_ln231_8"/></StgValue>
</operation>

<operation id="2622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1780 %tmp_105 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_17

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1781 %trunc_ln240_8 = trunc i16 %M_71

]]></Node>
<StgValue><ssdm name="trunc_ln240_8"/></StgValue>
</operation>

<operation id="2624" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1782 %or_ln240_46 = or i2 %trunc_ln240_8, i2 %tmp_105

]]></Node>
<StgValue><ssdm name="or_ln240_46"/></StgValue>
</operation>

<operation id="2625" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1783 %tmp_148 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_71, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2626" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1784 %or_ln240_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_148, i2 %or_ln240_46

]]></Node>
<StgValue><ssdm name="or_ln240_8"/></StgValue>
</operation>

<operation id="2627" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1785 %icmp_ln240_8 = icmp_ne  i7 %or_ln240_8, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_8"/></StgValue>
</operation>

<operation id="2628" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1786 %round_up_26 = or i1 %icmp_ln240_8, i1 %round_up_25

]]></Node>
<StgValue><ssdm name="round_up_26"/></StgValue>
</operation>

<operation id="2629" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1787 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_71, i32 7

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2630" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1788 %round_up_27 = and i1 %round_up_26, i1 %tmp_149

]]></Node>
<StgValue><ssdm name="round_up_27"/></StgValue>
</operation>

<operation id="2631" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1789 %zext_ln238_8 = zext i1 %round_up_27

]]></Node>
<StgValue><ssdm name="zext_ln238_8"/></StgValue>
</operation>

<operation id="2632" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1790 %zext_ln244_16 = zext i1 %round_up_27

]]></Node>
<StgValue><ssdm name="zext_ln244_16"/></StgValue>
</operation>

<operation id="2633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1791 %zext_ln244_17 = zext i1 %round_up_27

]]></Node>
<StgValue><ssdm name="zext_ln244_17"/></StgValue>
</operation>

<operation id="2634" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1792 %rounded_8 = add i9 %zext_ln238_8, i9 %zext_ln231_8

]]></Node>
<StgValue><ssdm name="rounded_8"/></StgValue>
</operation>

<operation id="2635" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1793 %add_ln244_9 = add i8 %zext_ln244_17, i8 %frac_keep_8

]]></Node>
<StgValue><ssdm name="add_ln244_9"/></StgValue>
</operation>

<operation id="2636" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1794 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_8, i32 8

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2637" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1795 %maxe_79 = add i16 %maxe_78, i16 1

]]></Node>
<StgValue><ssdm name="maxe_79"/></StgValue>
</operation>

<operation id="2638" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1796 %maxe_80 = select i1 %tmp_151, i16 %maxe_79, i16 %maxe_78

]]></Node>
<StgValue><ssdm name="maxe_80"/></StgValue>
</operation>

<operation id="2639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1797 %trunc_ln247_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_9, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_8"/></StgValue>
</operation>

<operation id="2640" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1798 %add_ln247_16 = add i7 %zext_ln244_16, i7 %trunc_ln231_8

]]></Node>
<StgValue><ssdm name="add_ln247_16"/></StgValue>
</operation>

<operation id="2641" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1799 %m7_8 = select i1 %tmp_151, i7 %trunc_ln247_8, i7 %add_ln247_16

]]></Node>
<StgValue><ssdm name="m7_8"/></StgValue>
</operation>

<operation id="2642" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1800 %icmp_ln250_8 = icmp_ugt  i16 %maxe_80, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_8"/></StgValue>
</operation>

<operation id="2643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1801 %shl_ln23_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_37, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_14"/></StgValue>
</operation>

<operation id="2644" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1802 %or_ln23_16 = or i16 %shl_ln23_14, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_16"/></StgValue>
</operation>

<operation id="2645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1803 %shl_ln23_15 = shl i16 %maxe_80, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_15"/></StgValue>
</operation>

<operation id="2646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1804 %tmp112 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_37, i8 0, i7 %m7_8

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="2647" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1805 %or_ln23_17 = or i16 %tmp112, i16 %shl_ln23_15

]]></Node>
<StgValue><ssdm name="or_ln23_17"/></StgValue>
</operation>

<operation id="2648" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1806 %or_ln142_40 = or i1 %icmp_ln134_8, i1 %or_ln142_8

]]></Node>
<StgValue><ssdm name="or_ln142_40"/></StgValue>
</operation>

<operation id="2649" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1807 %or_ln145_55 = or i1 %or_ln142_40, i1 %icmp_ln145_8

]]></Node>
<StgValue><ssdm name="or_ln145_55"/></StgValue>
</operation>

<operation id="2650" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1808 %xor_ln145_8 = xor i1 %or_ln145_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_8"/></StgValue>
</operation>

<operation id="2651" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1809 %and_ln172_8 = and i1 %icmp_ln172_8, i1 %xor_ln145_8

]]></Node>
<StgValue><ssdm name="and_ln172_8"/></StgValue>
</operation>

<operation id="2652" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1810 %select_ln172_8 = select i1 %and_ln172_8, i16 %select_ln174_8, i16 %or_ln23_17

]]></Node>
<StgValue><ssdm name="select_ln172_8"/></StgValue>
</operation>

<operation id="2653" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1811 %or_ln172_8 = or i1 %or_ln145_55, i1 %icmp_ln172_8

]]></Node>
<StgValue><ssdm name="or_ln172_8"/></StgValue>
</operation>

<operation id="2654" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1812 %or_ln207_8 = or i1 %or_ln172_8, i1 %icmp_ln207_8

]]></Node>
<StgValue><ssdm name="or_ln207_8"/></StgValue>
</operation>

<operation id="2655" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1813 %xor_ln207_8 = xor i1 %or_ln207_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_8"/></StgValue>
</operation>

<operation id="2656" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1814 %and_ln250_8 = and i1 %icmp_ln250_8, i1 %xor_ln207_8

]]></Node>
<StgValue><ssdm name="and_ln250_8"/></StgValue>
</operation>

<operation id="2657" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1815 %select_ln250_8 = select i1 %and_ln250_8, i16 %or_ln23_16, i16 %select_ln172_8

]]></Node>
<StgValue><ssdm name="select_ln250_8"/></StgValue>
</operation>

<operation id="2658" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1816 %and_ln135_16 = and i1 %icmp_ln134_8, i1 %icmp_ln135_8

]]></Node>
<StgValue><ssdm name="and_ln135_16"/></StgValue>
</operation>

<operation id="2659" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1817 %select_ln135_8 = select i1 %and_ln135_16, i16 %select_ln138_8, i16 %select_ln250_8

]]></Node>
<StgValue><ssdm name="select_ln135_8"/></StgValue>
</operation>

<operation id="2660" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1818 %xor_ln135_8 = xor i1 %icmp_ln135_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_8"/></StgValue>
</operation>

<operation id="2661" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1819 %and_ln135_17 = and i1 %icmp_ln134_8, i1 %xor_ln135_8

]]></Node>
<StgValue><ssdm name="and_ln135_17"/></StgValue>
</operation>

<operation id="2662" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1820 %xor_ln142_8 = xor i1 %or_ln142_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_8"/></StgValue>
</operation>

<operation id="2663" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1821 %and_ln145_8 = and i1 %icmp_ln145_8, i1 %xor_ln142_8

]]></Node>
<StgValue><ssdm name="and_ln145_8"/></StgValue>
</operation>

<operation id="2664" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1822 %or_ln145_56 = or i1 %and_ln135_17, i1 %and_ln145_8

]]></Node>
<StgValue><ssdm name="or_ln145_56"/></StgValue>
</operation>

<operation id="2665" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1823 %select_ln145_8 = select i1 %or_ln145_56, i16 %a_bits_assign_8_load, i16 %select_ln135_8

]]></Node>
<StgValue><ssdm name="select_ln145_8"/></StgValue>
</operation>

<operation id="2666" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1824 %xor_ln134_8 = xor i1 %icmp_ln134_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_8"/></StgValue>
</operation>

<operation id="2667" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1825 %and_ln142_8 = and i1 %or_ln142_8, i1 %xor_ln134_8

]]></Node>
<StgValue><ssdm name="and_ln142_8"/></StgValue>
</operation>

<operation id="2668" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1826 %select_ln142_8 = select i1 %and_ln142_8, i16 %e_b_8, i16 %select_ln145_8

]]></Node>
<StgValue><ssdm name="select_ln142_8"/></StgValue>
</operation>

<operation id="2669" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1827 %xor_ln172_8 = xor i1 %or_ln172_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_8"/></StgValue>
</operation>

<operation id="2670" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1828 %and_ln207_8 = and i1 %icmp_ln207_8, i1 %xor_ln172_8

]]></Node>
<StgValue><ssdm name="and_ln207_8"/></StgValue>
</operation>

<operation id="2671" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1829 %select_ln207_8 = select i1 %and_ln207_8, i16 0, i16 %select_ln142_8

]]></Node>
<StgValue><ssdm name="select_ln207_8"/></StgValue>
</operation>

<operation id="2672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1832 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_9_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1834 %ea_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_9_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_9"/></StgValue>
</operation>

<operation id="2674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1836 %zext_ln129_18 = zext i7 %ma_9

]]></Node>
<StgValue><ssdm name="zext_ln129_18"/></StgValue>
</operation>

<operation id="2675" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1838 %icmp_ln134_9 = icmp_eq  i8 %ea_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_9"/></StgValue>
</operation>

<operation id="2676" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1839 %icmp_ln135_9 = icmp_eq  i7 %ma_9, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_9"/></StgValue>
</operation>

<operation id="2677" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1840 %icmp_ln142_9 = icmp_eq  i8 %eb_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_9"/></StgValue>
</operation>

<operation id="2678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1841 %trunc_ln144_9 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_9_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_9"/></StgValue>
</operation>

<operation id="2679" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1842 %or_ln144_39 = or i7 %trunc_ln144_9, i7 %ma_9

]]></Node>
<StgValue><ssdm name="or_ln144_39"/></StgValue>
</operation>

<operation id="2680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1843 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_9_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1844 %or_ln144_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_154, i7 %or_ln144_39

]]></Node>
<StgValue><ssdm name="or_ln144_9"/></StgValue>
</operation>

<operation id="2682" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1845 %icmp_ln144_9 = icmp_eq  i8 %or_ln144_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_9"/></StgValue>
</operation>

<operation id="2683" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1846 %or_ln142_9 = or i1 %icmp_ln142_9, i1 %icmp_ln144_9

]]></Node>
<StgValue><ssdm name="or_ln142_9"/></StgValue>
</operation>

<operation id="2684" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1848 %xor_ln138_9 = xor i1 %tmp_152, i1 %tmp_153

]]></Node>
<StgValue><ssdm name="xor_ln138_9"/></StgValue>
</operation>

<operation id="2685" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1849 %and_ln138_18 = and i1 %icmp_ln138_9, i1 %xor_ln138_9

]]></Node>
<StgValue><ssdm name="and_ln138_18"/></StgValue>
</operation>

<operation id="2686" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1850 %and_ln138_19 = and i1 %and_ln138_18, i1 %icmp_ln142_9

]]></Node>
<StgValue><ssdm name="and_ln138_19"/></StgValue>
</operation>

<operation id="2687" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1851 %select_ln138_9 = select i1 %and_ln138_19, i16 32641, i16 %a_bits_assign_9_load

]]></Node>
<StgValue><ssdm name="select_ln138_9"/></StgValue>
</operation>

<operation id="2688" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1857 %icmp_ln158_18 = icmp_ne  i8 %ea_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_18"/></StgValue>
</operation>

<operation id="2689" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1858 %or_ln158_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_9

]]></Node>
<StgValue><ssdm name="or_ln158_17"/></StgValue>
</operation>

<operation id="2690" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1861 %select_ln158_18 = select i1 %icmp_ln158_18, i8 %or_ln158_17, i8 %zext_ln129_18

]]></Node>
<StgValue><ssdm name="select_ln158_18"/></StgValue>
</operation>

<operation id="2691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1862 %A_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_18, i8 0

]]></Node>
<StgValue><ssdm name="A_18"/></StgValue>
</operation>

<operation id="2692" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1864 %B_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_19, i8 0

]]></Node>
<StgValue><ssdm name="B_18"/></StgValue>
</operation>

<operation id="2693" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1865 %icmp_ln162_9 = icmp_eq  i8 %ea_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_9"/></StgValue>
</operation>

<operation id="2694" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1866 %ea1_9 = select i1 %icmp_ln162_9, i8 1, i8 %ea_9

]]></Node>
<StgValue><ssdm name="ea1_9"/></StgValue>
</operation>

<operation id="2695" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1869 %icmp_ln166_9 = icmp_ult  i8 %ea1_9, i8 %eb1_9

]]></Node>
<StgValue><ssdm name="icmp_ln166_9"/></StgValue>
</operation>

<operation id="2696" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1870 %xor_ln166_9 = xor i1 %icmp_ln166_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_9"/></StgValue>
</operation>

<operation id="2697" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1871 %maxe_81 = select i1 %xor_ln166_9, i8 %ea_9, i8 %eb_9

]]></Node>
<StgValue><ssdm name="maxe_81"/></StgValue>
</operation>

<operation id="2698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1872 %zext_ln167_18 = zext i8 %ea1_9

]]></Node>
<StgValue><ssdm name="zext_ln167_18"/></StgValue>
</operation>

<operation id="2699" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1873 %zext_ln167_19 = zext i8 %eb1_9

]]></Node>
<StgValue><ssdm name="zext_ln167_19"/></StgValue>
</operation>

<operation id="2700" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1874 %sub_ln167_18 = sub i9 %zext_ln167_18, i9 %zext_ln167_19

]]></Node>
<StgValue><ssdm name="sub_ln167_18"/></StgValue>
</operation>

<operation id="2701" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1875 %sub_ln167_19 = sub i9 %zext_ln167_19, i9 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="sub_ln167_19"/></StgValue>
</operation>

<operation id="2702" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1876 %diff_9 = select i1 %xor_ln166_9, i9 %sub_ln167_18, i9 %sub_ln167_19

]]></Node>
<StgValue><ssdm name="diff_9"/></StgValue>
</operation>

<operation id="2703" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1877 %sext_ln167_9 = sext i9 %diff_9

]]></Node>
<StgValue><ssdm name="sext_ln167_9"/></StgValue>
</operation>

<operation id="2704" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1878 %icmp_ln172_9 = icmp_sgt  i9 %diff_9, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_9"/></StgValue>
</operation>

<operation id="2705" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1879 %select_ln174_9 = select i1 %xor_ln166_9, i16 %a_bits_assign_9_load, i16 %e_b_9

]]></Node>
<StgValue><ssdm name="select_ln174_9"/></StgValue>
</operation>

<operation id="2706" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1880 %icmp_ln178_9 = icmp_ult  i8 %ea1_9, i8 %eb1_9

]]></Node>
<StgValue><ssdm name="icmp_ln178_9"/></StgValue>
</operation>

<operation id="2707" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1881 %maxe_82 = select i1 %icmp_ln178_9, i8 %eb_9, i8 %maxe_81

]]></Node>
<StgValue><ssdm name="maxe_82"/></StgValue>
</operation>

<operation id="2708" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1882 %zext_ln178_27 = zext i8 %maxe_82

]]></Node>
<StgValue><ssdm name="zext_ln178_27"/></StgValue>
</operation>

<operation id="2709" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1883 %B_19 = select i1 %icmp_ln178_9, i16 %A_18, i16 %B_18

]]></Node>
<StgValue><ssdm name="B_19"/></StgValue>
</operation>

<operation id="2710" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1884 %A_19 = select i1 %icmp_ln178_9, i16 %B_18, i16 %A_18

]]></Node>
<StgValue><ssdm name="A_19"/></StgValue>
</operation>

<operation id="2711" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1885 %zext_ln178_29 = zext i16 %A_19

]]></Node>
<StgValue><ssdm name="zext_ln178_29"/></StgValue>
</operation>

<operation id="2712" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1886 %sb_9 = select i1 %icmp_ln178_9, i1 %tmp_152, i1 %tmp_153

]]></Node>
<StgValue><ssdm name="sb_9"/></StgValue>
</operation>

<operation id="2713" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1887 %sa_9 = select i1 %icmp_ln178_9, i1 %tmp_153, i1 %tmp_152

]]></Node>
<StgValue><ssdm name="sa_9"/></StgValue>
</operation>

<operation id="2714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1888 %tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_9, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2715" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1889 %icmp_ln182_9 = icmp_slt  i8 %tmp_157, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_9"/></StgValue>
</operation>

<operation id="2716" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1890 %icmp_ln184_9 = icmp_eq  i9 %diff_9, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_9"/></StgValue>
</operation>

<operation id="2717" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1891 %lshr_ln184_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_19, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_9"/></StgValue>
</operation>

<operation id="2718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1892 %zext_ln184_9 = zext i15 %lshr_ln184_9

]]></Node>
<StgValue><ssdm name="zext_ln184_9"/></StgValue>
</operation>

<operation id="2719" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1893 %B_aln_27 = select i1 %icmp_ln184_9, i16 %B_19, i16 %zext_ln184_9

]]></Node>
<StgValue><ssdm name="B_aln_27"/></StgValue>
</operation>

<operation id="2720" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1894 %shl_ln191_9 = shl i32 1, i32 %sext_ln167_9

]]></Node>
<StgValue><ssdm name="shl_ln191_9"/></StgValue>
</operation>

<operation id="2721" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1895 %trunc_ln191_9 = trunc i32 %shl_ln191_9

]]></Node>
<StgValue><ssdm name="trunc_ln191_9"/></StgValue>
</operation>

<operation id="2722" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1896 %add_ln191_9 = add i16 %trunc_ln191_9, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_9"/></StgValue>
</operation>

<operation id="2723" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1897 %lost_9 = and i16 %add_ln191_9, i16 %B_19

]]></Node>
<StgValue><ssdm name="lost_9"/></StgValue>
</operation>

<operation id="2724" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1898 %sticky_18 = icmp_ne  i16 %lost_9, i16 0

]]></Node>
<StgValue><ssdm name="sticky_18"/></StgValue>
</operation>

<operation id="2725" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1899 %sext_ln167_9cast = trunc i32 %sext_ln167_9

]]></Node>
<StgValue><ssdm name="sext_ln167_9cast"/></StgValue>
</operation>

<operation id="2726" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1900 %B_aln_28 = lshr i16 %B_19, i16 %sext_ln167_9cast

]]></Node>
<StgValue><ssdm name="B_aln_28"/></StgValue>
</operation>

<operation id="2727" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1901 %B_aln_29 = select i1 %icmp_ln182_9, i16 %B_aln_27, i16 %B_aln_28

]]></Node>
<StgValue><ssdm name="B_aln_29"/></StgValue>
</operation>

<operation id="2728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1902 %zext_ln181_9 = zext i16 %B_aln_29

]]></Node>
<StgValue><ssdm name="zext_ln181_9"/></StgValue>
</operation>

<operation id="2729" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1903 %xor_ln182_9 = xor i1 %icmp_ln182_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_9"/></StgValue>
</operation>

<operation id="2730" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1904 %sticky_19 = and i1 %sticky_18, i1 %xor_ln182_9

]]></Node>
<StgValue><ssdm name="sticky_19"/></StgValue>
</operation>

<operation id="2731" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1905 %xor_ln200_9 = xor i1 %sa_9, i1 %sb_9

]]></Node>
<StgValue><ssdm name="xor_ln200_9"/></StgValue>
</operation>

<operation id="2732" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1906 %M_72 = add i17 %zext_ln181_9, i17 %zext_ln178_29

]]></Node>
<StgValue><ssdm name="M_72"/></StgValue>
</operation>

<operation id="2733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1907 %zext_ln198_18 = zext i17 %M_72

]]></Node>
<StgValue><ssdm name="zext_ln198_18"/></StgValue>
</operation>

<operation id="2734" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1908 %icmp_ln203_9 = icmp_ult  i16 %A_19, i16 %B_aln_29

]]></Node>
<StgValue><ssdm name="icmp_ln203_9"/></StgValue>
</operation>

<operation id="2735" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1909 %xor_ln203_9 = xor i1 %icmp_ln203_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_9"/></StgValue>
</operation>

<operation id="2736" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1910 %M_73 = sub i17 %zext_ln178_29, i17 %zext_ln181_9

]]></Node>
<StgValue><ssdm name="M_73"/></StgValue>
</operation>

<operation id="2737" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1911 %M_74 = sub i17 %zext_ln181_9, i17 %zext_ln178_29

]]></Node>
<StgValue><ssdm name="M_74"/></StgValue>
</operation>

<operation id="2738" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1912 %M_75 = select i1 %xor_ln203_9, i17 %M_73, i17 %M_74

]]></Node>
<StgValue><ssdm name="M_75"/></StgValue>
</operation>

<operation id="2739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1913 %sext_ln203_9 = sext i17 %M_75

]]></Node>
<StgValue><ssdm name="sext_ln203_9"/></StgValue>
</operation>

<operation id="2740" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1914 %s_40 = select i1 %xor_ln203_9, i1 %sa_9, i1 %sb_9

]]></Node>
<StgValue><ssdm name="s_40"/></StgValue>
</operation>

<operation id="2741" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1915 %M_76 = select i1 %xor_ln200_9, i18 %sext_ln203_9, i18 %zext_ln198_18

]]></Node>
<StgValue><ssdm name="M_76"/></StgValue>
</operation>

<operation id="2742" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1916 %s_41 = select i1 %xor_ln200_9, i1 %s_40, i1 %sb_9

]]></Node>
<StgValue><ssdm name="s_41"/></StgValue>
</operation>

<operation id="2743" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1917 %icmp_ln207_9 = icmp_eq  i18 %M_76, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_9"/></StgValue>
</operation>

<operation id="2744" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1918 %tmp_158 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_76, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2745" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1919 %icmp_ln217_9 = icmp_ne  i2 %tmp_158, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_9"/></StgValue>
</operation>

<operation id="2746" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1920 %trunc_ln217_9 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_76, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_9"/></StgValue>
</operation>

<operation id="2747" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:1921 %sext_ln217_9 = sext i17 %trunc_ln217_9

]]></Node>
<StgValue><ssdm name="sext_ln217_9"/></StgValue>
</operation>

<operation id="2748" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1922 %maxe_83 = add i9 %zext_ln178_27, i9 1

]]></Node>
<StgValue><ssdm name="maxe_83"/></StgValue>
</operation>

<operation id="2749" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1923 %maxe_84 = select i1 %icmp_ln217_9, i9 %maxe_83, i9 %zext_ln178_27

]]></Node>
<StgValue><ssdm name="maxe_84"/></StgValue>
</operation>

<operation id="2750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1924 %zext_ln217_9 = zext i9 %maxe_84

]]></Node>
<StgValue><ssdm name="zext_ln217_9"/></StgValue>
</operation>

<operation id="2751" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1925 %M_77 = select i1 %icmp_ln217_9, i18 %sext_ln217_9, i18 %M_76

]]></Node>
<StgValue><ssdm name="M_77"/></StgValue>
</operation>

<operation id="2752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1926 %sext_ln198_9 = sext i18 %M_77

]]></Node>
<StgValue><ssdm name="sext_ln198_9"/></StgValue>
</operation>

<operation id="2753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:1927 %zext_ln198_19 = zext i31 %sext_ln198_9

]]></Node>
<StgValue><ssdm name="zext_ln198_19"/></StgValue>
</operation>

<operation id="2754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:1928 %trunc_ln198_18 = trunc i18 %M_77

]]></Node>
<StgValue><ssdm name="trunc_ln198_18"/></StgValue>
</operation>

<operation id="2755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1929 %tmp_159 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_77, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2756" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:1930 %icmp_ln220_18 = icmp_eq  i3 %tmp_159, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_18"/></StgValue>
</operation>

<operation id="2757" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1931 %icmp_ln220_19 = icmp_eq  i9 %maxe_84, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_19"/></StgValue>
</operation>

<operation id="2758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1932 %tmp_70 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_19, i1 1

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2759" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1933 %lz_18 = add i32 %tmp_70, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_18"/></StgValue>
</operation>

<operation id="2760" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1934 %icmp_ln222_9 = icmp_sgt  i32 %lz_18, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_9"/></StgValue>
</operation>

<operation id="2761" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1935 %zext_ln223_9 = zext i9 %maxe_84

]]></Node>
<StgValue><ssdm name="zext_ln223_9"/></StgValue>
</operation>

<operation id="2762" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1936 %icmp_ln223_9 = icmp_slt  i32 %lz_18, i32 %zext_ln223_9

]]></Node>
<StgValue><ssdm name="icmp_ln223_9"/></StgValue>
</operation>

<operation id="2763" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1937 %xor_ln223_9 = xor i1 %icmp_ln223_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_9"/></StgValue>
</operation>

<operation id="2764" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1938 %lz_19 = select i1 %xor_ln223_9, i32 %zext_ln223_9, i32 %lz_18

]]></Node>
<StgValue><ssdm name="lz_19"/></StgValue>
</operation>

<operation id="2765" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1939 %M_78 = shl i32 %zext_ln198_19, i32 %lz_19

]]></Node>
<StgValue><ssdm name="M_78"/></StgValue>
</operation>

<operation id="2766" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1940 %trunc_ln198_19 = trunc i32 %M_78

]]></Node>
<StgValue><ssdm name="trunc_ln198_19"/></StgValue>
</operation>

<operation id="2767" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1941 %trunc_ln225_9 = trunc i32 %lz_19

]]></Node>
<StgValue><ssdm name="trunc_ln225_9"/></StgValue>
</operation>

<operation id="2768" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1942 %maxe_85 = sub i16 %zext_ln217_9, i16 %trunc_ln225_9

]]></Node>
<StgValue><ssdm name="maxe_85"/></StgValue>
</operation>

<operation id="2769" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1943 %xor_ln220_9 = xor i1 %icmp_ln220_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_9"/></StgValue>
</operation>

<operation id="2770" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1944 %and_ln222_18 = and i1 %icmp_ln222_9, i1 %xor_ln220_9

]]></Node>
<StgValue><ssdm name="and_ln222_18"/></StgValue>
</operation>

<operation id="2771" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1945 %and_ln222_19 = and i1 %and_ln222_18, i1 %icmp_ln220_18

]]></Node>
<StgValue><ssdm name="and_ln222_19"/></StgValue>
</operation>

<operation id="2772" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1946 %maxe_86 = select i1 %and_ln222_19, i16 %maxe_85, i16 %zext_ln217_9

]]></Node>
<StgValue><ssdm name="maxe_86"/></StgValue>
</operation>

<operation id="2773" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1947 %and_ln220_9 = and i1 %icmp_ln220_18, i1 %icmp_ln220_19

]]></Node>
<StgValue><ssdm name="and_ln220_9"/></StgValue>
</operation>

<operation id="2774" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1948 %maxe_87 = select i1 %and_ln220_9, i16 0, i16 %maxe_86

]]></Node>
<StgValue><ssdm name="maxe_87"/></StgValue>
</operation>

<operation id="2775" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1949 %M_79 = select i1 %and_ln222_19, i16 %trunc_ln198_19, i16 %trunc_ln198_18

]]></Node>
<StgValue><ssdm name="M_79"/></StgValue>
</operation>

<operation id="2776" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1950 %round_up_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_79, i32 8

]]></Node>
<StgValue><ssdm name="round_up_28"/></StgValue>
</operation>

<operation id="2777" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1951 %frac_keep_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_79, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_9"/></StgValue>
</operation>

<operation id="2778" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1952 %trunc_ln231_9 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_79, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_9"/></StgValue>
</operation>

<operation id="2779" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1953 %zext_ln231_9 = zext i8 %frac_keep_9

]]></Node>
<StgValue><ssdm name="zext_ln231_9"/></StgValue>
</operation>

<operation id="2780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1954 %tmp_106 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_19

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2781" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1955 %trunc_ln240_9 = trunc i16 %M_79

]]></Node>
<StgValue><ssdm name="trunc_ln240_9"/></StgValue>
</operation>

<operation id="2782" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1956 %or_ln240_48 = or i2 %trunc_ln240_9, i2 %tmp_106

]]></Node>
<StgValue><ssdm name="or_ln240_48"/></StgValue>
</operation>

<operation id="2783" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1957 %tmp_162 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_79, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2784" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:1958 %or_ln240_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_162, i2 %or_ln240_48

]]></Node>
<StgValue><ssdm name="or_ln240_9"/></StgValue>
</operation>

<operation id="2785" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1959 %icmp_ln240_9 = icmp_ne  i7 %or_ln240_9, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_9"/></StgValue>
</operation>

<operation id="2786" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1960 %round_up_29 = or i1 %icmp_ln240_9, i1 %round_up_28

]]></Node>
<StgValue><ssdm name="round_up_29"/></StgValue>
</operation>

<operation id="2787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1961 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_79, i32 7

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2788" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1962 %round_up_30 = and i1 %round_up_29, i1 %tmp_163

]]></Node>
<StgValue><ssdm name="round_up_30"/></StgValue>
</operation>

<operation id="2789" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1963 %zext_ln238_9 = zext i1 %round_up_30

]]></Node>
<StgValue><ssdm name="zext_ln238_9"/></StgValue>
</operation>

<operation id="2790" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1964 %zext_ln244_18 = zext i1 %round_up_30

]]></Node>
<StgValue><ssdm name="zext_ln244_18"/></StgValue>
</operation>

<operation id="2791" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1965 %zext_ln244_19 = zext i1 %round_up_30

]]></Node>
<StgValue><ssdm name="zext_ln244_19"/></StgValue>
</operation>

<operation id="2792" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:1966 %rounded_9 = add i9 %zext_ln238_9, i9 %zext_ln231_9

]]></Node>
<StgValue><ssdm name="rounded_9"/></StgValue>
</operation>

<operation id="2793" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:1967 %add_ln244_10 = add i8 %zext_ln244_19, i8 %frac_keep_9

]]></Node>
<StgValue><ssdm name="add_ln244_10"/></StgValue>
</operation>

<operation id="2794" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1968 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_9, i32 8

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2795" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1969 %maxe_88 = add i16 %maxe_87, i16 1

]]></Node>
<StgValue><ssdm name="maxe_88"/></StgValue>
</operation>

<operation id="2796" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1970 %maxe_89 = select i1 %tmp_164, i16 %maxe_88, i16 %maxe_87

]]></Node>
<StgValue><ssdm name="maxe_89"/></StgValue>
</operation>

<operation id="2797" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:1971 %trunc_ln247_9 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_10, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_9"/></StgValue>
</operation>

<operation id="2798" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1972 %add_ln247_18 = add i7 %zext_ln244_18, i7 %trunc_ln231_9

]]></Node>
<StgValue><ssdm name="add_ln247_18"/></StgValue>
</operation>

<operation id="2799" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1973 %m7_9 = select i1 %tmp_164, i7 %trunc_ln247_9, i7 %add_ln247_18

]]></Node>
<StgValue><ssdm name="m7_9"/></StgValue>
</operation>

<operation id="2800" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1974 %icmp_ln250_9 = icmp_ugt  i16 %maxe_89, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_9"/></StgValue>
</operation>

<operation id="2801" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:1975 %shl_ln23_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_41, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_16"/></StgValue>
</operation>

<operation id="2802" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1976 %or_ln23_18 = or i16 %shl_ln23_16, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_18"/></StgValue>
</operation>

<operation id="2803" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1977 %shl_ln23_17 = shl i16 %maxe_89, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_17"/></StgValue>
</operation>

<operation id="2804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:1978 %tmp117 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_41, i8 0, i7 %m7_9

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="2805" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1979 %or_ln23_19 = or i16 %tmp117, i16 %shl_ln23_17

]]></Node>
<StgValue><ssdm name="or_ln23_19"/></StgValue>
</operation>

<operation id="2806" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1980 %or_ln142_41 = or i1 %icmp_ln134_9, i1 %or_ln142_9

]]></Node>
<StgValue><ssdm name="or_ln142_41"/></StgValue>
</operation>

<operation id="2807" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1981 %or_ln145_58 = or i1 %or_ln142_41, i1 %icmp_ln145_9

]]></Node>
<StgValue><ssdm name="or_ln145_58"/></StgValue>
</operation>

<operation id="2808" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1982 %xor_ln145_9 = xor i1 %or_ln145_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_9"/></StgValue>
</operation>

<operation id="2809" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1983 %and_ln172_9 = and i1 %icmp_ln172_9, i1 %xor_ln145_9

]]></Node>
<StgValue><ssdm name="and_ln172_9"/></StgValue>
</operation>

<operation id="2810" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1984 %select_ln172_9 = select i1 %and_ln172_9, i16 %select_ln174_9, i16 %or_ln23_19

]]></Node>
<StgValue><ssdm name="select_ln172_9"/></StgValue>
</operation>

<operation id="2811" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1985 %or_ln172_9 = or i1 %or_ln145_58, i1 %icmp_ln172_9

]]></Node>
<StgValue><ssdm name="or_ln172_9"/></StgValue>
</operation>

<operation id="2812" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1986 %or_ln207_9 = or i1 %or_ln172_9, i1 %icmp_ln207_9

]]></Node>
<StgValue><ssdm name="or_ln207_9"/></StgValue>
</operation>

<operation id="2813" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1987 %xor_ln207_9 = xor i1 %or_ln207_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_9"/></StgValue>
</operation>

<operation id="2814" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1988 %and_ln250_9 = and i1 %icmp_ln250_9, i1 %xor_ln207_9

]]></Node>
<StgValue><ssdm name="and_ln250_9"/></StgValue>
</operation>

<operation id="2815" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1989 %select_ln250_9 = select i1 %and_ln250_9, i16 %or_ln23_18, i16 %select_ln172_9

]]></Node>
<StgValue><ssdm name="select_ln250_9"/></StgValue>
</operation>

<operation id="2816" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1990 %and_ln135_18 = and i1 %icmp_ln134_9, i1 %icmp_ln135_9

]]></Node>
<StgValue><ssdm name="and_ln135_18"/></StgValue>
</operation>

<operation id="2817" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1991 %select_ln135_9 = select i1 %and_ln135_18, i16 %select_ln138_9, i16 %select_ln250_9

]]></Node>
<StgValue><ssdm name="select_ln135_9"/></StgValue>
</operation>

<operation id="2818" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1992 %xor_ln135_9 = xor i1 %icmp_ln135_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_9"/></StgValue>
</operation>

<operation id="2819" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1993 %and_ln135_19 = and i1 %icmp_ln134_9, i1 %xor_ln135_9

]]></Node>
<StgValue><ssdm name="and_ln135_19"/></StgValue>
</operation>

<operation id="2820" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1994 %xor_ln142_9 = xor i1 %or_ln142_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_9"/></StgValue>
</operation>

<operation id="2821" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1995 %and_ln145_9 = and i1 %icmp_ln145_9, i1 %xor_ln142_9

]]></Node>
<StgValue><ssdm name="and_ln145_9"/></StgValue>
</operation>

<operation id="2822" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1996 %or_ln145_59 = or i1 %and_ln135_19, i1 %and_ln145_9

]]></Node>
<StgValue><ssdm name="or_ln145_59"/></StgValue>
</operation>

<operation id="2823" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:1997 %select_ln145_9 = select i1 %or_ln145_59, i16 %a_bits_assign_9_load, i16 %select_ln135_9

]]></Node>
<StgValue><ssdm name="select_ln145_9"/></StgValue>
</operation>

<operation id="2824" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1998 %xor_ln134_9 = xor i1 %icmp_ln134_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_9"/></StgValue>
</operation>

<operation id="2825" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:1999 %and_ln142_9 = and i1 %or_ln142_9, i1 %xor_ln134_9

]]></Node>
<StgValue><ssdm name="and_ln142_9"/></StgValue>
</operation>

<operation id="2826" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2000 %select_ln142_9 = select i1 %and_ln142_9, i16 %e_b_9, i16 %select_ln145_9

]]></Node>
<StgValue><ssdm name="select_ln142_9"/></StgValue>
</operation>

<operation id="2827" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2001 %xor_ln172_9 = xor i1 %or_ln172_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_9"/></StgValue>
</operation>

<operation id="2828" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2002 %and_ln207_9 = and i1 %icmp_ln207_9, i1 %xor_ln172_9

]]></Node>
<StgValue><ssdm name="and_ln207_9"/></StgValue>
</operation>

<operation id="2829" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2003 %select_ln207_9 = select i1 %and_ln207_9, i16 0, i16 %select_ln142_9

]]></Node>
<StgValue><ssdm name="select_ln207_9"/></StgValue>
</operation>

<operation id="2830" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2006 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_10_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2831" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2008 %ea_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_10_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_10"/></StgValue>
</operation>

<operation id="2832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2010 %zext_ln129_20 = zext i7 %ma_10

]]></Node>
<StgValue><ssdm name="zext_ln129_20"/></StgValue>
</operation>

<operation id="2833" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2012 %icmp_ln134_10 = icmp_eq  i8 %ea_10, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_10"/></StgValue>
</operation>

<operation id="2834" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2013 %icmp_ln135_10 = icmp_eq  i7 %ma_10, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_10"/></StgValue>
</operation>

<operation id="2835" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2014 %icmp_ln142_10 = icmp_eq  i8 %eb_10, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_10"/></StgValue>
</operation>

<operation id="2836" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2015 %trunc_ln144_s = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_10_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_s"/></StgValue>
</operation>

<operation id="2837" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2016 %or_ln144_40 = or i7 %trunc_ln144_s, i7 %ma_10

]]></Node>
<StgValue><ssdm name="or_ln144_40"/></StgValue>
</operation>

<operation id="2838" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2017 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_10_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2839" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2018 %or_ln144_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_168, i7 %or_ln144_40

]]></Node>
<StgValue><ssdm name="or_ln144_s"/></StgValue>
</operation>

<operation id="2840" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2019 %icmp_ln144_10 = icmp_eq  i8 %or_ln144_s, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_10"/></StgValue>
</operation>

<operation id="2841" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2020 %or_ln142_10 = or i1 %icmp_ln142_10, i1 %icmp_ln144_10

]]></Node>
<StgValue><ssdm name="or_ln142_10"/></StgValue>
</operation>

<operation id="2842" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2022 %xor_ln138_10 = xor i1 %tmp_166, i1 %tmp_167

]]></Node>
<StgValue><ssdm name="xor_ln138_10"/></StgValue>
</operation>

<operation id="2843" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2023 %and_ln138_20 = and i1 %icmp_ln138_10, i1 %xor_ln138_10

]]></Node>
<StgValue><ssdm name="and_ln138_20"/></StgValue>
</operation>

<operation id="2844" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2024 %and_ln138_21 = and i1 %and_ln138_20, i1 %icmp_ln142_10

]]></Node>
<StgValue><ssdm name="and_ln138_21"/></StgValue>
</operation>

<operation id="2845" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2025 %select_ln138_10 = select i1 %and_ln138_21, i16 32641, i16 %a_bits_assign_10_load

]]></Node>
<StgValue><ssdm name="select_ln138_10"/></StgValue>
</operation>

<operation id="2846" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2031 %icmp_ln158_20 = icmp_ne  i8 %ea_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_20"/></StgValue>
</operation>

<operation id="2847" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2032 %or_ln158_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_10

]]></Node>
<StgValue><ssdm name="or_ln158_19"/></StgValue>
</operation>

<operation id="2848" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2035 %select_ln158_20 = select i1 %icmp_ln158_20, i8 %or_ln158_19, i8 %zext_ln129_20

]]></Node>
<StgValue><ssdm name="select_ln158_20"/></StgValue>
</operation>

<operation id="2849" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2036 %A_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_20, i8 0

]]></Node>
<StgValue><ssdm name="A_20"/></StgValue>
</operation>

<operation id="2850" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2038 %B_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_21, i8 0

]]></Node>
<StgValue><ssdm name="B_20"/></StgValue>
</operation>

<operation id="2851" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2039 %icmp_ln162_10 = icmp_eq  i8 %ea_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_10"/></StgValue>
</operation>

<operation id="2852" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2040 %ea1_10 = select i1 %icmp_ln162_10, i8 1, i8 %ea_10

]]></Node>
<StgValue><ssdm name="ea1_10"/></StgValue>
</operation>

<operation id="2853" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2043 %icmp_ln166_10 = icmp_ult  i8 %ea1_10, i8 %eb1_10

]]></Node>
<StgValue><ssdm name="icmp_ln166_10"/></StgValue>
</operation>

<operation id="2854" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2044 %xor_ln166_10 = xor i1 %icmp_ln166_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_10"/></StgValue>
</operation>

<operation id="2855" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2045 %maxe_90 = select i1 %xor_ln166_10, i8 %ea_10, i8 %eb_10

]]></Node>
<StgValue><ssdm name="maxe_90"/></StgValue>
</operation>

<operation id="2856" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2046 %zext_ln167_20 = zext i8 %ea1_10

]]></Node>
<StgValue><ssdm name="zext_ln167_20"/></StgValue>
</operation>

<operation id="2857" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2047 %zext_ln167_21 = zext i8 %eb1_10

]]></Node>
<StgValue><ssdm name="zext_ln167_21"/></StgValue>
</operation>

<operation id="2858" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2048 %sub_ln167_20 = sub i9 %zext_ln167_20, i9 %zext_ln167_21

]]></Node>
<StgValue><ssdm name="sub_ln167_20"/></StgValue>
</operation>

<operation id="2859" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2049 %sub_ln167_21 = sub i9 %zext_ln167_21, i9 %zext_ln167_20

]]></Node>
<StgValue><ssdm name="sub_ln167_21"/></StgValue>
</operation>

<operation id="2860" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2050 %diff_10 = select i1 %xor_ln166_10, i9 %sub_ln167_20, i9 %sub_ln167_21

]]></Node>
<StgValue><ssdm name="diff_10"/></StgValue>
</operation>

<operation id="2861" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2051 %sext_ln167_10 = sext i9 %diff_10

]]></Node>
<StgValue><ssdm name="sext_ln167_10"/></StgValue>
</operation>

<operation id="2862" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2052 %icmp_ln172_10 = icmp_sgt  i9 %diff_10, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_10"/></StgValue>
</operation>

<operation id="2863" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2053 %select_ln174_10 = select i1 %xor_ln166_10, i16 %a_bits_assign_10_load, i16 %e_b_10

]]></Node>
<StgValue><ssdm name="select_ln174_10"/></StgValue>
</operation>

<operation id="2864" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2054 %icmp_ln178_10 = icmp_ult  i8 %ea1_10, i8 %eb1_10

]]></Node>
<StgValue><ssdm name="icmp_ln178_10"/></StgValue>
</operation>

<operation id="2865" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2055 %maxe_91 = select i1 %icmp_ln178_10, i8 %eb_10, i8 %maxe_90

]]></Node>
<StgValue><ssdm name="maxe_91"/></StgValue>
</operation>

<operation id="2866" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2056 %zext_ln178_30 = zext i8 %maxe_91

]]></Node>
<StgValue><ssdm name="zext_ln178_30"/></StgValue>
</operation>

<operation id="2867" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2057 %B_21 = select i1 %icmp_ln178_10, i16 %A_20, i16 %B_20

]]></Node>
<StgValue><ssdm name="B_21"/></StgValue>
</operation>

<operation id="2868" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2058 %A_21 = select i1 %icmp_ln178_10, i16 %B_20, i16 %A_20

]]></Node>
<StgValue><ssdm name="A_21"/></StgValue>
</operation>

<operation id="2869" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2059 %zext_ln178_32 = zext i16 %A_21

]]></Node>
<StgValue><ssdm name="zext_ln178_32"/></StgValue>
</operation>

<operation id="2870" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2060 %sb_10 = select i1 %icmp_ln178_10, i1 %tmp_166, i1 %tmp_167

]]></Node>
<StgValue><ssdm name="sb_10"/></StgValue>
</operation>

<operation id="2871" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2061 %sa_10 = select i1 %icmp_ln178_10, i1 %tmp_167, i1 %tmp_166

]]></Node>
<StgValue><ssdm name="sa_10"/></StgValue>
</operation>

<operation id="2872" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2062 %tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_10, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2873" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2063 %icmp_ln182_10 = icmp_slt  i8 %tmp_171, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_10"/></StgValue>
</operation>

<operation id="2874" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2064 %icmp_ln184_10 = icmp_eq  i9 %diff_10, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_10"/></StgValue>
</operation>

<operation id="2875" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2065 %lshr_ln184_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_21, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_s"/></StgValue>
</operation>

<operation id="2876" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2066 %zext_ln184_10 = zext i15 %lshr_ln184_s

]]></Node>
<StgValue><ssdm name="zext_ln184_10"/></StgValue>
</operation>

<operation id="2877" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2067 %B_aln_30 = select i1 %icmp_ln184_10, i16 %B_21, i16 %zext_ln184_10

]]></Node>
<StgValue><ssdm name="B_aln_30"/></StgValue>
</operation>

<operation id="2878" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2068 %shl_ln191_10 = shl i32 1, i32 %sext_ln167_10

]]></Node>
<StgValue><ssdm name="shl_ln191_10"/></StgValue>
</operation>

<operation id="2879" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2069 %trunc_ln191_10 = trunc i32 %shl_ln191_10

]]></Node>
<StgValue><ssdm name="trunc_ln191_10"/></StgValue>
</operation>

<operation id="2880" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2070 %add_ln191_10 = add i16 %trunc_ln191_10, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_10"/></StgValue>
</operation>

<operation id="2881" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2071 %lost_10 = and i16 %add_ln191_10, i16 %B_21

]]></Node>
<StgValue><ssdm name="lost_10"/></StgValue>
</operation>

<operation id="2882" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2072 %sticky_20 = icmp_ne  i16 %lost_10, i16 0

]]></Node>
<StgValue><ssdm name="sticky_20"/></StgValue>
</operation>

<operation id="2883" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2073 %sext_ln167_10cast = trunc i32 %sext_ln167_10

]]></Node>
<StgValue><ssdm name="sext_ln167_10cast"/></StgValue>
</operation>

<operation id="2884" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2074 %B_aln_31 = lshr i16 %B_21, i16 %sext_ln167_10cast

]]></Node>
<StgValue><ssdm name="B_aln_31"/></StgValue>
</operation>

<operation id="2885" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2075 %B_aln_32 = select i1 %icmp_ln182_10, i16 %B_aln_30, i16 %B_aln_31

]]></Node>
<StgValue><ssdm name="B_aln_32"/></StgValue>
</operation>

<operation id="2886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2076 %zext_ln181_10 = zext i16 %B_aln_32

]]></Node>
<StgValue><ssdm name="zext_ln181_10"/></StgValue>
</operation>

<operation id="2887" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2077 %xor_ln182_10 = xor i1 %icmp_ln182_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_10"/></StgValue>
</operation>

<operation id="2888" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2078 %sticky_21 = and i1 %sticky_20, i1 %xor_ln182_10

]]></Node>
<StgValue><ssdm name="sticky_21"/></StgValue>
</operation>

<operation id="2889" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2079 %xor_ln200_10 = xor i1 %sa_10, i1 %sb_10

]]></Node>
<StgValue><ssdm name="xor_ln200_10"/></StgValue>
</operation>

<operation id="2890" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2080 %M_80 = add i17 %zext_ln181_10, i17 %zext_ln178_32

]]></Node>
<StgValue><ssdm name="M_80"/></StgValue>
</operation>

<operation id="2891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2081 %zext_ln198_20 = zext i17 %M_80

]]></Node>
<StgValue><ssdm name="zext_ln198_20"/></StgValue>
</operation>

<operation id="2892" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2082 %icmp_ln203_10 = icmp_ult  i16 %A_21, i16 %B_aln_32

]]></Node>
<StgValue><ssdm name="icmp_ln203_10"/></StgValue>
</operation>

<operation id="2893" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2083 %xor_ln203_10 = xor i1 %icmp_ln203_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_10"/></StgValue>
</operation>

<operation id="2894" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2084 %M_81 = sub i17 %zext_ln178_32, i17 %zext_ln181_10

]]></Node>
<StgValue><ssdm name="M_81"/></StgValue>
</operation>

<operation id="2895" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2085 %M_82 = sub i17 %zext_ln181_10, i17 %zext_ln178_32

]]></Node>
<StgValue><ssdm name="M_82"/></StgValue>
</operation>

<operation id="2896" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2086 %M_83 = select i1 %xor_ln203_10, i17 %M_81, i17 %M_82

]]></Node>
<StgValue><ssdm name="M_83"/></StgValue>
</operation>

<operation id="2897" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2087 %sext_ln203_10 = sext i17 %M_83

]]></Node>
<StgValue><ssdm name="sext_ln203_10"/></StgValue>
</operation>

<operation id="2898" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2088 %s_44 = select i1 %xor_ln203_10, i1 %sa_10, i1 %sb_10

]]></Node>
<StgValue><ssdm name="s_44"/></StgValue>
</operation>

<operation id="2899" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2089 %M_84 = select i1 %xor_ln200_10, i18 %sext_ln203_10, i18 %zext_ln198_20

]]></Node>
<StgValue><ssdm name="M_84"/></StgValue>
</operation>

<operation id="2900" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2090 %s_45 = select i1 %xor_ln200_10, i1 %s_44, i1 %sb_10

]]></Node>
<StgValue><ssdm name="s_45"/></StgValue>
</operation>

<operation id="2901" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2091 %icmp_ln207_10 = icmp_eq  i18 %M_84, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_10"/></StgValue>
</operation>

<operation id="2902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2092 %tmp_172 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_84, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2903" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2093 %icmp_ln217_10 = icmp_ne  i2 %tmp_172, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_10"/></StgValue>
</operation>

<operation id="2904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2094 %trunc_ln217_s = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_84, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_s"/></StgValue>
</operation>

<operation id="2905" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2095 %sext_ln217_10 = sext i17 %trunc_ln217_s

]]></Node>
<StgValue><ssdm name="sext_ln217_10"/></StgValue>
</operation>

<operation id="2906" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2096 %maxe_92 = add i9 %zext_ln178_30, i9 1

]]></Node>
<StgValue><ssdm name="maxe_92"/></StgValue>
</operation>

<operation id="2907" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2097 %maxe_93 = select i1 %icmp_ln217_10, i9 %maxe_92, i9 %zext_ln178_30

]]></Node>
<StgValue><ssdm name="maxe_93"/></StgValue>
</operation>

<operation id="2908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2098 %zext_ln217_10 = zext i9 %maxe_93

]]></Node>
<StgValue><ssdm name="zext_ln217_10"/></StgValue>
</operation>

<operation id="2909" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2099 %M_85 = select i1 %icmp_ln217_10, i18 %sext_ln217_10, i18 %M_84

]]></Node>
<StgValue><ssdm name="M_85"/></StgValue>
</operation>

<operation id="2910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2100 %sext_ln198_10 = sext i18 %M_85

]]></Node>
<StgValue><ssdm name="sext_ln198_10"/></StgValue>
</operation>

<operation id="2911" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:2101 %zext_ln198_21 = zext i31 %sext_ln198_10

]]></Node>
<StgValue><ssdm name="zext_ln198_21"/></StgValue>
</operation>

<operation id="2912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2102 %trunc_ln198_20 = trunc i18 %M_85

]]></Node>
<StgValue><ssdm name="trunc_ln198_20"/></StgValue>
</operation>

<operation id="2913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2103 %tmp_173 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_85, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2914" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:2104 %icmp_ln220_20 = icmp_eq  i3 %tmp_173, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_20"/></StgValue>
</operation>

<operation id="2915" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2105 %icmp_ln220_21 = icmp_eq  i9 %maxe_93, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_21"/></StgValue>
</operation>

<operation id="2916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2106 %tmp_71 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_21, i1 1

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2917" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2107 %lz_20 = add i32 %tmp_71, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_20"/></StgValue>
</operation>

<operation id="2918" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2108 %icmp_ln222_10 = icmp_sgt  i32 %lz_20, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_10"/></StgValue>
</operation>

<operation id="2919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2109 %zext_ln223_10 = zext i9 %maxe_93

]]></Node>
<StgValue><ssdm name="zext_ln223_10"/></StgValue>
</operation>

<operation id="2920" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2110 %icmp_ln223_10 = icmp_slt  i32 %lz_20, i32 %zext_ln223_10

]]></Node>
<StgValue><ssdm name="icmp_ln223_10"/></StgValue>
</operation>

<operation id="2921" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2111 %xor_ln223_10 = xor i1 %icmp_ln223_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_10"/></StgValue>
</operation>

<operation id="2922" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2112 %lz_21 = select i1 %xor_ln223_10, i32 %zext_ln223_10, i32 %lz_20

]]></Node>
<StgValue><ssdm name="lz_21"/></StgValue>
</operation>

<operation id="2923" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2113 %M_86 = shl i32 %zext_ln198_21, i32 %lz_21

]]></Node>
<StgValue><ssdm name="M_86"/></StgValue>
</operation>

<operation id="2924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2114 %trunc_ln198_21 = trunc i32 %M_86

]]></Node>
<StgValue><ssdm name="trunc_ln198_21"/></StgValue>
</operation>

<operation id="2925" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2115 %trunc_ln225_10 = trunc i32 %lz_21

]]></Node>
<StgValue><ssdm name="trunc_ln225_10"/></StgValue>
</operation>

<operation id="2926" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2116 %maxe_94 = sub i16 %zext_ln217_10, i16 %trunc_ln225_10

]]></Node>
<StgValue><ssdm name="maxe_94"/></StgValue>
</operation>

<operation id="2927" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2117 %xor_ln220_10 = xor i1 %icmp_ln220_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_10"/></StgValue>
</operation>

<operation id="2928" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2118 %and_ln222_20 = and i1 %icmp_ln222_10, i1 %xor_ln220_10

]]></Node>
<StgValue><ssdm name="and_ln222_20"/></StgValue>
</operation>

<operation id="2929" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2119 %and_ln222_21 = and i1 %and_ln222_20, i1 %icmp_ln220_20

]]></Node>
<StgValue><ssdm name="and_ln222_21"/></StgValue>
</operation>

<operation id="2930" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2120 %maxe_95 = select i1 %and_ln222_21, i16 %maxe_94, i16 %zext_ln217_10

]]></Node>
<StgValue><ssdm name="maxe_95"/></StgValue>
</operation>

<operation id="2931" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2121 %and_ln220_10 = and i1 %icmp_ln220_20, i1 %icmp_ln220_21

]]></Node>
<StgValue><ssdm name="and_ln220_10"/></StgValue>
</operation>

<operation id="2932" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2122 %maxe_96 = select i1 %and_ln220_10, i16 0, i16 %maxe_95

]]></Node>
<StgValue><ssdm name="maxe_96"/></StgValue>
</operation>

<operation id="2933" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2123 %M_87 = select i1 %and_ln222_21, i16 %trunc_ln198_21, i16 %trunc_ln198_20

]]></Node>
<StgValue><ssdm name="M_87"/></StgValue>
</operation>

<operation id="2934" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2124 %round_up_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_87, i32 8

]]></Node>
<StgValue><ssdm name="round_up_31"/></StgValue>
</operation>

<operation id="2935" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2125 %frac_keep_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_87, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_10"/></StgValue>
</operation>

<operation id="2936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2126 %trunc_ln231_s = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_87, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_s"/></StgValue>
</operation>

<operation id="2937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2127 %zext_ln231_10 = zext i8 %frac_keep_10

]]></Node>
<StgValue><ssdm name="zext_ln231_10"/></StgValue>
</operation>

<operation id="2938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2128 %tmp_110 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_21

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2939" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2129 %trunc_ln240_10 = trunc i16 %M_87

]]></Node>
<StgValue><ssdm name="trunc_ln240_10"/></StgValue>
</operation>

<operation id="2940" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2130 %or_ln240_50 = or i2 %trunc_ln240_10, i2 %tmp_110

]]></Node>
<StgValue><ssdm name="or_ln240_50"/></StgValue>
</operation>

<operation id="2941" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2131 %tmp_176 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_87, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2942" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2132 %or_ln240_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_176, i2 %or_ln240_50

]]></Node>
<StgValue><ssdm name="or_ln240_s"/></StgValue>
</operation>

<operation id="2943" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2133 %icmp_ln240_10 = icmp_ne  i7 %or_ln240_s, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_10"/></StgValue>
</operation>

<operation id="2944" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2134 %round_up_32 = or i1 %icmp_ln240_10, i1 %round_up_31

]]></Node>
<StgValue><ssdm name="round_up_32"/></StgValue>
</operation>

<operation id="2945" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2135 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_87, i32 7

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2946" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2136 %round_up_33 = and i1 %round_up_32, i1 %tmp_177

]]></Node>
<StgValue><ssdm name="round_up_33"/></StgValue>
</operation>

<operation id="2947" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2137 %zext_ln238_10 = zext i1 %round_up_33

]]></Node>
<StgValue><ssdm name="zext_ln238_10"/></StgValue>
</operation>

<operation id="2948" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2138 %zext_ln244_20 = zext i1 %round_up_33

]]></Node>
<StgValue><ssdm name="zext_ln244_20"/></StgValue>
</operation>

<operation id="2949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2139 %zext_ln244_21 = zext i1 %round_up_33

]]></Node>
<StgValue><ssdm name="zext_ln244_21"/></StgValue>
</operation>

<operation id="2950" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2140 %rounded_10 = add i9 %zext_ln238_10, i9 %zext_ln231_10

]]></Node>
<StgValue><ssdm name="rounded_10"/></StgValue>
</operation>

<operation id="2951" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2141 %add_ln244_11 = add i8 %zext_ln244_21, i8 %frac_keep_10

]]></Node>
<StgValue><ssdm name="add_ln244_11"/></StgValue>
</operation>

<operation id="2952" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2142 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_10, i32 8

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2953" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2143 %maxe_97 = add i16 %maxe_96, i16 1

]]></Node>
<StgValue><ssdm name="maxe_97"/></StgValue>
</operation>

<operation id="2954" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2144 %maxe_98 = select i1 %tmp_178, i16 %maxe_97, i16 %maxe_96

]]></Node>
<StgValue><ssdm name="maxe_98"/></StgValue>
</operation>

<operation id="2955" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2145 %trunc_ln247_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_11, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_s"/></StgValue>
</operation>

<operation id="2956" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2146 %add_ln247_20 = add i7 %zext_ln244_20, i7 %trunc_ln231_s

]]></Node>
<StgValue><ssdm name="add_ln247_20"/></StgValue>
</operation>

<operation id="2957" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2147 %m7_10 = select i1 %tmp_178, i7 %trunc_ln247_s, i7 %add_ln247_20

]]></Node>
<StgValue><ssdm name="m7_10"/></StgValue>
</operation>

<operation id="2958" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2148 %icmp_ln250_10 = icmp_ugt  i16 %maxe_98, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_10"/></StgValue>
</operation>

<operation id="2959" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2149 %shl_ln23_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_45, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_18"/></StgValue>
</operation>

<operation id="2960" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2150 %or_ln23_20 = or i16 %shl_ln23_18, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_20"/></StgValue>
</operation>

<operation id="2961" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2151 %shl_ln23_19 = shl i16 %maxe_98, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_19"/></StgValue>
</operation>

<operation id="2962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2152 %tmp122 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_45, i8 0, i7 %m7_10

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="2963" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2153 %or_ln23_21 = or i16 %tmp122, i16 %shl_ln23_19

]]></Node>
<StgValue><ssdm name="or_ln23_21"/></StgValue>
</operation>

<operation id="2964" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2154 %or_ln142_42 = or i1 %icmp_ln134_10, i1 %or_ln142_10

]]></Node>
<StgValue><ssdm name="or_ln142_42"/></StgValue>
</operation>

<operation id="2965" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2155 %or_ln145_61 = or i1 %or_ln142_42, i1 %icmp_ln145_10

]]></Node>
<StgValue><ssdm name="or_ln145_61"/></StgValue>
</operation>

<operation id="2966" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2156 %xor_ln145_10 = xor i1 %or_ln145_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_10"/></StgValue>
</operation>

<operation id="2967" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2157 %and_ln172_10 = and i1 %icmp_ln172_10, i1 %xor_ln145_10

]]></Node>
<StgValue><ssdm name="and_ln172_10"/></StgValue>
</operation>

<operation id="2968" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2158 %select_ln172_10 = select i1 %and_ln172_10, i16 %select_ln174_10, i16 %or_ln23_21

]]></Node>
<StgValue><ssdm name="select_ln172_10"/></StgValue>
</operation>

<operation id="2969" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2159 %or_ln172_10 = or i1 %or_ln145_61, i1 %icmp_ln172_10

]]></Node>
<StgValue><ssdm name="or_ln172_10"/></StgValue>
</operation>

<operation id="2970" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2160 %or_ln207_10 = or i1 %or_ln172_10, i1 %icmp_ln207_10

]]></Node>
<StgValue><ssdm name="or_ln207_10"/></StgValue>
</operation>

<operation id="2971" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2161 %xor_ln207_10 = xor i1 %or_ln207_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_10"/></StgValue>
</operation>

<operation id="2972" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2162 %and_ln250_10 = and i1 %icmp_ln250_10, i1 %xor_ln207_10

]]></Node>
<StgValue><ssdm name="and_ln250_10"/></StgValue>
</operation>

<operation id="2973" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2163 %select_ln250_10 = select i1 %and_ln250_10, i16 %or_ln23_20, i16 %select_ln172_10

]]></Node>
<StgValue><ssdm name="select_ln250_10"/></StgValue>
</operation>

<operation id="2974" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2164 %and_ln135_20 = and i1 %icmp_ln134_10, i1 %icmp_ln135_10

]]></Node>
<StgValue><ssdm name="and_ln135_20"/></StgValue>
</operation>

<operation id="2975" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2165 %select_ln135_10 = select i1 %and_ln135_20, i16 %select_ln138_10, i16 %select_ln250_10

]]></Node>
<StgValue><ssdm name="select_ln135_10"/></StgValue>
</operation>

<operation id="2976" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2166 %xor_ln135_10 = xor i1 %icmp_ln135_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_10"/></StgValue>
</operation>

<operation id="2977" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2167 %and_ln135_21 = and i1 %icmp_ln134_10, i1 %xor_ln135_10

]]></Node>
<StgValue><ssdm name="and_ln135_21"/></StgValue>
</operation>

<operation id="2978" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2168 %xor_ln142_10 = xor i1 %or_ln142_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_10"/></StgValue>
</operation>

<operation id="2979" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2169 %and_ln145_10 = and i1 %icmp_ln145_10, i1 %xor_ln142_10

]]></Node>
<StgValue><ssdm name="and_ln145_10"/></StgValue>
</operation>

<operation id="2980" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2170 %or_ln145_62 = or i1 %and_ln135_21, i1 %and_ln145_10

]]></Node>
<StgValue><ssdm name="or_ln145_62"/></StgValue>
</operation>

<operation id="2981" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2171 %select_ln145_10 = select i1 %or_ln145_62, i16 %a_bits_assign_10_load, i16 %select_ln135_10

]]></Node>
<StgValue><ssdm name="select_ln145_10"/></StgValue>
</operation>

<operation id="2982" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2172 %xor_ln134_10 = xor i1 %icmp_ln134_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_10"/></StgValue>
</operation>

<operation id="2983" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2173 %and_ln142_10 = and i1 %or_ln142_10, i1 %xor_ln134_10

]]></Node>
<StgValue><ssdm name="and_ln142_10"/></StgValue>
</operation>

<operation id="2984" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2174 %select_ln142_10 = select i1 %and_ln142_10, i16 %e_b_10, i16 %select_ln145_10

]]></Node>
<StgValue><ssdm name="select_ln142_10"/></StgValue>
</operation>

<operation id="2985" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2175 %xor_ln172_10 = xor i1 %or_ln172_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_10"/></StgValue>
</operation>

<operation id="2986" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2176 %and_ln207_10 = and i1 %icmp_ln207_10, i1 %xor_ln172_10

]]></Node>
<StgValue><ssdm name="and_ln207_10"/></StgValue>
</operation>

<operation id="2987" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2177 %select_ln207_10 = select i1 %and_ln207_10, i16 0, i16 %select_ln142_10

]]></Node>
<StgValue><ssdm name="select_ln207_10"/></StgValue>
</operation>

<operation id="2988" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2180 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_11_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2989" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2182 %ea_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_11_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_11"/></StgValue>
</operation>

<operation id="2990" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2184 %zext_ln129_22 = zext i7 %ma_11

]]></Node>
<StgValue><ssdm name="zext_ln129_22"/></StgValue>
</operation>

<operation id="2991" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2186 %icmp_ln134_11 = icmp_eq  i8 %ea_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_11"/></StgValue>
</operation>

<operation id="2992" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2187 %icmp_ln135_11 = icmp_eq  i7 %ma_11, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_11"/></StgValue>
</operation>

<operation id="2993" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2188 %icmp_ln142_11 = icmp_eq  i8 %eb_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_11"/></StgValue>
</operation>

<operation id="2994" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2189 %trunc_ln144_10 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_11_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_10"/></StgValue>
</operation>

<operation id="2995" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2190 %or_ln144_41 = or i7 %trunc_ln144_10, i7 %ma_11

]]></Node>
<StgValue><ssdm name="or_ln144_41"/></StgValue>
</operation>

<operation id="2996" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2191 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_11_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2192 %or_ln144_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_182, i7 %or_ln144_41

]]></Node>
<StgValue><ssdm name="or_ln144_10"/></StgValue>
</operation>

<operation id="2998" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2193 %icmp_ln144_11 = icmp_eq  i8 %or_ln144_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_11"/></StgValue>
</operation>

<operation id="2999" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2194 %or_ln142_11 = or i1 %icmp_ln142_11, i1 %icmp_ln144_11

]]></Node>
<StgValue><ssdm name="or_ln142_11"/></StgValue>
</operation>

<operation id="3000" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2196 %xor_ln138_11 = xor i1 %tmp_179, i1 %tmp_181

]]></Node>
<StgValue><ssdm name="xor_ln138_11"/></StgValue>
</operation>

<operation id="3001" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2197 %and_ln138_22 = and i1 %icmp_ln138_11, i1 %xor_ln138_11

]]></Node>
<StgValue><ssdm name="and_ln138_22"/></StgValue>
</operation>

<operation id="3002" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2198 %and_ln138_23 = and i1 %and_ln138_22, i1 %icmp_ln142_11

]]></Node>
<StgValue><ssdm name="and_ln138_23"/></StgValue>
</operation>

<operation id="3003" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2199 %select_ln138_11 = select i1 %and_ln138_23, i16 32641, i16 %a_bits_assign_11_load

]]></Node>
<StgValue><ssdm name="select_ln138_11"/></StgValue>
</operation>

<operation id="3004" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2205 %icmp_ln158_22 = icmp_ne  i8 %ea_11, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_22"/></StgValue>
</operation>

<operation id="3005" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2206 %or_ln158_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_11

]]></Node>
<StgValue><ssdm name="or_ln158_21"/></StgValue>
</operation>

<operation id="3006" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2209 %select_ln158_22 = select i1 %icmp_ln158_22, i8 %or_ln158_21, i8 %zext_ln129_22

]]></Node>
<StgValue><ssdm name="select_ln158_22"/></StgValue>
</operation>

<operation id="3007" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2210 %A_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_22, i8 0

]]></Node>
<StgValue><ssdm name="A_22"/></StgValue>
</operation>

<operation id="3008" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2212 %B_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_23, i8 0

]]></Node>
<StgValue><ssdm name="B_22"/></StgValue>
</operation>

<operation id="3009" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2213 %icmp_ln162_11 = icmp_eq  i8 %ea_11, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_11"/></StgValue>
</operation>

<operation id="3010" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2214 %ea1_11 = select i1 %icmp_ln162_11, i8 1, i8 %ea_11

]]></Node>
<StgValue><ssdm name="ea1_11"/></StgValue>
</operation>

<operation id="3011" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2217 %icmp_ln166_11 = icmp_ult  i8 %ea1_11, i8 %eb1_11

]]></Node>
<StgValue><ssdm name="icmp_ln166_11"/></StgValue>
</operation>

<operation id="3012" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2218 %xor_ln166_11 = xor i1 %icmp_ln166_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_11"/></StgValue>
</operation>

<operation id="3013" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2219 %maxe_99 = select i1 %xor_ln166_11, i8 %ea_11, i8 %eb_11

]]></Node>
<StgValue><ssdm name="maxe_99"/></StgValue>
</operation>

<operation id="3014" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2220 %zext_ln167_22 = zext i8 %ea1_11

]]></Node>
<StgValue><ssdm name="zext_ln167_22"/></StgValue>
</operation>

<operation id="3015" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2221 %zext_ln167_23 = zext i8 %eb1_11

]]></Node>
<StgValue><ssdm name="zext_ln167_23"/></StgValue>
</operation>

<operation id="3016" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2222 %sub_ln167_22 = sub i9 %zext_ln167_22, i9 %zext_ln167_23

]]></Node>
<StgValue><ssdm name="sub_ln167_22"/></StgValue>
</operation>

<operation id="3017" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2223 %sub_ln167_23 = sub i9 %zext_ln167_23, i9 %zext_ln167_22

]]></Node>
<StgValue><ssdm name="sub_ln167_23"/></StgValue>
</operation>

<operation id="3018" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2224 %diff_11 = select i1 %xor_ln166_11, i9 %sub_ln167_22, i9 %sub_ln167_23

]]></Node>
<StgValue><ssdm name="diff_11"/></StgValue>
</operation>

<operation id="3019" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2225 %sext_ln167_11 = sext i9 %diff_11

]]></Node>
<StgValue><ssdm name="sext_ln167_11"/></StgValue>
</operation>

<operation id="3020" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2226 %icmp_ln172_11 = icmp_sgt  i9 %diff_11, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_11"/></StgValue>
</operation>

<operation id="3021" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2227 %select_ln174_11 = select i1 %xor_ln166_11, i16 %a_bits_assign_11_load, i16 %e_b_11

]]></Node>
<StgValue><ssdm name="select_ln174_11"/></StgValue>
</operation>

<operation id="3022" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2228 %icmp_ln178_11 = icmp_ult  i8 %ea1_11, i8 %eb1_11

]]></Node>
<StgValue><ssdm name="icmp_ln178_11"/></StgValue>
</operation>

<operation id="3023" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2229 %maxe_100 = select i1 %icmp_ln178_11, i8 %eb_11, i8 %maxe_99

]]></Node>
<StgValue><ssdm name="maxe_100"/></StgValue>
</operation>

<operation id="3024" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2230 %zext_ln178_33 = zext i8 %maxe_100

]]></Node>
<StgValue><ssdm name="zext_ln178_33"/></StgValue>
</operation>

<operation id="3025" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2231 %B_23 = select i1 %icmp_ln178_11, i16 %A_22, i16 %B_22

]]></Node>
<StgValue><ssdm name="B_23"/></StgValue>
</operation>

<operation id="3026" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2232 %A_23 = select i1 %icmp_ln178_11, i16 %B_22, i16 %A_22

]]></Node>
<StgValue><ssdm name="A_23"/></StgValue>
</operation>

<operation id="3027" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2233 %zext_ln178_35 = zext i16 %A_23

]]></Node>
<StgValue><ssdm name="zext_ln178_35"/></StgValue>
</operation>

<operation id="3028" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2234 %sb_11 = select i1 %icmp_ln178_11, i1 %tmp_179, i1 %tmp_181

]]></Node>
<StgValue><ssdm name="sb_11"/></StgValue>
</operation>

<operation id="3029" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2235 %sa_11 = select i1 %icmp_ln178_11, i1 %tmp_181, i1 %tmp_179

]]></Node>
<StgValue><ssdm name="sa_11"/></StgValue>
</operation>

<operation id="3030" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2236 %tmp_184 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_11, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="3031" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2237 %icmp_ln182_11 = icmp_slt  i8 %tmp_184, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_11"/></StgValue>
</operation>

<operation id="3032" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2238 %icmp_ln184_11 = icmp_eq  i9 %diff_11, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_11"/></StgValue>
</operation>

<operation id="3033" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2239 %lshr_ln184_10 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_23, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_10"/></StgValue>
</operation>

<operation id="3034" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2240 %zext_ln184_11 = zext i15 %lshr_ln184_10

]]></Node>
<StgValue><ssdm name="zext_ln184_11"/></StgValue>
</operation>

<operation id="3035" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2241 %B_aln_33 = select i1 %icmp_ln184_11, i16 %B_23, i16 %zext_ln184_11

]]></Node>
<StgValue><ssdm name="B_aln_33"/></StgValue>
</operation>

<operation id="3036" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2242 %shl_ln191_11 = shl i32 1, i32 %sext_ln167_11

]]></Node>
<StgValue><ssdm name="shl_ln191_11"/></StgValue>
</operation>

<operation id="3037" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2243 %trunc_ln191_11 = trunc i32 %shl_ln191_11

]]></Node>
<StgValue><ssdm name="trunc_ln191_11"/></StgValue>
</operation>

<operation id="3038" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2244 %add_ln191_11 = add i16 %trunc_ln191_11, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_11"/></StgValue>
</operation>

<operation id="3039" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2245 %lost_11 = and i16 %add_ln191_11, i16 %B_23

]]></Node>
<StgValue><ssdm name="lost_11"/></StgValue>
</operation>

<operation id="3040" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2246 %sticky_22 = icmp_ne  i16 %lost_11, i16 0

]]></Node>
<StgValue><ssdm name="sticky_22"/></StgValue>
</operation>

<operation id="3041" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2247 %sext_ln167_11cast = trunc i32 %sext_ln167_11

]]></Node>
<StgValue><ssdm name="sext_ln167_11cast"/></StgValue>
</operation>

<operation id="3042" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2248 %B_aln_34 = lshr i16 %B_23, i16 %sext_ln167_11cast

]]></Node>
<StgValue><ssdm name="B_aln_34"/></StgValue>
</operation>

<operation id="3043" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2249 %B_aln_35 = select i1 %icmp_ln182_11, i16 %B_aln_33, i16 %B_aln_34

]]></Node>
<StgValue><ssdm name="B_aln_35"/></StgValue>
</operation>

<operation id="3044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2250 %zext_ln181_11 = zext i16 %B_aln_35

]]></Node>
<StgValue><ssdm name="zext_ln181_11"/></StgValue>
</operation>

<operation id="3045" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2251 %xor_ln182_11 = xor i1 %icmp_ln182_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_11"/></StgValue>
</operation>

<operation id="3046" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2252 %sticky_23 = and i1 %sticky_22, i1 %xor_ln182_11

]]></Node>
<StgValue><ssdm name="sticky_23"/></StgValue>
</operation>

<operation id="3047" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2253 %xor_ln200_11 = xor i1 %sa_11, i1 %sb_11

]]></Node>
<StgValue><ssdm name="xor_ln200_11"/></StgValue>
</operation>

<operation id="3048" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2254 %M_88 = add i17 %zext_ln181_11, i17 %zext_ln178_35

]]></Node>
<StgValue><ssdm name="M_88"/></StgValue>
</operation>

<operation id="3049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2255 %zext_ln198_22 = zext i17 %M_88

]]></Node>
<StgValue><ssdm name="zext_ln198_22"/></StgValue>
</operation>

<operation id="3050" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2256 %icmp_ln203_11 = icmp_ult  i16 %A_23, i16 %B_aln_35

]]></Node>
<StgValue><ssdm name="icmp_ln203_11"/></StgValue>
</operation>

<operation id="3051" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2257 %xor_ln203_11 = xor i1 %icmp_ln203_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_11"/></StgValue>
</operation>

<operation id="3052" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2258 %M_89 = sub i17 %zext_ln178_35, i17 %zext_ln181_11

]]></Node>
<StgValue><ssdm name="M_89"/></StgValue>
</operation>

<operation id="3053" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2259 %M_90 = sub i17 %zext_ln181_11, i17 %zext_ln178_35

]]></Node>
<StgValue><ssdm name="M_90"/></StgValue>
</operation>

<operation id="3054" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2260 %M_91 = select i1 %xor_ln203_11, i17 %M_89, i17 %M_90

]]></Node>
<StgValue><ssdm name="M_91"/></StgValue>
</operation>

<operation id="3055" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2261 %sext_ln203_11 = sext i17 %M_91

]]></Node>
<StgValue><ssdm name="sext_ln203_11"/></StgValue>
</operation>

<operation id="3056" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2262 %s_48 = select i1 %xor_ln203_11, i1 %sa_11, i1 %sb_11

]]></Node>
<StgValue><ssdm name="s_48"/></StgValue>
</operation>

<operation id="3057" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2263 %M_92 = select i1 %xor_ln200_11, i18 %sext_ln203_11, i18 %zext_ln198_22

]]></Node>
<StgValue><ssdm name="M_92"/></StgValue>
</operation>

<operation id="3058" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2264 %s_49 = select i1 %xor_ln200_11, i1 %s_48, i1 %sb_11

]]></Node>
<StgValue><ssdm name="s_49"/></StgValue>
</operation>

<operation id="3059" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2265 %icmp_ln207_11 = icmp_eq  i18 %M_92, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_11"/></StgValue>
</operation>

<operation id="3060" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2266 %tmp_186 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_92, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="3061" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2267 %icmp_ln217_11 = icmp_ne  i2 %tmp_186, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_11"/></StgValue>
</operation>

<operation id="3062" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2268 %trunc_ln217_10 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_92, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_10"/></StgValue>
</operation>

<operation id="3063" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2269 %sext_ln217_11 = sext i17 %trunc_ln217_10

]]></Node>
<StgValue><ssdm name="sext_ln217_11"/></StgValue>
</operation>

<operation id="3064" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2270 %maxe_101 = add i9 %zext_ln178_33, i9 1

]]></Node>
<StgValue><ssdm name="maxe_101"/></StgValue>
</operation>

<operation id="3065" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2271 %maxe_102 = select i1 %icmp_ln217_11, i9 %maxe_101, i9 %zext_ln178_33

]]></Node>
<StgValue><ssdm name="maxe_102"/></StgValue>
</operation>

<operation id="3066" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2272 %zext_ln217_11 = zext i9 %maxe_102

]]></Node>
<StgValue><ssdm name="zext_ln217_11"/></StgValue>
</operation>

<operation id="3067" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2273 %M_93 = select i1 %icmp_ln217_11, i18 %sext_ln217_11, i18 %M_92

]]></Node>
<StgValue><ssdm name="M_93"/></StgValue>
</operation>

<operation id="3068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2274 %sext_ln198_11 = sext i18 %M_93

]]></Node>
<StgValue><ssdm name="sext_ln198_11"/></StgValue>
</operation>

<operation id="3069" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:2275 %zext_ln198_23 = zext i31 %sext_ln198_11

]]></Node>
<StgValue><ssdm name="zext_ln198_23"/></StgValue>
</operation>

<operation id="3070" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2276 %trunc_ln198_22 = trunc i18 %M_93

]]></Node>
<StgValue><ssdm name="trunc_ln198_22"/></StgValue>
</operation>

<operation id="3071" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2277 %tmp_187 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_93, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="3072" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:2278 %icmp_ln220_22 = icmp_eq  i3 %tmp_187, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_22"/></StgValue>
</operation>

<operation id="3073" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2279 %icmp_ln220_23 = icmp_eq  i9 %maxe_102, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_23"/></StgValue>
</operation>

<operation id="3074" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2280 %tmp_72 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_23, i1 1

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3075" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2281 %lz_22 = add i32 %tmp_72, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_22"/></StgValue>
</operation>

<operation id="3076" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2282 %icmp_ln222_11 = icmp_sgt  i32 %lz_22, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_11"/></StgValue>
</operation>

<operation id="3077" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2283 %zext_ln223_11 = zext i9 %maxe_102

]]></Node>
<StgValue><ssdm name="zext_ln223_11"/></StgValue>
</operation>

<operation id="3078" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2284 %icmp_ln223_11 = icmp_slt  i32 %lz_22, i32 %zext_ln223_11

]]></Node>
<StgValue><ssdm name="icmp_ln223_11"/></StgValue>
</operation>

<operation id="3079" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2285 %xor_ln223_11 = xor i1 %icmp_ln223_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_11"/></StgValue>
</operation>

<operation id="3080" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2286 %lz_23 = select i1 %xor_ln223_11, i32 %zext_ln223_11, i32 %lz_22

]]></Node>
<StgValue><ssdm name="lz_23"/></StgValue>
</operation>

<operation id="3081" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2287 %M_94 = shl i32 %zext_ln198_23, i32 %lz_23

]]></Node>
<StgValue><ssdm name="M_94"/></StgValue>
</operation>

<operation id="3082" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2288 %trunc_ln198_23 = trunc i32 %M_94

]]></Node>
<StgValue><ssdm name="trunc_ln198_23"/></StgValue>
</operation>

<operation id="3083" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2289 %trunc_ln225_11 = trunc i32 %lz_23

]]></Node>
<StgValue><ssdm name="trunc_ln225_11"/></StgValue>
</operation>

<operation id="3084" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2290 %maxe_103 = sub i16 %zext_ln217_11, i16 %trunc_ln225_11

]]></Node>
<StgValue><ssdm name="maxe_103"/></StgValue>
</operation>

<operation id="3085" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2291 %xor_ln220_11 = xor i1 %icmp_ln220_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_11"/></StgValue>
</operation>

<operation id="3086" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2292 %and_ln222_22 = and i1 %icmp_ln222_11, i1 %xor_ln220_11

]]></Node>
<StgValue><ssdm name="and_ln222_22"/></StgValue>
</operation>

<operation id="3087" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2293 %and_ln222_23 = and i1 %and_ln222_22, i1 %icmp_ln220_22

]]></Node>
<StgValue><ssdm name="and_ln222_23"/></StgValue>
</operation>

<operation id="3088" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2294 %maxe_104 = select i1 %and_ln222_23, i16 %maxe_103, i16 %zext_ln217_11

]]></Node>
<StgValue><ssdm name="maxe_104"/></StgValue>
</operation>

<operation id="3089" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2295 %and_ln220_11 = and i1 %icmp_ln220_22, i1 %icmp_ln220_23

]]></Node>
<StgValue><ssdm name="and_ln220_11"/></StgValue>
</operation>

<operation id="3090" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2296 %maxe_105 = select i1 %and_ln220_11, i16 0, i16 %maxe_104

]]></Node>
<StgValue><ssdm name="maxe_105"/></StgValue>
</operation>

<operation id="3091" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2297 %M_95 = select i1 %and_ln222_23, i16 %trunc_ln198_23, i16 %trunc_ln198_22

]]></Node>
<StgValue><ssdm name="M_95"/></StgValue>
</operation>

<operation id="3092" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2298 %round_up_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_95, i32 8

]]></Node>
<StgValue><ssdm name="round_up_34"/></StgValue>
</operation>

<operation id="3093" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2299 %frac_keep_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_95, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_11"/></StgValue>
</operation>

<operation id="3094" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2300 %trunc_ln231_10 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_95, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_10"/></StgValue>
</operation>

<operation id="3095" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2301 %zext_ln231_11 = zext i8 %frac_keep_11

]]></Node>
<StgValue><ssdm name="zext_ln231_11"/></StgValue>
</operation>

<operation id="3096" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2302 %tmp_115 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="3097" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2303 %trunc_ln240_11 = trunc i16 %M_95

]]></Node>
<StgValue><ssdm name="trunc_ln240_11"/></StgValue>
</operation>

<operation id="3098" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2304 %or_ln240_52 = or i2 %trunc_ln240_11, i2 %tmp_115

]]></Node>
<StgValue><ssdm name="or_ln240_52"/></StgValue>
</operation>

<operation id="3099" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2305 %tmp_189 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_95, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="3100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2306 %or_ln240_10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_189, i2 %or_ln240_52

]]></Node>
<StgValue><ssdm name="or_ln240_10"/></StgValue>
</operation>

<operation id="3101" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2307 %icmp_ln240_11 = icmp_ne  i7 %or_ln240_10, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_11"/></StgValue>
</operation>

<operation id="3102" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2308 %round_up_35 = or i1 %icmp_ln240_11, i1 %round_up_34

]]></Node>
<StgValue><ssdm name="round_up_35"/></StgValue>
</operation>

<operation id="3103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2309 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_95, i32 7

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3104" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2310 %round_up_36 = and i1 %round_up_35, i1 %tmp_191

]]></Node>
<StgValue><ssdm name="round_up_36"/></StgValue>
</operation>

<operation id="3105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2311 %zext_ln238_11 = zext i1 %round_up_36

]]></Node>
<StgValue><ssdm name="zext_ln238_11"/></StgValue>
</operation>

<operation id="3106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2312 %zext_ln244_22 = zext i1 %round_up_36

]]></Node>
<StgValue><ssdm name="zext_ln244_22"/></StgValue>
</operation>

<operation id="3107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2313 %zext_ln244_23 = zext i1 %round_up_36

]]></Node>
<StgValue><ssdm name="zext_ln244_23"/></StgValue>
</operation>

<operation id="3108" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2314 %rounded_11 = add i9 %zext_ln238_11, i9 %zext_ln231_11

]]></Node>
<StgValue><ssdm name="rounded_11"/></StgValue>
</operation>

<operation id="3109" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2315 %add_ln244_12 = add i8 %zext_ln244_23, i8 %frac_keep_11

]]></Node>
<StgValue><ssdm name="add_ln244_12"/></StgValue>
</operation>

<operation id="3110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2316 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_11, i32 8

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="3111" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2317 %maxe_106 = add i16 %maxe_105, i16 1

]]></Node>
<StgValue><ssdm name="maxe_106"/></StgValue>
</operation>

<operation id="3112" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2318 %maxe_107 = select i1 %tmp_192, i16 %maxe_106, i16 %maxe_105

]]></Node>
<StgValue><ssdm name="maxe_107"/></StgValue>
</operation>

<operation id="3113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2319 %trunc_ln247_10 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_12, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_10"/></StgValue>
</operation>

<operation id="3114" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2320 %add_ln247_22 = add i7 %zext_ln244_22, i7 %trunc_ln231_10

]]></Node>
<StgValue><ssdm name="add_ln247_22"/></StgValue>
</operation>

<operation id="3115" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2321 %m7_11 = select i1 %tmp_192, i7 %trunc_ln247_10, i7 %add_ln247_22

]]></Node>
<StgValue><ssdm name="m7_11"/></StgValue>
</operation>

<operation id="3116" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2322 %icmp_ln250_11 = icmp_ugt  i16 %maxe_107, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_11"/></StgValue>
</operation>

<operation id="3117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2323 %shl_ln23_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_49, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_20"/></StgValue>
</operation>

<operation id="3118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2324 %or_ln23_22 = or i16 %shl_ln23_20, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_22"/></StgValue>
</operation>

<operation id="3119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2325 %shl_ln23_21 = shl i16 %maxe_107, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_21"/></StgValue>
</operation>

<operation id="3120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2326 %tmp127 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_49, i8 0, i7 %m7_11

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="3121" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2327 %or_ln23_23 = or i16 %tmp127, i16 %shl_ln23_21

]]></Node>
<StgValue><ssdm name="or_ln23_23"/></StgValue>
</operation>

<operation id="3122" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2328 %or_ln142_43 = or i1 %icmp_ln134_11, i1 %or_ln142_11

]]></Node>
<StgValue><ssdm name="or_ln142_43"/></StgValue>
</operation>

<operation id="3123" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2329 %or_ln145_64 = or i1 %or_ln142_43, i1 %icmp_ln145_11

]]></Node>
<StgValue><ssdm name="or_ln145_64"/></StgValue>
</operation>

<operation id="3124" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2330 %xor_ln145_11 = xor i1 %or_ln145_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_11"/></StgValue>
</operation>

<operation id="3125" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2331 %and_ln172_11 = and i1 %icmp_ln172_11, i1 %xor_ln145_11

]]></Node>
<StgValue><ssdm name="and_ln172_11"/></StgValue>
</operation>

<operation id="3126" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2332 %select_ln172_11 = select i1 %and_ln172_11, i16 %select_ln174_11, i16 %or_ln23_23

]]></Node>
<StgValue><ssdm name="select_ln172_11"/></StgValue>
</operation>

<operation id="3127" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2333 %or_ln172_11 = or i1 %or_ln145_64, i1 %icmp_ln172_11

]]></Node>
<StgValue><ssdm name="or_ln172_11"/></StgValue>
</operation>

<operation id="3128" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2334 %or_ln207_11 = or i1 %or_ln172_11, i1 %icmp_ln207_11

]]></Node>
<StgValue><ssdm name="or_ln207_11"/></StgValue>
</operation>

<operation id="3129" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2335 %xor_ln207_11 = xor i1 %or_ln207_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_11"/></StgValue>
</operation>

<operation id="3130" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2336 %and_ln250_11 = and i1 %icmp_ln250_11, i1 %xor_ln207_11

]]></Node>
<StgValue><ssdm name="and_ln250_11"/></StgValue>
</operation>

<operation id="3131" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2337 %select_ln250_11 = select i1 %and_ln250_11, i16 %or_ln23_22, i16 %select_ln172_11

]]></Node>
<StgValue><ssdm name="select_ln250_11"/></StgValue>
</operation>

<operation id="3132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2338 %and_ln135_22 = and i1 %icmp_ln134_11, i1 %icmp_ln135_11

]]></Node>
<StgValue><ssdm name="and_ln135_22"/></StgValue>
</operation>

<operation id="3133" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2339 %select_ln135_11 = select i1 %and_ln135_22, i16 %select_ln138_11, i16 %select_ln250_11

]]></Node>
<StgValue><ssdm name="select_ln135_11"/></StgValue>
</operation>

<operation id="3134" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2340 %xor_ln135_11 = xor i1 %icmp_ln135_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_11"/></StgValue>
</operation>

<operation id="3135" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2341 %and_ln135_23 = and i1 %icmp_ln134_11, i1 %xor_ln135_11

]]></Node>
<StgValue><ssdm name="and_ln135_23"/></StgValue>
</operation>

<operation id="3136" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2342 %xor_ln142_11 = xor i1 %or_ln142_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_11"/></StgValue>
</operation>

<operation id="3137" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2343 %and_ln145_11 = and i1 %icmp_ln145_11, i1 %xor_ln142_11

]]></Node>
<StgValue><ssdm name="and_ln145_11"/></StgValue>
</operation>

<operation id="3138" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2344 %or_ln145_65 = or i1 %and_ln135_23, i1 %and_ln145_11

]]></Node>
<StgValue><ssdm name="or_ln145_65"/></StgValue>
</operation>

<operation id="3139" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2345 %select_ln145_11 = select i1 %or_ln145_65, i16 %a_bits_assign_11_load, i16 %select_ln135_11

]]></Node>
<StgValue><ssdm name="select_ln145_11"/></StgValue>
</operation>

<operation id="3140" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2346 %xor_ln134_11 = xor i1 %icmp_ln134_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_11"/></StgValue>
</operation>

<operation id="3141" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2347 %and_ln142_11 = and i1 %or_ln142_11, i1 %xor_ln134_11

]]></Node>
<StgValue><ssdm name="and_ln142_11"/></StgValue>
</operation>

<operation id="3142" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2348 %select_ln142_11 = select i1 %and_ln142_11, i16 %e_b_11, i16 %select_ln145_11

]]></Node>
<StgValue><ssdm name="select_ln142_11"/></StgValue>
</operation>

<operation id="3143" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2349 %xor_ln172_11 = xor i1 %or_ln172_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_11"/></StgValue>
</operation>

<operation id="3144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2350 %and_ln207_11 = and i1 %icmp_ln207_11, i1 %xor_ln172_11

]]></Node>
<StgValue><ssdm name="and_ln207_11"/></StgValue>
</operation>

<operation id="3145" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2351 %select_ln207_11 = select i1 %and_ln207_11, i16 0, i16 %select_ln142_11

]]></Node>
<StgValue><ssdm name="select_ln207_11"/></StgValue>
</operation>

<operation id="3146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2354 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_12_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2356 %ea_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_12_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_12"/></StgValue>
</operation>

<operation id="3148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2358 %zext_ln129_24 = zext i7 %ma_12

]]></Node>
<StgValue><ssdm name="zext_ln129_24"/></StgValue>
</operation>

<operation id="3149" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2360 %icmp_ln134_12 = icmp_eq  i8 %ea_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_12"/></StgValue>
</operation>

<operation id="3150" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2361 %icmp_ln135_12 = icmp_eq  i7 %ma_12, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_12"/></StgValue>
</operation>

<operation id="3151" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2362 %icmp_ln142_12 = icmp_eq  i8 %eb_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_12"/></StgValue>
</operation>

<operation id="3152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2363 %trunc_ln144_11 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_12_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_11"/></StgValue>
</operation>

<operation id="3153" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2364 %or_ln144_42 = or i7 %trunc_ln144_11, i7 %ma_12

]]></Node>
<StgValue><ssdm name="or_ln144_42"/></StgValue>
</operation>

<operation id="3154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2365 %tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_12_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2366 %or_ln144_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_196, i7 %or_ln144_42

]]></Node>
<StgValue><ssdm name="or_ln144_11"/></StgValue>
</operation>

<operation id="3156" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2367 %icmp_ln144_12 = icmp_eq  i8 %or_ln144_11, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_12"/></StgValue>
</operation>

<operation id="3157" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2368 %or_ln142_12 = or i1 %icmp_ln142_12, i1 %icmp_ln144_12

]]></Node>
<StgValue><ssdm name="or_ln142_12"/></StgValue>
</operation>

<operation id="3158" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2370 %xor_ln138_12 = xor i1 %tmp_193, i1 %tmp_194

]]></Node>
<StgValue><ssdm name="xor_ln138_12"/></StgValue>
</operation>

<operation id="3159" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2371 %and_ln138_24 = and i1 %icmp_ln138_12, i1 %xor_ln138_12

]]></Node>
<StgValue><ssdm name="and_ln138_24"/></StgValue>
</operation>

<operation id="3160" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2372 %and_ln138_25 = and i1 %and_ln138_24, i1 %icmp_ln142_12

]]></Node>
<StgValue><ssdm name="and_ln138_25"/></StgValue>
</operation>

<operation id="3161" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2373 %select_ln138_12 = select i1 %and_ln138_25, i16 32641, i16 %a_bits_assign_12_load

]]></Node>
<StgValue><ssdm name="select_ln138_12"/></StgValue>
</operation>

<operation id="3162" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2379 %icmp_ln158_24 = icmp_ne  i8 %ea_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_24"/></StgValue>
</operation>

<operation id="3163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2380 %or_ln158_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_12

]]></Node>
<StgValue><ssdm name="or_ln158_23"/></StgValue>
</operation>

<operation id="3164" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2383 %select_ln158_24 = select i1 %icmp_ln158_24, i8 %or_ln158_23, i8 %zext_ln129_24

]]></Node>
<StgValue><ssdm name="select_ln158_24"/></StgValue>
</operation>

<operation id="3165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2384 %A_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_24, i8 0

]]></Node>
<StgValue><ssdm name="A_24"/></StgValue>
</operation>

<operation id="3166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2386 %B_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_25, i8 0

]]></Node>
<StgValue><ssdm name="B_24"/></StgValue>
</operation>

<operation id="3167" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2387 %icmp_ln162_12 = icmp_eq  i8 %ea_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_12"/></StgValue>
</operation>

<operation id="3168" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2388 %ea1_12 = select i1 %icmp_ln162_12, i8 1, i8 %ea_12

]]></Node>
<StgValue><ssdm name="ea1_12"/></StgValue>
</operation>

<operation id="3169" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2391 %icmp_ln166_12 = icmp_ult  i8 %ea1_12, i8 %eb1_12

]]></Node>
<StgValue><ssdm name="icmp_ln166_12"/></StgValue>
</operation>

<operation id="3170" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2392 %xor_ln166_12 = xor i1 %icmp_ln166_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_12"/></StgValue>
</operation>

<operation id="3171" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2393 %maxe_108 = select i1 %xor_ln166_12, i8 %ea_12, i8 %eb_12

]]></Node>
<StgValue><ssdm name="maxe_108"/></StgValue>
</operation>

<operation id="3172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2394 %zext_ln167_24 = zext i8 %ea1_12

]]></Node>
<StgValue><ssdm name="zext_ln167_24"/></StgValue>
</operation>

<operation id="3173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2395 %zext_ln167_25 = zext i8 %eb1_12

]]></Node>
<StgValue><ssdm name="zext_ln167_25"/></StgValue>
</operation>

<operation id="3174" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2396 %sub_ln167_24 = sub i9 %zext_ln167_24, i9 %zext_ln167_25

]]></Node>
<StgValue><ssdm name="sub_ln167_24"/></StgValue>
</operation>

<operation id="3175" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2397 %sub_ln167_25 = sub i9 %zext_ln167_25, i9 %zext_ln167_24

]]></Node>
<StgValue><ssdm name="sub_ln167_25"/></StgValue>
</operation>

<operation id="3176" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2398 %diff_12 = select i1 %xor_ln166_12, i9 %sub_ln167_24, i9 %sub_ln167_25

]]></Node>
<StgValue><ssdm name="diff_12"/></StgValue>
</operation>

<operation id="3177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2399 %sext_ln167_12 = sext i9 %diff_12

]]></Node>
<StgValue><ssdm name="sext_ln167_12"/></StgValue>
</operation>

<operation id="3178" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2400 %icmp_ln172_12 = icmp_sgt  i9 %diff_12, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_12"/></StgValue>
</operation>

<operation id="3179" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2401 %select_ln174_12 = select i1 %xor_ln166_12, i16 %a_bits_assign_12_load, i16 %e_b_12

]]></Node>
<StgValue><ssdm name="select_ln174_12"/></StgValue>
</operation>

<operation id="3180" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2402 %icmp_ln178_12 = icmp_ult  i8 %ea1_12, i8 %eb1_12

]]></Node>
<StgValue><ssdm name="icmp_ln178_12"/></StgValue>
</operation>

<operation id="3181" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2403 %maxe_109 = select i1 %icmp_ln178_12, i8 %eb_12, i8 %maxe_108

]]></Node>
<StgValue><ssdm name="maxe_109"/></StgValue>
</operation>

<operation id="3182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2404 %zext_ln178_36 = zext i8 %maxe_109

]]></Node>
<StgValue><ssdm name="zext_ln178_36"/></StgValue>
</operation>

<operation id="3183" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2405 %B_25 = select i1 %icmp_ln178_12, i16 %A_24, i16 %B_24

]]></Node>
<StgValue><ssdm name="B_25"/></StgValue>
</operation>

<operation id="3184" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2406 %A_25 = select i1 %icmp_ln178_12, i16 %B_24, i16 %A_24

]]></Node>
<StgValue><ssdm name="A_25"/></StgValue>
</operation>

<operation id="3185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2407 %zext_ln178_38 = zext i16 %A_25

]]></Node>
<StgValue><ssdm name="zext_ln178_38"/></StgValue>
</operation>

<operation id="3186" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2408 %sb_12 = select i1 %icmp_ln178_12, i1 %tmp_193, i1 %tmp_194

]]></Node>
<StgValue><ssdm name="sb_12"/></StgValue>
</operation>

<operation id="3187" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2409 %sa_12 = select i1 %icmp_ln178_12, i1 %tmp_194, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="sa_12"/></StgValue>
</operation>

<operation id="3188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2410 %tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_12, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3189" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2411 %icmp_ln182_12 = icmp_slt  i8 %tmp_198, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_12"/></StgValue>
</operation>

<operation id="3190" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2412 %icmp_ln184_12 = icmp_eq  i9 %diff_12, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_12"/></StgValue>
</operation>

<operation id="3191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2413 %lshr_ln184_11 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_25, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_11"/></StgValue>
</operation>

<operation id="3192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2414 %zext_ln184_12 = zext i15 %lshr_ln184_11

]]></Node>
<StgValue><ssdm name="zext_ln184_12"/></StgValue>
</operation>

<operation id="3193" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2415 %B_aln_36 = select i1 %icmp_ln184_12, i16 %B_25, i16 %zext_ln184_12

]]></Node>
<StgValue><ssdm name="B_aln_36"/></StgValue>
</operation>

<operation id="3194" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2416 %shl_ln191_12 = shl i32 1, i32 %sext_ln167_12

]]></Node>
<StgValue><ssdm name="shl_ln191_12"/></StgValue>
</operation>

<operation id="3195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2417 %trunc_ln191_12 = trunc i32 %shl_ln191_12

]]></Node>
<StgValue><ssdm name="trunc_ln191_12"/></StgValue>
</operation>

<operation id="3196" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2418 %add_ln191_12 = add i16 %trunc_ln191_12, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_12"/></StgValue>
</operation>

<operation id="3197" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2419 %lost_12 = and i16 %add_ln191_12, i16 %B_25

]]></Node>
<StgValue><ssdm name="lost_12"/></StgValue>
</operation>

<operation id="3198" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2420 %sticky_24 = icmp_ne  i16 %lost_12, i16 0

]]></Node>
<StgValue><ssdm name="sticky_24"/></StgValue>
</operation>

<operation id="3199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2421 %sext_ln167_12cast = trunc i32 %sext_ln167_12

]]></Node>
<StgValue><ssdm name="sext_ln167_12cast"/></StgValue>
</operation>

<operation id="3200" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2422 %B_aln_37 = lshr i16 %B_25, i16 %sext_ln167_12cast

]]></Node>
<StgValue><ssdm name="B_aln_37"/></StgValue>
</operation>

<operation id="3201" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2423 %B_aln_38 = select i1 %icmp_ln182_12, i16 %B_aln_36, i16 %B_aln_37

]]></Node>
<StgValue><ssdm name="B_aln_38"/></StgValue>
</operation>

<operation id="3202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2424 %zext_ln181_12 = zext i16 %B_aln_38

]]></Node>
<StgValue><ssdm name="zext_ln181_12"/></StgValue>
</operation>

<operation id="3203" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2425 %xor_ln182_12 = xor i1 %icmp_ln182_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_12"/></StgValue>
</operation>

<operation id="3204" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2426 %sticky_25 = and i1 %sticky_24, i1 %xor_ln182_12

]]></Node>
<StgValue><ssdm name="sticky_25"/></StgValue>
</operation>

<operation id="3205" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2427 %xor_ln200_12 = xor i1 %sa_12, i1 %sb_12

]]></Node>
<StgValue><ssdm name="xor_ln200_12"/></StgValue>
</operation>

<operation id="3206" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2428 %M_96 = add i17 %zext_ln181_12, i17 %zext_ln178_38

]]></Node>
<StgValue><ssdm name="M_96"/></StgValue>
</operation>

<operation id="3207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2429 %zext_ln198_24 = zext i17 %M_96

]]></Node>
<StgValue><ssdm name="zext_ln198_24"/></StgValue>
</operation>

<operation id="3208" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2430 %icmp_ln203_12 = icmp_ult  i16 %A_25, i16 %B_aln_38

]]></Node>
<StgValue><ssdm name="icmp_ln203_12"/></StgValue>
</operation>

<operation id="3209" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2431 %xor_ln203_12 = xor i1 %icmp_ln203_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_12"/></StgValue>
</operation>

<operation id="3210" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2432 %M_97 = sub i17 %zext_ln178_38, i17 %zext_ln181_12

]]></Node>
<StgValue><ssdm name="M_97"/></StgValue>
</operation>

<operation id="3211" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2433 %M_98 = sub i17 %zext_ln181_12, i17 %zext_ln178_38

]]></Node>
<StgValue><ssdm name="M_98"/></StgValue>
</operation>

<operation id="3212" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2434 %M_99 = select i1 %xor_ln203_12, i17 %M_97, i17 %M_98

]]></Node>
<StgValue><ssdm name="M_99"/></StgValue>
</operation>

<operation id="3213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2435 %sext_ln203_12 = sext i17 %M_99

]]></Node>
<StgValue><ssdm name="sext_ln203_12"/></StgValue>
</operation>

<operation id="3214" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2436 %s_52 = select i1 %xor_ln203_12, i1 %sa_12, i1 %sb_12

]]></Node>
<StgValue><ssdm name="s_52"/></StgValue>
</operation>

<operation id="3215" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2437 %M_100 = select i1 %xor_ln200_12, i18 %sext_ln203_12, i18 %zext_ln198_24

]]></Node>
<StgValue><ssdm name="M_100"/></StgValue>
</operation>

<operation id="3216" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2438 %s_53 = select i1 %xor_ln200_12, i1 %s_52, i1 %sb_12

]]></Node>
<StgValue><ssdm name="s_53"/></StgValue>
</operation>

<operation id="3217" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2439 %icmp_ln207_12 = icmp_eq  i18 %M_100, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_12"/></StgValue>
</operation>

<operation id="3218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2440 %tmp_199 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_100, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3219" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2441 %icmp_ln217_12 = icmp_ne  i2 %tmp_199, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_12"/></StgValue>
</operation>

<operation id="3220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2442 %trunc_ln217_11 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_100, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_11"/></StgValue>
</operation>

<operation id="3221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2443 %sext_ln217_12 = sext i17 %trunc_ln217_11

]]></Node>
<StgValue><ssdm name="sext_ln217_12"/></StgValue>
</operation>

<operation id="3222" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2444 %maxe_110 = add i9 %zext_ln178_36, i9 1

]]></Node>
<StgValue><ssdm name="maxe_110"/></StgValue>
</operation>

<operation id="3223" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2445 %maxe_111 = select i1 %icmp_ln217_12, i9 %maxe_110, i9 %zext_ln178_36

]]></Node>
<StgValue><ssdm name="maxe_111"/></StgValue>
</operation>

<operation id="3224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2446 %zext_ln217_12 = zext i9 %maxe_111

]]></Node>
<StgValue><ssdm name="zext_ln217_12"/></StgValue>
</operation>

<operation id="3225" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2447 %M_101 = select i1 %icmp_ln217_12, i18 %sext_ln217_12, i18 %M_100

]]></Node>
<StgValue><ssdm name="M_101"/></StgValue>
</operation>

<operation id="3226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2448 %sext_ln198_12 = sext i18 %M_101

]]></Node>
<StgValue><ssdm name="sext_ln198_12"/></StgValue>
</operation>

<operation id="3227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:2449 %zext_ln198_25 = zext i31 %sext_ln198_12

]]></Node>
<StgValue><ssdm name="zext_ln198_25"/></StgValue>
</operation>

<operation id="3228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2450 %trunc_ln198_24 = trunc i18 %M_101

]]></Node>
<StgValue><ssdm name="trunc_ln198_24"/></StgValue>
</operation>

<operation id="3229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2451 %tmp_201 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_101, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="3230" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:2452 %icmp_ln220_24 = icmp_eq  i3 %tmp_201, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_24"/></StgValue>
</operation>

<operation id="3231" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2453 %icmp_ln220_25 = icmp_eq  i9 %maxe_111, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_25"/></StgValue>
</operation>

<operation id="3232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2454 %tmp_73 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_25, i1 1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3233" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2455 %lz_24 = add i32 %tmp_73, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_24"/></StgValue>
</operation>

<operation id="3234" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2456 %icmp_ln222_12 = icmp_sgt  i32 %lz_24, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_12"/></StgValue>
</operation>

<operation id="3235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2457 %zext_ln223_12 = zext i9 %maxe_111

]]></Node>
<StgValue><ssdm name="zext_ln223_12"/></StgValue>
</operation>

<operation id="3236" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2458 %icmp_ln223_12 = icmp_slt  i32 %lz_24, i32 %zext_ln223_12

]]></Node>
<StgValue><ssdm name="icmp_ln223_12"/></StgValue>
</operation>

<operation id="3237" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2459 %xor_ln223_12 = xor i1 %icmp_ln223_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_12"/></StgValue>
</operation>

<operation id="3238" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2460 %lz_25 = select i1 %xor_ln223_12, i32 %zext_ln223_12, i32 %lz_24

]]></Node>
<StgValue><ssdm name="lz_25"/></StgValue>
</operation>

<operation id="3239" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2461 %M_102 = shl i32 %zext_ln198_25, i32 %lz_25

]]></Node>
<StgValue><ssdm name="M_102"/></StgValue>
</operation>

<operation id="3240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2462 %trunc_ln198_25 = trunc i32 %M_102

]]></Node>
<StgValue><ssdm name="trunc_ln198_25"/></StgValue>
</operation>

<operation id="3241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2463 %trunc_ln225_12 = trunc i32 %lz_25

]]></Node>
<StgValue><ssdm name="trunc_ln225_12"/></StgValue>
</operation>

<operation id="3242" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2464 %maxe_112 = sub i16 %zext_ln217_12, i16 %trunc_ln225_12

]]></Node>
<StgValue><ssdm name="maxe_112"/></StgValue>
</operation>

<operation id="3243" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2465 %xor_ln220_12 = xor i1 %icmp_ln220_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_12"/></StgValue>
</operation>

<operation id="3244" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2466 %and_ln222_24 = and i1 %icmp_ln222_12, i1 %xor_ln220_12

]]></Node>
<StgValue><ssdm name="and_ln222_24"/></StgValue>
</operation>

<operation id="3245" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2467 %and_ln222_25 = and i1 %and_ln222_24, i1 %icmp_ln220_24

]]></Node>
<StgValue><ssdm name="and_ln222_25"/></StgValue>
</operation>

<operation id="3246" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2468 %maxe_113 = select i1 %and_ln222_25, i16 %maxe_112, i16 %zext_ln217_12

]]></Node>
<StgValue><ssdm name="maxe_113"/></StgValue>
</operation>

<operation id="3247" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2469 %and_ln220_12 = and i1 %icmp_ln220_24, i1 %icmp_ln220_25

]]></Node>
<StgValue><ssdm name="and_ln220_12"/></StgValue>
</operation>

<operation id="3248" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2470 %maxe_114 = select i1 %and_ln220_12, i16 0, i16 %maxe_113

]]></Node>
<StgValue><ssdm name="maxe_114"/></StgValue>
</operation>

<operation id="3249" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2471 %M_103 = select i1 %and_ln222_25, i16 %trunc_ln198_25, i16 %trunc_ln198_24

]]></Node>
<StgValue><ssdm name="M_103"/></StgValue>
</operation>

<operation id="3250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2472 %round_up_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_103, i32 8

]]></Node>
<StgValue><ssdm name="round_up_37"/></StgValue>
</operation>

<operation id="3251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2473 %frac_keep_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_103, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_12"/></StgValue>
</operation>

<operation id="3252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2474 %trunc_ln231_11 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_103, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_11"/></StgValue>
</operation>

<operation id="3253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2475 %zext_ln231_12 = zext i8 %frac_keep_12

]]></Node>
<StgValue><ssdm name="zext_ln231_12"/></StgValue>
</operation>

<operation id="3254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2476 %tmp_119 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_25

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="3255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2477 %trunc_ln240_12 = trunc i16 %M_103

]]></Node>
<StgValue><ssdm name="trunc_ln240_12"/></StgValue>
</operation>

<operation id="3256" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2478 %or_ln240_54 = or i2 %trunc_ln240_12, i2 %tmp_119

]]></Node>
<StgValue><ssdm name="or_ln240_54"/></StgValue>
</operation>

<operation id="3257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2479 %tmp_203 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_103, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2480 %or_ln240_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_203, i2 %or_ln240_54

]]></Node>
<StgValue><ssdm name="or_ln240_11"/></StgValue>
</operation>

<operation id="3259" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2481 %icmp_ln240_12 = icmp_ne  i7 %or_ln240_11, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_12"/></StgValue>
</operation>

<operation id="3260" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2482 %round_up_38 = or i1 %icmp_ln240_12, i1 %round_up_37

]]></Node>
<StgValue><ssdm name="round_up_38"/></StgValue>
</operation>

<operation id="3261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2483 %tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_103, i32 7

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="3262" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2484 %round_up_39 = and i1 %round_up_38, i1 %tmp_204

]]></Node>
<StgValue><ssdm name="round_up_39"/></StgValue>
</operation>

<operation id="3263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2485 %zext_ln238_12 = zext i1 %round_up_39

]]></Node>
<StgValue><ssdm name="zext_ln238_12"/></StgValue>
</operation>

<operation id="3264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2486 %zext_ln244_24 = zext i1 %round_up_39

]]></Node>
<StgValue><ssdm name="zext_ln244_24"/></StgValue>
</operation>

<operation id="3265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2487 %zext_ln244_25 = zext i1 %round_up_39

]]></Node>
<StgValue><ssdm name="zext_ln244_25"/></StgValue>
</operation>

<operation id="3266" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2488 %rounded_12 = add i9 %zext_ln238_12, i9 %zext_ln231_12

]]></Node>
<StgValue><ssdm name="rounded_12"/></StgValue>
</operation>

<operation id="3267" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2489 %add_ln244_13 = add i8 %zext_ln244_25, i8 %frac_keep_12

]]></Node>
<StgValue><ssdm name="add_ln244_13"/></StgValue>
</operation>

<operation id="3268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2490 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_12, i32 8

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="3269" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2491 %maxe_115 = add i16 %maxe_114, i16 1

]]></Node>
<StgValue><ssdm name="maxe_115"/></StgValue>
</operation>

<operation id="3270" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2492 %maxe_116 = select i1 %tmp_206, i16 %maxe_115, i16 %maxe_114

]]></Node>
<StgValue><ssdm name="maxe_116"/></StgValue>
</operation>

<operation id="3271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2493 %trunc_ln247_11 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_13, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_11"/></StgValue>
</operation>

<operation id="3272" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2494 %add_ln247_24 = add i7 %zext_ln244_24, i7 %trunc_ln231_11

]]></Node>
<StgValue><ssdm name="add_ln247_24"/></StgValue>
</operation>

<operation id="3273" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2495 %m7_12 = select i1 %tmp_206, i7 %trunc_ln247_11, i7 %add_ln247_24

]]></Node>
<StgValue><ssdm name="m7_12"/></StgValue>
</operation>

<operation id="3274" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2496 %icmp_ln250_12 = icmp_ugt  i16 %maxe_116, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_12"/></StgValue>
</operation>

<operation id="3275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2497 %shl_ln23_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_53, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_22"/></StgValue>
</operation>

<operation id="3276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2498 %or_ln23_24 = or i16 %shl_ln23_22, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_24"/></StgValue>
</operation>

<operation id="3277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2499 %shl_ln23_23 = shl i16 %maxe_116, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_23"/></StgValue>
</operation>

<operation id="3278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2500 %tmp132 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_53, i8 0, i7 %m7_12

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="3279" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2501 %or_ln23_25 = or i16 %tmp132, i16 %shl_ln23_23

]]></Node>
<StgValue><ssdm name="or_ln23_25"/></StgValue>
</operation>

<operation id="3280" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2502 %or_ln142_44 = or i1 %icmp_ln134_12, i1 %or_ln142_12

]]></Node>
<StgValue><ssdm name="or_ln142_44"/></StgValue>
</operation>

<operation id="3281" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2503 %or_ln145_67 = or i1 %or_ln142_44, i1 %icmp_ln145_12

]]></Node>
<StgValue><ssdm name="or_ln145_67"/></StgValue>
</operation>

<operation id="3282" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2504 %xor_ln145_12 = xor i1 %or_ln145_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_12"/></StgValue>
</operation>

<operation id="3283" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2505 %and_ln172_12 = and i1 %icmp_ln172_12, i1 %xor_ln145_12

]]></Node>
<StgValue><ssdm name="and_ln172_12"/></StgValue>
</operation>

<operation id="3284" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2506 %select_ln172_12 = select i1 %and_ln172_12, i16 %select_ln174_12, i16 %or_ln23_25

]]></Node>
<StgValue><ssdm name="select_ln172_12"/></StgValue>
</operation>

<operation id="3285" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2507 %or_ln172_12 = or i1 %or_ln145_67, i1 %icmp_ln172_12

]]></Node>
<StgValue><ssdm name="or_ln172_12"/></StgValue>
</operation>

<operation id="3286" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2508 %or_ln207_12 = or i1 %or_ln172_12, i1 %icmp_ln207_12

]]></Node>
<StgValue><ssdm name="or_ln207_12"/></StgValue>
</operation>

<operation id="3287" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2509 %xor_ln207_12 = xor i1 %or_ln207_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_12"/></StgValue>
</operation>

<operation id="3288" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2510 %and_ln250_12 = and i1 %icmp_ln250_12, i1 %xor_ln207_12

]]></Node>
<StgValue><ssdm name="and_ln250_12"/></StgValue>
</operation>

<operation id="3289" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2511 %select_ln250_12 = select i1 %and_ln250_12, i16 %or_ln23_24, i16 %select_ln172_12

]]></Node>
<StgValue><ssdm name="select_ln250_12"/></StgValue>
</operation>

<operation id="3290" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2512 %and_ln135_24 = and i1 %icmp_ln134_12, i1 %icmp_ln135_12

]]></Node>
<StgValue><ssdm name="and_ln135_24"/></StgValue>
</operation>

<operation id="3291" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2513 %select_ln135_12 = select i1 %and_ln135_24, i16 %select_ln138_12, i16 %select_ln250_12

]]></Node>
<StgValue><ssdm name="select_ln135_12"/></StgValue>
</operation>

<operation id="3292" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2514 %xor_ln135_12 = xor i1 %icmp_ln135_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_12"/></StgValue>
</operation>

<operation id="3293" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2515 %and_ln135_25 = and i1 %icmp_ln134_12, i1 %xor_ln135_12

]]></Node>
<StgValue><ssdm name="and_ln135_25"/></StgValue>
</operation>

<operation id="3294" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2516 %xor_ln142_12 = xor i1 %or_ln142_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_12"/></StgValue>
</operation>

<operation id="3295" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2517 %and_ln145_12 = and i1 %icmp_ln145_12, i1 %xor_ln142_12

]]></Node>
<StgValue><ssdm name="and_ln145_12"/></StgValue>
</operation>

<operation id="3296" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2518 %or_ln145_68 = or i1 %and_ln135_25, i1 %and_ln145_12

]]></Node>
<StgValue><ssdm name="or_ln145_68"/></StgValue>
</operation>

<operation id="3297" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2519 %select_ln145_12 = select i1 %or_ln145_68, i16 %a_bits_assign_12_load, i16 %select_ln135_12

]]></Node>
<StgValue><ssdm name="select_ln145_12"/></StgValue>
</operation>

<operation id="3298" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2520 %xor_ln134_12 = xor i1 %icmp_ln134_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_12"/></StgValue>
</operation>

<operation id="3299" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2521 %and_ln142_12 = and i1 %or_ln142_12, i1 %xor_ln134_12

]]></Node>
<StgValue><ssdm name="and_ln142_12"/></StgValue>
</operation>

<operation id="3300" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2522 %select_ln142_12 = select i1 %and_ln142_12, i16 %e_b_12, i16 %select_ln145_12

]]></Node>
<StgValue><ssdm name="select_ln142_12"/></StgValue>
</operation>

<operation id="3301" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2523 %xor_ln172_12 = xor i1 %or_ln172_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_12"/></StgValue>
</operation>

<operation id="3302" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2524 %and_ln207_12 = and i1 %icmp_ln207_12, i1 %xor_ln172_12

]]></Node>
<StgValue><ssdm name="and_ln207_12"/></StgValue>
</operation>

<operation id="3303" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2525 %select_ln207_12 = select i1 %and_ln207_12, i16 0, i16 %select_ln142_12

]]></Node>
<StgValue><ssdm name="select_ln207_12"/></StgValue>
</operation>

<operation id="3304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2528 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_13_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="3305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2530 %ea_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_13_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_13"/></StgValue>
</operation>

<operation id="3306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2532 %zext_ln129_26 = zext i7 %ma_13

]]></Node>
<StgValue><ssdm name="zext_ln129_26"/></StgValue>
</operation>

<operation id="3307" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2534 %icmp_ln134_13 = icmp_eq  i8 %ea_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_13"/></StgValue>
</operation>

<operation id="3308" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2535 %icmp_ln135_13 = icmp_eq  i7 %ma_13, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_13"/></StgValue>
</operation>

<operation id="3309" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2536 %icmp_ln142_13 = icmp_eq  i8 %eb_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_13"/></StgValue>
</operation>

<operation id="3310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2537 %trunc_ln144_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_13_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_12"/></StgValue>
</operation>

<operation id="3311" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2538 %or_ln144_43 = or i7 %trunc_ln144_12, i7 %ma_13

]]></Node>
<StgValue><ssdm name="or_ln144_43"/></StgValue>
</operation>

<operation id="3312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2539 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_13_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="3313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2540 %or_ln144_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_209, i7 %or_ln144_43

]]></Node>
<StgValue><ssdm name="or_ln144_12"/></StgValue>
</operation>

<operation id="3314" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2541 %icmp_ln144_13 = icmp_eq  i8 %or_ln144_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_13"/></StgValue>
</operation>

<operation id="3315" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2542 %or_ln142_13 = or i1 %icmp_ln142_13, i1 %icmp_ln144_13

]]></Node>
<StgValue><ssdm name="or_ln142_13"/></StgValue>
</operation>

<operation id="3316" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2544 %xor_ln138_13 = xor i1 %tmp_207, i1 %tmp_208

]]></Node>
<StgValue><ssdm name="xor_ln138_13"/></StgValue>
</operation>

<operation id="3317" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2545 %and_ln138_26 = and i1 %icmp_ln138_13, i1 %xor_ln138_13

]]></Node>
<StgValue><ssdm name="and_ln138_26"/></StgValue>
</operation>

<operation id="3318" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2546 %and_ln138_27 = and i1 %and_ln138_26, i1 %icmp_ln142_13

]]></Node>
<StgValue><ssdm name="and_ln138_27"/></StgValue>
</operation>

<operation id="3319" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2547 %select_ln138_13 = select i1 %and_ln138_27, i16 32641, i16 %a_bits_assign_13_load

]]></Node>
<StgValue><ssdm name="select_ln138_13"/></StgValue>
</operation>

<operation id="3320" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2553 %icmp_ln158_26 = icmp_ne  i8 %ea_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_26"/></StgValue>
</operation>

<operation id="3321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2554 %or_ln158_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_13

]]></Node>
<StgValue><ssdm name="or_ln158_25"/></StgValue>
</operation>

<operation id="3322" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2557 %select_ln158_26 = select i1 %icmp_ln158_26, i8 %or_ln158_25, i8 %zext_ln129_26

]]></Node>
<StgValue><ssdm name="select_ln158_26"/></StgValue>
</operation>

<operation id="3323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2558 %A_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_26, i8 0

]]></Node>
<StgValue><ssdm name="A_26"/></StgValue>
</operation>

<operation id="3324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2560 %B_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_27, i8 0

]]></Node>
<StgValue><ssdm name="B_26"/></StgValue>
</operation>

<operation id="3325" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2561 %icmp_ln162_13 = icmp_eq  i8 %ea_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_13"/></StgValue>
</operation>

<operation id="3326" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2562 %ea1_13 = select i1 %icmp_ln162_13, i8 1, i8 %ea_13

]]></Node>
<StgValue><ssdm name="ea1_13"/></StgValue>
</operation>

<operation id="3327" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2565 %icmp_ln166_13 = icmp_ult  i8 %ea1_13, i8 %eb1_13

]]></Node>
<StgValue><ssdm name="icmp_ln166_13"/></StgValue>
</operation>

<operation id="3328" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2566 %xor_ln166_13 = xor i1 %icmp_ln166_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_13"/></StgValue>
</operation>

<operation id="3329" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2567 %maxe_117 = select i1 %xor_ln166_13, i8 %ea_13, i8 %eb_13

]]></Node>
<StgValue><ssdm name="maxe_117"/></StgValue>
</operation>

<operation id="3330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2568 %zext_ln167_26 = zext i8 %ea1_13

]]></Node>
<StgValue><ssdm name="zext_ln167_26"/></StgValue>
</operation>

<operation id="3331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2569 %zext_ln167_27 = zext i8 %eb1_13

]]></Node>
<StgValue><ssdm name="zext_ln167_27"/></StgValue>
</operation>

<operation id="3332" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2570 %sub_ln167_26 = sub i9 %zext_ln167_26, i9 %zext_ln167_27

]]></Node>
<StgValue><ssdm name="sub_ln167_26"/></StgValue>
</operation>

<operation id="3333" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2571 %sub_ln167_27 = sub i9 %zext_ln167_27, i9 %zext_ln167_26

]]></Node>
<StgValue><ssdm name="sub_ln167_27"/></StgValue>
</operation>

<operation id="3334" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2572 %diff_13 = select i1 %xor_ln166_13, i9 %sub_ln167_26, i9 %sub_ln167_27

]]></Node>
<StgValue><ssdm name="diff_13"/></StgValue>
</operation>

<operation id="3335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2573 %sext_ln167_13 = sext i9 %diff_13

]]></Node>
<StgValue><ssdm name="sext_ln167_13"/></StgValue>
</operation>

<operation id="3336" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2574 %icmp_ln172_13 = icmp_sgt  i9 %diff_13, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_13"/></StgValue>
</operation>

<operation id="3337" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2575 %select_ln174_13 = select i1 %xor_ln166_13, i16 %a_bits_assign_13_load, i16 %e_b_13

]]></Node>
<StgValue><ssdm name="select_ln174_13"/></StgValue>
</operation>

<operation id="3338" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2576 %icmp_ln178_13 = icmp_ult  i8 %ea1_13, i8 %eb1_13

]]></Node>
<StgValue><ssdm name="icmp_ln178_13"/></StgValue>
</operation>

<operation id="3339" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2577 %maxe_118 = select i1 %icmp_ln178_13, i8 %eb_13, i8 %maxe_117

]]></Node>
<StgValue><ssdm name="maxe_118"/></StgValue>
</operation>

<operation id="3340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2578 %zext_ln178_39 = zext i8 %maxe_118

]]></Node>
<StgValue><ssdm name="zext_ln178_39"/></StgValue>
</operation>

<operation id="3341" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2579 %B_27 = select i1 %icmp_ln178_13, i16 %A_26, i16 %B_26

]]></Node>
<StgValue><ssdm name="B_27"/></StgValue>
</operation>

<operation id="3342" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2580 %A_27 = select i1 %icmp_ln178_13, i16 %B_26, i16 %A_26

]]></Node>
<StgValue><ssdm name="A_27"/></StgValue>
</operation>

<operation id="3343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2581 %zext_ln178_41 = zext i16 %A_27

]]></Node>
<StgValue><ssdm name="zext_ln178_41"/></StgValue>
</operation>

<operation id="3344" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2582 %sb_13 = select i1 %icmp_ln178_13, i1 %tmp_207, i1 %tmp_208

]]></Node>
<StgValue><ssdm name="sb_13"/></StgValue>
</operation>

<operation id="3345" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2583 %sa_13 = select i1 %icmp_ln178_13, i1 %tmp_208, i1 %tmp_207

]]></Node>
<StgValue><ssdm name="sa_13"/></StgValue>
</operation>

<operation id="3346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2584 %tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_13, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="3347" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2585 %icmp_ln182_13 = icmp_slt  i8 %tmp_212, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_13"/></StgValue>
</operation>

<operation id="3348" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2586 %icmp_ln184_13 = icmp_eq  i9 %diff_13, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_13"/></StgValue>
</operation>

<operation id="3349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2587 %lshr_ln184_12 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_27, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_12"/></StgValue>
</operation>

<operation id="3350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2588 %zext_ln184_13 = zext i15 %lshr_ln184_12

]]></Node>
<StgValue><ssdm name="zext_ln184_13"/></StgValue>
</operation>

<operation id="3351" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2589 %B_aln_39 = select i1 %icmp_ln184_13, i16 %B_27, i16 %zext_ln184_13

]]></Node>
<StgValue><ssdm name="B_aln_39"/></StgValue>
</operation>

<operation id="3352" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2590 %shl_ln191_13 = shl i32 1, i32 %sext_ln167_13

]]></Node>
<StgValue><ssdm name="shl_ln191_13"/></StgValue>
</operation>

<operation id="3353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2591 %trunc_ln191_13 = trunc i32 %shl_ln191_13

]]></Node>
<StgValue><ssdm name="trunc_ln191_13"/></StgValue>
</operation>

<operation id="3354" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2592 %add_ln191_13 = add i16 %trunc_ln191_13, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_13"/></StgValue>
</operation>

<operation id="3355" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2593 %lost_13 = and i16 %add_ln191_13, i16 %B_27

]]></Node>
<StgValue><ssdm name="lost_13"/></StgValue>
</operation>

<operation id="3356" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2594 %sticky_26 = icmp_ne  i16 %lost_13, i16 0

]]></Node>
<StgValue><ssdm name="sticky_26"/></StgValue>
</operation>

<operation id="3357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2595 %sext_ln167_13cast = trunc i32 %sext_ln167_13

]]></Node>
<StgValue><ssdm name="sext_ln167_13cast"/></StgValue>
</operation>

<operation id="3358" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2596 %B_aln_40 = lshr i16 %B_27, i16 %sext_ln167_13cast

]]></Node>
<StgValue><ssdm name="B_aln_40"/></StgValue>
</operation>

<operation id="3359" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2597 %B_aln_41 = select i1 %icmp_ln182_13, i16 %B_aln_39, i16 %B_aln_40

]]></Node>
<StgValue><ssdm name="B_aln_41"/></StgValue>
</operation>

<operation id="3360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2598 %zext_ln181_13 = zext i16 %B_aln_41

]]></Node>
<StgValue><ssdm name="zext_ln181_13"/></StgValue>
</operation>

<operation id="3361" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2599 %xor_ln182_13 = xor i1 %icmp_ln182_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_13"/></StgValue>
</operation>

<operation id="3362" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2600 %sticky_27 = and i1 %sticky_26, i1 %xor_ln182_13

]]></Node>
<StgValue><ssdm name="sticky_27"/></StgValue>
</operation>

<operation id="3363" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2601 %xor_ln200_13 = xor i1 %sa_13, i1 %sb_13

]]></Node>
<StgValue><ssdm name="xor_ln200_13"/></StgValue>
</operation>

<operation id="3364" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2602 %M_104 = add i17 %zext_ln181_13, i17 %zext_ln178_41

]]></Node>
<StgValue><ssdm name="M_104"/></StgValue>
</operation>

<operation id="3365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2603 %zext_ln198_26 = zext i17 %M_104

]]></Node>
<StgValue><ssdm name="zext_ln198_26"/></StgValue>
</operation>

<operation id="3366" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2604 %icmp_ln203_13 = icmp_ult  i16 %A_27, i16 %B_aln_41

]]></Node>
<StgValue><ssdm name="icmp_ln203_13"/></StgValue>
</operation>

<operation id="3367" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2605 %xor_ln203_13 = xor i1 %icmp_ln203_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_13"/></StgValue>
</operation>

<operation id="3368" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2606 %M_105 = sub i17 %zext_ln178_41, i17 %zext_ln181_13

]]></Node>
<StgValue><ssdm name="M_105"/></StgValue>
</operation>

<operation id="3369" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2607 %M_106 = sub i17 %zext_ln181_13, i17 %zext_ln178_41

]]></Node>
<StgValue><ssdm name="M_106"/></StgValue>
</operation>

<operation id="3370" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2608 %M_107 = select i1 %xor_ln203_13, i17 %M_105, i17 %M_106

]]></Node>
<StgValue><ssdm name="M_107"/></StgValue>
</operation>

<operation id="3371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2609 %sext_ln203_13 = sext i17 %M_107

]]></Node>
<StgValue><ssdm name="sext_ln203_13"/></StgValue>
</operation>

<operation id="3372" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2610 %s_56 = select i1 %xor_ln203_13, i1 %sa_13, i1 %sb_13

]]></Node>
<StgValue><ssdm name="s_56"/></StgValue>
</operation>

<operation id="3373" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2611 %M_108 = select i1 %xor_ln200_13, i18 %sext_ln203_13, i18 %zext_ln198_26

]]></Node>
<StgValue><ssdm name="M_108"/></StgValue>
</operation>

<operation id="3374" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2612 %s_57 = select i1 %xor_ln200_13, i1 %s_56, i1 %sb_13

]]></Node>
<StgValue><ssdm name="s_57"/></StgValue>
</operation>

<operation id="3375" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2613 %icmp_ln207_13 = icmp_eq  i18 %M_108, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_13"/></StgValue>
</operation>

<operation id="3376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2614 %tmp_213 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_108, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="3377" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2615 %icmp_ln217_13 = icmp_ne  i2 %tmp_213, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_13"/></StgValue>
</operation>

<operation id="3378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2616 %trunc_ln217_12 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_108, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_12"/></StgValue>
</operation>

<operation id="3379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2617 %sext_ln217_13 = sext i17 %trunc_ln217_12

]]></Node>
<StgValue><ssdm name="sext_ln217_13"/></StgValue>
</operation>

<operation id="3380" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2618 %maxe_119 = add i9 %zext_ln178_39, i9 1

]]></Node>
<StgValue><ssdm name="maxe_119"/></StgValue>
</operation>

<operation id="3381" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2619 %maxe_120 = select i1 %icmp_ln217_13, i9 %maxe_119, i9 %zext_ln178_39

]]></Node>
<StgValue><ssdm name="maxe_120"/></StgValue>
</operation>

<operation id="3382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2620 %zext_ln217_13 = zext i9 %maxe_120

]]></Node>
<StgValue><ssdm name="zext_ln217_13"/></StgValue>
</operation>

<operation id="3383" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2621 %M_109 = select i1 %icmp_ln217_13, i18 %sext_ln217_13, i18 %M_108

]]></Node>
<StgValue><ssdm name="M_109"/></StgValue>
</operation>

<operation id="3384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2622 %sext_ln198_13 = sext i18 %M_109

]]></Node>
<StgValue><ssdm name="sext_ln198_13"/></StgValue>
</operation>

<operation id="3385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:2623 %zext_ln198_27 = zext i31 %sext_ln198_13

]]></Node>
<StgValue><ssdm name="zext_ln198_27"/></StgValue>
</operation>

<operation id="3386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2624 %trunc_ln198_26 = trunc i18 %M_109

]]></Node>
<StgValue><ssdm name="trunc_ln198_26"/></StgValue>
</operation>

<operation id="3387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2625 %tmp_214 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_109, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="3388" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:2626 %icmp_ln220_26 = icmp_eq  i3 %tmp_214, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_26"/></StgValue>
</operation>

<operation id="3389" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2627 %icmp_ln220_27 = icmp_eq  i9 %maxe_120, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_27"/></StgValue>
</operation>

<operation id="3390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2628 %tmp_74 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_27, i1 1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="3391" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2629 %lz_26 = add i32 %tmp_74, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_26"/></StgValue>
</operation>

<operation id="3392" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2630 %icmp_ln222_13 = icmp_sgt  i32 %lz_26, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_13"/></StgValue>
</operation>

<operation id="3393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2631 %zext_ln223_13 = zext i9 %maxe_120

]]></Node>
<StgValue><ssdm name="zext_ln223_13"/></StgValue>
</operation>

<operation id="3394" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2632 %icmp_ln223_13 = icmp_slt  i32 %lz_26, i32 %zext_ln223_13

]]></Node>
<StgValue><ssdm name="icmp_ln223_13"/></StgValue>
</operation>

<operation id="3395" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2633 %xor_ln223_13 = xor i1 %icmp_ln223_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_13"/></StgValue>
</operation>

<operation id="3396" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2634 %lz_27 = select i1 %xor_ln223_13, i32 %zext_ln223_13, i32 %lz_26

]]></Node>
<StgValue><ssdm name="lz_27"/></StgValue>
</operation>

<operation id="3397" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2635 %M_110 = shl i32 %zext_ln198_27, i32 %lz_27

]]></Node>
<StgValue><ssdm name="M_110"/></StgValue>
</operation>

<operation id="3398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2636 %trunc_ln198_27 = trunc i32 %M_110

]]></Node>
<StgValue><ssdm name="trunc_ln198_27"/></StgValue>
</operation>

<operation id="3399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2637 %trunc_ln225_13 = trunc i32 %lz_27

]]></Node>
<StgValue><ssdm name="trunc_ln225_13"/></StgValue>
</operation>

<operation id="3400" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2638 %maxe_121 = sub i16 %zext_ln217_13, i16 %trunc_ln225_13

]]></Node>
<StgValue><ssdm name="maxe_121"/></StgValue>
</operation>

<operation id="3401" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2639 %xor_ln220_13 = xor i1 %icmp_ln220_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_13"/></StgValue>
</operation>

<operation id="3402" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2640 %and_ln222_26 = and i1 %icmp_ln222_13, i1 %xor_ln220_13

]]></Node>
<StgValue><ssdm name="and_ln222_26"/></StgValue>
</operation>

<operation id="3403" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2641 %and_ln222_27 = and i1 %and_ln222_26, i1 %icmp_ln220_26

]]></Node>
<StgValue><ssdm name="and_ln222_27"/></StgValue>
</operation>

<operation id="3404" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2642 %maxe_122 = select i1 %and_ln222_27, i16 %maxe_121, i16 %zext_ln217_13

]]></Node>
<StgValue><ssdm name="maxe_122"/></StgValue>
</operation>

<operation id="3405" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2643 %and_ln220_13 = and i1 %icmp_ln220_26, i1 %icmp_ln220_27

]]></Node>
<StgValue><ssdm name="and_ln220_13"/></StgValue>
</operation>

<operation id="3406" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2644 %maxe_123 = select i1 %and_ln220_13, i16 0, i16 %maxe_122

]]></Node>
<StgValue><ssdm name="maxe_123"/></StgValue>
</operation>

<operation id="3407" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2645 %M_111 = select i1 %and_ln222_27, i16 %trunc_ln198_27, i16 %trunc_ln198_26

]]></Node>
<StgValue><ssdm name="M_111"/></StgValue>
</operation>

<operation id="3408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2646 %round_up_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_111, i32 8

]]></Node>
<StgValue><ssdm name="round_up_40"/></StgValue>
</operation>

<operation id="3409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2647 %frac_keep_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_111, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_13"/></StgValue>
</operation>

<operation id="3410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2648 %trunc_ln231_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_111, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_12"/></StgValue>
</operation>

<operation id="3411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2649 %zext_ln231_13 = zext i8 %frac_keep_13

]]></Node>
<StgValue><ssdm name="zext_ln231_13"/></StgValue>
</operation>

<operation id="3412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2650 %tmp_120 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_27

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="3413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2651 %trunc_ln240_13 = trunc i16 %M_111

]]></Node>
<StgValue><ssdm name="trunc_ln240_13"/></StgValue>
</operation>

<operation id="3414" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2652 %or_ln240_56 = or i2 %trunc_ln240_13, i2 %tmp_120

]]></Node>
<StgValue><ssdm name="or_ln240_56"/></StgValue>
</operation>

<operation id="3415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2653 %tmp_217 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_111, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="3416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2654 %or_ln240_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_217, i2 %or_ln240_56

]]></Node>
<StgValue><ssdm name="or_ln240_12"/></StgValue>
</operation>

<operation id="3417" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2655 %icmp_ln240_13 = icmp_ne  i7 %or_ln240_12, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_13"/></StgValue>
</operation>

<operation id="3418" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2656 %round_up_41 = or i1 %icmp_ln240_13, i1 %round_up_40

]]></Node>
<StgValue><ssdm name="round_up_41"/></StgValue>
</operation>

<operation id="3419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2657 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_111, i32 7

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="3420" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2658 %round_up_42 = and i1 %round_up_41, i1 %tmp_218

]]></Node>
<StgValue><ssdm name="round_up_42"/></StgValue>
</operation>

<operation id="3421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2659 %zext_ln238_13 = zext i1 %round_up_42

]]></Node>
<StgValue><ssdm name="zext_ln238_13"/></StgValue>
</operation>

<operation id="3422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2660 %zext_ln244_26 = zext i1 %round_up_42

]]></Node>
<StgValue><ssdm name="zext_ln244_26"/></StgValue>
</operation>

<operation id="3423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2661 %zext_ln244_27 = zext i1 %round_up_42

]]></Node>
<StgValue><ssdm name="zext_ln244_27"/></StgValue>
</operation>

<operation id="3424" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2662 %rounded_13 = add i9 %zext_ln238_13, i9 %zext_ln231_13

]]></Node>
<StgValue><ssdm name="rounded_13"/></StgValue>
</operation>

<operation id="3425" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2663 %add_ln244_14 = add i8 %zext_ln244_27, i8 %frac_keep_13

]]></Node>
<StgValue><ssdm name="add_ln244_14"/></StgValue>
</operation>

<operation id="3426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2664 %tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_13, i32 8

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="3427" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2665 %maxe_124 = add i16 %maxe_123, i16 1

]]></Node>
<StgValue><ssdm name="maxe_124"/></StgValue>
</operation>

<operation id="3428" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2666 %maxe_125 = select i1 %tmp_219, i16 %maxe_124, i16 %maxe_123

]]></Node>
<StgValue><ssdm name="maxe_125"/></StgValue>
</operation>

<operation id="3429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2667 %trunc_ln247_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_14, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_12"/></StgValue>
</operation>

<operation id="3430" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2668 %add_ln247_26 = add i7 %zext_ln244_26, i7 %trunc_ln231_12

]]></Node>
<StgValue><ssdm name="add_ln247_26"/></StgValue>
</operation>

<operation id="3431" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2669 %m7_13 = select i1 %tmp_219, i7 %trunc_ln247_12, i7 %add_ln247_26

]]></Node>
<StgValue><ssdm name="m7_13"/></StgValue>
</operation>

<operation id="3432" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2670 %icmp_ln250_13 = icmp_ugt  i16 %maxe_125, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_13"/></StgValue>
</operation>

<operation id="3433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2671 %shl_ln23_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_57, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_24"/></StgValue>
</operation>

<operation id="3434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2672 %or_ln23_26 = or i16 %shl_ln23_24, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_26"/></StgValue>
</operation>

<operation id="3435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2673 %shl_ln23_25 = shl i16 %maxe_125, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_25"/></StgValue>
</operation>

<operation id="3436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2674 %tmp137 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_57, i8 0, i7 %m7_13

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="3437" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2675 %or_ln23_27 = or i16 %tmp137, i16 %shl_ln23_25

]]></Node>
<StgValue><ssdm name="or_ln23_27"/></StgValue>
</operation>

<operation id="3438" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2676 %or_ln142_45 = or i1 %icmp_ln134_13, i1 %or_ln142_13

]]></Node>
<StgValue><ssdm name="or_ln142_45"/></StgValue>
</operation>

<operation id="3439" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2677 %or_ln145_70 = or i1 %or_ln142_45, i1 %icmp_ln145_13

]]></Node>
<StgValue><ssdm name="or_ln145_70"/></StgValue>
</operation>

<operation id="3440" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2678 %xor_ln145_13 = xor i1 %or_ln145_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_13"/></StgValue>
</operation>

<operation id="3441" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2679 %and_ln172_13 = and i1 %icmp_ln172_13, i1 %xor_ln145_13

]]></Node>
<StgValue><ssdm name="and_ln172_13"/></StgValue>
</operation>

<operation id="3442" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2680 %select_ln172_13 = select i1 %and_ln172_13, i16 %select_ln174_13, i16 %or_ln23_27

]]></Node>
<StgValue><ssdm name="select_ln172_13"/></StgValue>
</operation>

<operation id="3443" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2681 %or_ln172_13 = or i1 %or_ln145_70, i1 %icmp_ln172_13

]]></Node>
<StgValue><ssdm name="or_ln172_13"/></StgValue>
</operation>

<operation id="3444" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2682 %or_ln207_13 = or i1 %or_ln172_13, i1 %icmp_ln207_13

]]></Node>
<StgValue><ssdm name="or_ln207_13"/></StgValue>
</operation>

<operation id="3445" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2683 %xor_ln207_13 = xor i1 %or_ln207_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_13"/></StgValue>
</operation>

<operation id="3446" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2684 %and_ln250_13 = and i1 %icmp_ln250_13, i1 %xor_ln207_13

]]></Node>
<StgValue><ssdm name="and_ln250_13"/></StgValue>
</operation>

<operation id="3447" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2685 %select_ln250_13 = select i1 %and_ln250_13, i16 %or_ln23_26, i16 %select_ln172_13

]]></Node>
<StgValue><ssdm name="select_ln250_13"/></StgValue>
</operation>

<operation id="3448" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2686 %and_ln135_26 = and i1 %icmp_ln134_13, i1 %icmp_ln135_13

]]></Node>
<StgValue><ssdm name="and_ln135_26"/></StgValue>
</operation>

<operation id="3449" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2687 %select_ln135_13 = select i1 %and_ln135_26, i16 %select_ln138_13, i16 %select_ln250_13

]]></Node>
<StgValue><ssdm name="select_ln135_13"/></StgValue>
</operation>

<operation id="3450" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2688 %xor_ln135_13 = xor i1 %icmp_ln135_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_13"/></StgValue>
</operation>

<operation id="3451" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2689 %and_ln135_27 = and i1 %icmp_ln134_13, i1 %xor_ln135_13

]]></Node>
<StgValue><ssdm name="and_ln135_27"/></StgValue>
</operation>

<operation id="3452" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2690 %xor_ln142_13 = xor i1 %or_ln142_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_13"/></StgValue>
</operation>

<operation id="3453" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2691 %and_ln145_13 = and i1 %icmp_ln145_13, i1 %xor_ln142_13

]]></Node>
<StgValue><ssdm name="and_ln145_13"/></StgValue>
</operation>

<operation id="3454" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2692 %or_ln145_71 = or i1 %and_ln135_27, i1 %and_ln145_13

]]></Node>
<StgValue><ssdm name="or_ln145_71"/></StgValue>
</operation>

<operation id="3455" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2693 %select_ln145_13 = select i1 %or_ln145_71, i16 %a_bits_assign_13_load, i16 %select_ln135_13

]]></Node>
<StgValue><ssdm name="select_ln145_13"/></StgValue>
</operation>

<operation id="3456" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2694 %xor_ln134_13 = xor i1 %icmp_ln134_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_13"/></StgValue>
</operation>

<operation id="3457" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2695 %and_ln142_13 = and i1 %or_ln142_13, i1 %xor_ln134_13

]]></Node>
<StgValue><ssdm name="and_ln142_13"/></StgValue>
</operation>

<operation id="3458" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2696 %select_ln142_13 = select i1 %and_ln142_13, i16 %e_b_13, i16 %select_ln145_13

]]></Node>
<StgValue><ssdm name="select_ln142_13"/></StgValue>
</operation>

<operation id="3459" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2697 %xor_ln172_13 = xor i1 %or_ln172_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_13"/></StgValue>
</operation>

<operation id="3460" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2698 %and_ln207_13 = and i1 %icmp_ln207_13, i1 %xor_ln172_13

]]></Node>
<StgValue><ssdm name="and_ln207_13"/></StgValue>
</operation>

<operation id="3461" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2699 %select_ln207_13 = select i1 %and_ln207_13, i16 0, i16 %select_ln142_13

]]></Node>
<StgValue><ssdm name="select_ln207_13"/></StgValue>
</operation>

<operation id="3462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2702 %tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_14_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="3463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2704 %ea_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_14_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_14"/></StgValue>
</operation>

<operation id="3464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2706 %zext_ln129_28 = zext i7 %ma_14

]]></Node>
<StgValue><ssdm name="zext_ln129_28"/></StgValue>
</operation>

<operation id="3465" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2708 %icmp_ln134_14 = icmp_eq  i8 %ea_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_14"/></StgValue>
</operation>

<operation id="3466" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2709 %icmp_ln135_14 = icmp_eq  i7 %ma_14, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_14"/></StgValue>
</operation>

<operation id="3467" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2710 %icmp_ln142_14 = icmp_eq  i8 %eb_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_14"/></StgValue>
</operation>

<operation id="3468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2711 %trunc_ln144_13 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_14_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_13"/></StgValue>
</operation>

<operation id="3469" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2712 %or_ln144_44 = or i7 %trunc_ln144_13, i7 %ma_14

]]></Node>
<StgValue><ssdm name="or_ln144_44"/></StgValue>
</operation>

<operation id="3470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2713 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_14_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="3471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2714 %or_ln144_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_223, i7 %or_ln144_44

]]></Node>
<StgValue><ssdm name="or_ln144_13"/></StgValue>
</operation>

<operation id="3472" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2715 %icmp_ln144_14 = icmp_eq  i8 %or_ln144_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_14"/></StgValue>
</operation>

<operation id="3473" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2716 %or_ln142_14 = or i1 %icmp_ln142_14, i1 %icmp_ln144_14

]]></Node>
<StgValue><ssdm name="or_ln142_14"/></StgValue>
</operation>

<operation id="3474" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2718 %xor_ln138_14 = xor i1 %tmp_221, i1 %tmp_222

]]></Node>
<StgValue><ssdm name="xor_ln138_14"/></StgValue>
</operation>

<operation id="3475" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2719 %and_ln138_28 = and i1 %icmp_ln138_14, i1 %xor_ln138_14

]]></Node>
<StgValue><ssdm name="and_ln138_28"/></StgValue>
</operation>

<operation id="3476" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2720 %and_ln138_29 = and i1 %and_ln138_28, i1 %icmp_ln142_14

]]></Node>
<StgValue><ssdm name="and_ln138_29"/></StgValue>
</operation>

<operation id="3477" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2721 %select_ln138_14 = select i1 %and_ln138_29, i16 32641, i16 %a_bits_assign_14_load

]]></Node>
<StgValue><ssdm name="select_ln138_14"/></StgValue>
</operation>

<operation id="3478" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2727 %icmp_ln158_28 = icmp_ne  i8 %ea_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_28"/></StgValue>
</operation>

<operation id="3479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2728 %or_ln158_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_14

]]></Node>
<StgValue><ssdm name="or_ln158_27"/></StgValue>
</operation>

<operation id="3480" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2731 %select_ln158_28 = select i1 %icmp_ln158_28, i8 %or_ln158_27, i8 %zext_ln129_28

]]></Node>
<StgValue><ssdm name="select_ln158_28"/></StgValue>
</operation>

<operation id="3481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2732 %A_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_28, i8 0

]]></Node>
<StgValue><ssdm name="A_28"/></StgValue>
</operation>

<operation id="3482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2734 %B_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_29, i8 0

]]></Node>
<StgValue><ssdm name="B_28"/></StgValue>
</operation>

<operation id="3483" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2735 %icmp_ln162_14 = icmp_eq  i8 %ea_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_14"/></StgValue>
</operation>

<operation id="3484" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2736 %ea1_14 = select i1 %icmp_ln162_14, i8 1, i8 %ea_14

]]></Node>
<StgValue><ssdm name="ea1_14"/></StgValue>
</operation>

<operation id="3485" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2739 %icmp_ln166_14 = icmp_ult  i8 %ea1_14, i8 %eb1_14

]]></Node>
<StgValue><ssdm name="icmp_ln166_14"/></StgValue>
</operation>

<operation id="3486" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2740 %xor_ln166_14 = xor i1 %icmp_ln166_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_14"/></StgValue>
</operation>

<operation id="3487" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2741 %maxe_126 = select i1 %xor_ln166_14, i8 %ea_14, i8 %eb_14

]]></Node>
<StgValue><ssdm name="maxe_126"/></StgValue>
</operation>

<operation id="3488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2742 %zext_ln167_28 = zext i8 %ea1_14

]]></Node>
<StgValue><ssdm name="zext_ln167_28"/></StgValue>
</operation>

<operation id="3489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2743 %zext_ln167_29 = zext i8 %eb1_14

]]></Node>
<StgValue><ssdm name="zext_ln167_29"/></StgValue>
</operation>

<operation id="3490" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2744 %sub_ln167_28 = sub i9 %zext_ln167_28, i9 %zext_ln167_29

]]></Node>
<StgValue><ssdm name="sub_ln167_28"/></StgValue>
</operation>

<operation id="3491" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2745 %sub_ln167_29 = sub i9 %zext_ln167_29, i9 %zext_ln167_28

]]></Node>
<StgValue><ssdm name="sub_ln167_29"/></StgValue>
</operation>

<operation id="3492" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2746 %diff_14 = select i1 %xor_ln166_14, i9 %sub_ln167_28, i9 %sub_ln167_29

]]></Node>
<StgValue><ssdm name="diff_14"/></StgValue>
</operation>

<operation id="3493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2747 %sext_ln167_14 = sext i9 %diff_14

]]></Node>
<StgValue><ssdm name="sext_ln167_14"/></StgValue>
</operation>

<operation id="3494" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2748 %icmp_ln172_14 = icmp_sgt  i9 %diff_14, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_14"/></StgValue>
</operation>

<operation id="3495" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2749 %select_ln174_14 = select i1 %xor_ln166_14, i16 %a_bits_assign_14_load, i16 %e_b_14

]]></Node>
<StgValue><ssdm name="select_ln174_14"/></StgValue>
</operation>

<operation id="3496" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2750 %icmp_ln178_14 = icmp_ult  i8 %ea1_14, i8 %eb1_14

]]></Node>
<StgValue><ssdm name="icmp_ln178_14"/></StgValue>
</operation>

<operation id="3497" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2751 %maxe_127 = select i1 %icmp_ln178_14, i8 %eb_14, i8 %maxe_126

]]></Node>
<StgValue><ssdm name="maxe_127"/></StgValue>
</operation>

<operation id="3498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2752 %zext_ln178_42 = zext i8 %maxe_127

]]></Node>
<StgValue><ssdm name="zext_ln178_42"/></StgValue>
</operation>

<operation id="3499" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2753 %B_29 = select i1 %icmp_ln178_14, i16 %A_28, i16 %B_28

]]></Node>
<StgValue><ssdm name="B_29"/></StgValue>
</operation>

<operation id="3500" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2754 %A_29 = select i1 %icmp_ln178_14, i16 %B_28, i16 %A_28

]]></Node>
<StgValue><ssdm name="A_29"/></StgValue>
</operation>

<operation id="3501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2755 %zext_ln178_44 = zext i16 %A_29

]]></Node>
<StgValue><ssdm name="zext_ln178_44"/></StgValue>
</operation>

<operation id="3502" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2756 %sb_14 = select i1 %icmp_ln178_14, i1 %tmp_221, i1 %tmp_222

]]></Node>
<StgValue><ssdm name="sb_14"/></StgValue>
</operation>

<operation id="3503" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2757 %sa_14 = select i1 %icmp_ln178_14, i1 %tmp_222, i1 %tmp_221

]]></Node>
<StgValue><ssdm name="sa_14"/></StgValue>
</operation>

<operation id="3504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2758 %tmp_226 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_14, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="3505" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2759 %icmp_ln182_14 = icmp_slt  i8 %tmp_226, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_14"/></StgValue>
</operation>

<operation id="3506" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2760 %icmp_ln184_14 = icmp_eq  i9 %diff_14, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_14"/></StgValue>
</operation>

<operation id="3507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2761 %lshr_ln184_13 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_29, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_13"/></StgValue>
</operation>

<operation id="3508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2762 %zext_ln184_14 = zext i15 %lshr_ln184_13

]]></Node>
<StgValue><ssdm name="zext_ln184_14"/></StgValue>
</operation>

<operation id="3509" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2763 %B_aln_42 = select i1 %icmp_ln184_14, i16 %B_29, i16 %zext_ln184_14

]]></Node>
<StgValue><ssdm name="B_aln_42"/></StgValue>
</operation>

<operation id="3510" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2764 %shl_ln191_14 = shl i32 1, i32 %sext_ln167_14

]]></Node>
<StgValue><ssdm name="shl_ln191_14"/></StgValue>
</operation>

<operation id="3511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2765 %trunc_ln191_14 = trunc i32 %shl_ln191_14

]]></Node>
<StgValue><ssdm name="trunc_ln191_14"/></StgValue>
</operation>

<operation id="3512" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2766 %add_ln191_14 = add i16 %trunc_ln191_14, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_14"/></StgValue>
</operation>

<operation id="3513" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2767 %lost_14 = and i16 %add_ln191_14, i16 %B_29

]]></Node>
<StgValue><ssdm name="lost_14"/></StgValue>
</operation>

<operation id="3514" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2768 %sticky_28 = icmp_ne  i16 %lost_14, i16 0

]]></Node>
<StgValue><ssdm name="sticky_28"/></StgValue>
</operation>

<operation id="3515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2769 %sext_ln167_14cast = trunc i32 %sext_ln167_14

]]></Node>
<StgValue><ssdm name="sext_ln167_14cast"/></StgValue>
</operation>

<operation id="3516" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2770 %B_aln_43 = lshr i16 %B_29, i16 %sext_ln167_14cast

]]></Node>
<StgValue><ssdm name="B_aln_43"/></StgValue>
</operation>

<operation id="3517" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2771 %B_aln_44 = select i1 %icmp_ln182_14, i16 %B_aln_42, i16 %B_aln_43

]]></Node>
<StgValue><ssdm name="B_aln_44"/></StgValue>
</operation>

<operation id="3518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2772 %zext_ln181_14 = zext i16 %B_aln_44

]]></Node>
<StgValue><ssdm name="zext_ln181_14"/></StgValue>
</operation>

<operation id="3519" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2773 %xor_ln182_14 = xor i1 %icmp_ln182_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_14"/></StgValue>
</operation>

<operation id="3520" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2774 %sticky_29 = and i1 %sticky_28, i1 %xor_ln182_14

]]></Node>
<StgValue><ssdm name="sticky_29"/></StgValue>
</operation>

<operation id="3521" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2775 %xor_ln200_14 = xor i1 %sa_14, i1 %sb_14

]]></Node>
<StgValue><ssdm name="xor_ln200_14"/></StgValue>
</operation>

<operation id="3522" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2776 %M_112 = add i17 %zext_ln181_14, i17 %zext_ln178_44

]]></Node>
<StgValue><ssdm name="M_112"/></StgValue>
</operation>

<operation id="3523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2777 %zext_ln198_28 = zext i17 %M_112

]]></Node>
<StgValue><ssdm name="zext_ln198_28"/></StgValue>
</operation>

<operation id="3524" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2778 %icmp_ln203_14 = icmp_ult  i16 %A_29, i16 %B_aln_44

]]></Node>
<StgValue><ssdm name="icmp_ln203_14"/></StgValue>
</operation>

<operation id="3525" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2779 %xor_ln203_14 = xor i1 %icmp_ln203_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_14"/></StgValue>
</operation>

<operation id="3526" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2780 %M_113 = sub i17 %zext_ln178_44, i17 %zext_ln181_14

]]></Node>
<StgValue><ssdm name="M_113"/></StgValue>
</operation>

<operation id="3527" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2781 %M_114 = sub i17 %zext_ln181_14, i17 %zext_ln178_44

]]></Node>
<StgValue><ssdm name="M_114"/></StgValue>
</operation>

<operation id="3528" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2782 %M_115 = select i1 %xor_ln203_14, i17 %M_113, i17 %M_114

]]></Node>
<StgValue><ssdm name="M_115"/></StgValue>
</operation>

<operation id="3529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2783 %sext_ln203_14 = sext i17 %M_115

]]></Node>
<StgValue><ssdm name="sext_ln203_14"/></StgValue>
</operation>

<operation id="3530" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2784 %s_60 = select i1 %xor_ln203_14, i1 %sa_14, i1 %sb_14

]]></Node>
<StgValue><ssdm name="s_60"/></StgValue>
</operation>

<operation id="3531" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2785 %M_116 = select i1 %xor_ln200_14, i18 %sext_ln203_14, i18 %zext_ln198_28

]]></Node>
<StgValue><ssdm name="M_116"/></StgValue>
</operation>

<operation id="3532" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2786 %s_61 = select i1 %xor_ln200_14, i1 %s_60, i1 %sb_14

]]></Node>
<StgValue><ssdm name="s_61"/></StgValue>
</operation>

<operation id="3533" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2787 %icmp_ln207_14 = icmp_eq  i18 %M_116, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_14"/></StgValue>
</operation>

<operation id="3534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2788 %tmp_227 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_116, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="3535" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2789 %icmp_ln217_14 = icmp_ne  i2 %tmp_227, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_14"/></StgValue>
</operation>

<operation id="3536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2790 %trunc_ln217_13 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_116, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_13"/></StgValue>
</operation>

<operation id="3537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2791 %sext_ln217_14 = sext i17 %trunc_ln217_13

]]></Node>
<StgValue><ssdm name="sext_ln217_14"/></StgValue>
</operation>

<operation id="3538" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2792 %maxe_128 = add i9 %zext_ln178_42, i9 1

]]></Node>
<StgValue><ssdm name="maxe_128"/></StgValue>
</operation>

<operation id="3539" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2793 %maxe_129 = select i1 %icmp_ln217_14, i9 %maxe_128, i9 %zext_ln178_42

]]></Node>
<StgValue><ssdm name="maxe_129"/></StgValue>
</operation>

<operation id="3540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2794 %zext_ln217_14 = zext i9 %maxe_129

]]></Node>
<StgValue><ssdm name="zext_ln217_14"/></StgValue>
</operation>

<operation id="3541" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2795 %M_117 = select i1 %icmp_ln217_14, i18 %sext_ln217_14, i18 %M_116

]]></Node>
<StgValue><ssdm name="M_117"/></StgValue>
</operation>

<operation id="3542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2796 %sext_ln198_14 = sext i18 %M_117

]]></Node>
<StgValue><ssdm name="sext_ln198_14"/></StgValue>
</operation>

<operation id="3543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:2797 %zext_ln198_29 = zext i31 %sext_ln198_14

]]></Node>
<StgValue><ssdm name="zext_ln198_29"/></StgValue>
</operation>

<operation id="3544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2798 %trunc_ln198_28 = trunc i18 %M_117

]]></Node>
<StgValue><ssdm name="trunc_ln198_28"/></StgValue>
</operation>

<operation id="3545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2799 %tmp_228 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_117, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="3546" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:2800 %icmp_ln220_28 = icmp_eq  i3 %tmp_228, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_28"/></StgValue>
</operation>

<operation id="3547" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2801 %icmp_ln220_29 = icmp_eq  i9 %maxe_129, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_29"/></StgValue>
</operation>

<operation id="3548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2802 %tmp_75 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_29, i1 1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="3549" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2803 %lz_28 = add i32 %tmp_75, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_28"/></StgValue>
</operation>

<operation id="3550" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2804 %icmp_ln222_14 = icmp_sgt  i32 %lz_28, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_14"/></StgValue>
</operation>

<operation id="3551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2805 %zext_ln223_14 = zext i9 %maxe_129

]]></Node>
<StgValue><ssdm name="zext_ln223_14"/></StgValue>
</operation>

<operation id="3552" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2806 %icmp_ln223_14 = icmp_slt  i32 %lz_28, i32 %zext_ln223_14

]]></Node>
<StgValue><ssdm name="icmp_ln223_14"/></StgValue>
</operation>

<operation id="3553" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2807 %xor_ln223_14 = xor i1 %icmp_ln223_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_14"/></StgValue>
</operation>

<operation id="3554" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2808 %lz_29 = select i1 %xor_ln223_14, i32 %zext_ln223_14, i32 %lz_28

]]></Node>
<StgValue><ssdm name="lz_29"/></StgValue>
</operation>

<operation id="3555" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2809 %M_118 = shl i32 %zext_ln198_29, i32 %lz_29

]]></Node>
<StgValue><ssdm name="M_118"/></StgValue>
</operation>

<operation id="3556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2810 %trunc_ln198_29 = trunc i32 %M_118

]]></Node>
<StgValue><ssdm name="trunc_ln198_29"/></StgValue>
</operation>

<operation id="3557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2811 %trunc_ln225_14 = trunc i32 %lz_29

]]></Node>
<StgValue><ssdm name="trunc_ln225_14"/></StgValue>
</operation>

<operation id="3558" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2812 %maxe_130 = sub i16 %zext_ln217_14, i16 %trunc_ln225_14

]]></Node>
<StgValue><ssdm name="maxe_130"/></StgValue>
</operation>

<operation id="3559" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2813 %xor_ln220_14 = xor i1 %icmp_ln220_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_14"/></StgValue>
</operation>

<operation id="3560" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2814 %and_ln222_28 = and i1 %icmp_ln222_14, i1 %xor_ln220_14

]]></Node>
<StgValue><ssdm name="and_ln222_28"/></StgValue>
</operation>

<operation id="3561" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2815 %and_ln222_29 = and i1 %and_ln222_28, i1 %icmp_ln220_28

]]></Node>
<StgValue><ssdm name="and_ln222_29"/></StgValue>
</operation>

<operation id="3562" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2816 %maxe_131 = select i1 %and_ln222_29, i16 %maxe_130, i16 %zext_ln217_14

]]></Node>
<StgValue><ssdm name="maxe_131"/></StgValue>
</operation>

<operation id="3563" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2817 %and_ln220_14 = and i1 %icmp_ln220_28, i1 %icmp_ln220_29

]]></Node>
<StgValue><ssdm name="and_ln220_14"/></StgValue>
</operation>

<operation id="3564" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2818 %maxe_132 = select i1 %and_ln220_14, i16 0, i16 %maxe_131

]]></Node>
<StgValue><ssdm name="maxe_132"/></StgValue>
</operation>

<operation id="3565" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2819 %M_119 = select i1 %and_ln222_29, i16 %trunc_ln198_29, i16 %trunc_ln198_28

]]></Node>
<StgValue><ssdm name="M_119"/></StgValue>
</operation>

<operation id="3566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2820 %round_up_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_119, i32 8

]]></Node>
<StgValue><ssdm name="round_up_43"/></StgValue>
</operation>

<operation id="3567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2821 %frac_keep_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_119, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_14"/></StgValue>
</operation>

<operation id="3568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2822 %trunc_ln231_13 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_119, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_13"/></StgValue>
</operation>

<operation id="3569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2823 %zext_ln231_14 = zext i8 %frac_keep_14

]]></Node>
<StgValue><ssdm name="zext_ln231_14"/></StgValue>
</operation>

<operation id="3570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2824 %tmp_125 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_29

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="3571" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2825 %trunc_ln240_14 = trunc i16 %M_119

]]></Node>
<StgValue><ssdm name="trunc_ln240_14"/></StgValue>
</operation>

<operation id="3572" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2826 %or_ln240_58 = or i2 %trunc_ln240_14, i2 %tmp_125

]]></Node>
<StgValue><ssdm name="or_ln240_58"/></StgValue>
</operation>

<operation id="3573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2827 %tmp_230 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_119, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="3574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2828 %or_ln240_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_230, i2 %or_ln240_58

]]></Node>
<StgValue><ssdm name="or_ln240_13"/></StgValue>
</operation>

<operation id="3575" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2829 %icmp_ln240_14 = icmp_ne  i7 %or_ln240_13, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_14"/></StgValue>
</operation>

<operation id="3576" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2830 %round_up_44 = or i1 %icmp_ln240_14, i1 %round_up_43

]]></Node>
<StgValue><ssdm name="round_up_44"/></StgValue>
</operation>

<operation id="3577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2831 %tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_119, i32 7

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="3578" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2832 %round_up_45 = and i1 %round_up_44, i1 %tmp_231

]]></Node>
<StgValue><ssdm name="round_up_45"/></StgValue>
</operation>

<operation id="3579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2833 %zext_ln238_14 = zext i1 %round_up_45

]]></Node>
<StgValue><ssdm name="zext_ln238_14"/></StgValue>
</operation>

<operation id="3580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2834 %zext_ln244_28 = zext i1 %round_up_45

]]></Node>
<StgValue><ssdm name="zext_ln244_28"/></StgValue>
</operation>

<operation id="3581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2835 %zext_ln244_29 = zext i1 %round_up_45

]]></Node>
<StgValue><ssdm name="zext_ln244_29"/></StgValue>
</operation>

<operation id="3582" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2836 %rounded_14 = add i9 %zext_ln238_14, i9 %zext_ln231_14

]]></Node>
<StgValue><ssdm name="rounded_14"/></StgValue>
</operation>

<operation id="3583" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2837 %add_ln244_15 = add i8 %zext_ln244_29, i8 %frac_keep_14

]]></Node>
<StgValue><ssdm name="add_ln244_15"/></StgValue>
</operation>

<operation id="3584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2838 %tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_14, i32 8

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="3585" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2839 %maxe_133 = add i16 %maxe_132, i16 1

]]></Node>
<StgValue><ssdm name="maxe_133"/></StgValue>
</operation>

<operation id="3586" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2840 %maxe_134 = select i1 %tmp_232, i16 %maxe_133, i16 %maxe_132

]]></Node>
<StgValue><ssdm name="maxe_134"/></StgValue>
</operation>

<operation id="3587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2841 %trunc_ln247_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_15, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_13"/></StgValue>
</operation>

<operation id="3588" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2842 %add_ln247_28 = add i7 %zext_ln244_28, i7 %trunc_ln231_13

]]></Node>
<StgValue><ssdm name="add_ln247_28"/></StgValue>
</operation>

<operation id="3589" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2843 %m7_14 = select i1 %tmp_232, i7 %trunc_ln247_13, i7 %add_ln247_28

]]></Node>
<StgValue><ssdm name="m7_14"/></StgValue>
</operation>

<operation id="3590" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2844 %icmp_ln250_14 = icmp_ugt  i16 %maxe_134, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_14"/></StgValue>
</operation>

<operation id="3591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2845 %shl_ln23_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_61, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_26"/></StgValue>
</operation>

<operation id="3592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2846 %or_ln23_28 = or i16 %shl_ln23_26, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_28"/></StgValue>
</operation>

<operation id="3593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2847 %shl_ln23_27 = shl i16 %maxe_134, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_27"/></StgValue>
</operation>

<operation id="3594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2848 %tmp142 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_61, i8 0, i7 %m7_14

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="3595" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2849 %or_ln23_29 = or i16 %tmp142, i16 %shl_ln23_27

]]></Node>
<StgValue><ssdm name="or_ln23_29"/></StgValue>
</operation>

<operation id="3596" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2850 %or_ln142_46 = or i1 %icmp_ln134_14, i1 %or_ln142_14

]]></Node>
<StgValue><ssdm name="or_ln142_46"/></StgValue>
</operation>

<operation id="3597" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2851 %or_ln145_73 = or i1 %or_ln142_46, i1 %icmp_ln145_14

]]></Node>
<StgValue><ssdm name="or_ln145_73"/></StgValue>
</operation>

<operation id="3598" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2852 %xor_ln145_14 = xor i1 %or_ln145_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_14"/></StgValue>
</operation>

<operation id="3599" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2853 %and_ln172_14 = and i1 %icmp_ln172_14, i1 %xor_ln145_14

]]></Node>
<StgValue><ssdm name="and_ln172_14"/></StgValue>
</operation>

<operation id="3600" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2854 %select_ln172_14 = select i1 %and_ln172_14, i16 %select_ln174_14, i16 %or_ln23_29

]]></Node>
<StgValue><ssdm name="select_ln172_14"/></StgValue>
</operation>

<operation id="3601" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2855 %or_ln172_14 = or i1 %or_ln145_73, i1 %icmp_ln172_14

]]></Node>
<StgValue><ssdm name="or_ln172_14"/></StgValue>
</operation>

<operation id="3602" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2856 %or_ln207_14 = or i1 %or_ln172_14, i1 %icmp_ln207_14

]]></Node>
<StgValue><ssdm name="or_ln207_14"/></StgValue>
</operation>

<operation id="3603" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2857 %xor_ln207_14 = xor i1 %or_ln207_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_14"/></StgValue>
</operation>

<operation id="3604" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2858 %and_ln250_14 = and i1 %icmp_ln250_14, i1 %xor_ln207_14

]]></Node>
<StgValue><ssdm name="and_ln250_14"/></StgValue>
</operation>

<operation id="3605" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2859 %select_ln250_14 = select i1 %and_ln250_14, i16 %or_ln23_28, i16 %select_ln172_14

]]></Node>
<StgValue><ssdm name="select_ln250_14"/></StgValue>
</operation>

<operation id="3606" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2860 %and_ln135_28 = and i1 %icmp_ln134_14, i1 %icmp_ln135_14

]]></Node>
<StgValue><ssdm name="and_ln135_28"/></StgValue>
</operation>

<operation id="3607" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2861 %select_ln135_14 = select i1 %and_ln135_28, i16 %select_ln138_14, i16 %select_ln250_14

]]></Node>
<StgValue><ssdm name="select_ln135_14"/></StgValue>
</operation>

<operation id="3608" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2862 %xor_ln135_14 = xor i1 %icmp_ln135_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_14"/></StgValue>
</operation>

<operation id="3609" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2863 %and_ln135_29 = and i1 %icmp_ln134_14, i1 %xor_ln135_14

]]></Node>
<StgValue><ssdm name="and_ln135_29"/></StgValue>
</operation>

<operation id="3610" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2864 %xor_ln142_14 = xor i1 %or_ln142_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_14"/></StgValue>
</operation>

<operation id="3611" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2865 %and_ln145_14 = and i1 %icmp_ln145_14, i1 %xor_ln142_14

]]></Node>
<StgValue><ssdm name="and_ln145_14"/></StgValue>
</operation>

<operation id="3612" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2866 %or_ln145_74 = or i1 %and_ln135_29, i1 %and_ln145_14

]]></Node>
<StgValue><ssdm name="or_ln145_74"/></StgValue>
</operation>

<operation id="3613" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2867 %select_ln145_14 = select i1 %or_ln145_74, i16 %a_bits_assign_14_load, i16 %select_ln135_14

]]></Node>
<StgValue><ssdm name="select_ln145_14"/></StgValue>
</operation>

<operation id="3614" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2868 %xor_ln134_14 = xor i1 %icmp_ln134_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_14"/></StgValue>
</operation>

<operation id="3615" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2869 %and_ln142_14 = and i1 %or_ln142_14, i1 %xor_ln134_14

]]></Node>
<StgValue><ssdm name="and_ln142_14"/></StgValue>
</operation>

<operation id="3616" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2870 %select_ln142_14 = select i1 %and_ln142_14, i16 %e_b_14, i16 %select_ln145_14

]]></Node>
<StgValue><ssdm name="select_ln142_14"/></StgValue>
</operation>

<operation id="3617" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2871 %xor_ln172_14 = xor i1 %or_ln172_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_14"/></StgValue>
</operation>

<operation id="3618" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2872 %and_ln207_14 = and i1 %icmp_ln207_14, i1 %xor_ln172_14

]]></Node>
<StgValue><ssdm name="and_ln207_14"/></StgValue>
</operation>

<operation id="3619" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2873 %select_ln207_14 = select i1 %and_ln207_14, i16 0, i16 %select_ln142_14

]]></Node>
<StgValue><ssdm name="select_ln207_14"/></StgValue>
</operation>

<operation id="3620" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2876 %tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_15_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3621" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2878 %ea_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_15_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_15"/></StgValue>
</operation>

<operation id="3622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2880 %zext_ln129_30 = zext i7 %ma_15

]]></Node>
<StgValue><ssdm name="zext_ln129_30"/></StgValue>
</operation>

<operation id="3623" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2882 %icmp_ln134_15 = icmp_eq  i8 %ea_15, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_15"/></StgValue>
</operation>

<operation id="3624" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2883 %icmp_ln135_15 = icmp_eq  i7 %ma_15, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_15"/></StgValue>
</operation>

<operation id="3625" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2884 %icmp_ln142_15 = icmp_eq  i8 %eb_15, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_15"/></StgValue>
</operation>

<operation id="3626" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2885 %trunc_ln144_14 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_15_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_14"/></StgValue>
</operation>

<operation id="3627" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2886 %or_ln144_45 = or i7 %trunc_ln144_14, i7 %ma_15

]]></Node>
<StgValue><ssdm name="or_ln144_45"/></StgValue>
</operation>

<operation id="3628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2887 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_15_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3629" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2888 %or_ln144_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_235, i7 %or_ln144_45

]]></Node>
<StgValue><ssdm name="or_ln144_14"/></StgValue>
</operation>

<operation id="3630" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2889 %icmp_ln144_15 = icmp_eq  i8 %or_ln144_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_15"/></StgValue>
</operation>

<operation id="3631" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2890 %or_ln142_15 = or i1 %icmp_ln142_15, i1 %icmp_ln144_15

]]></Node>
<StgValue><ssdm name="or_ln142_15"/></StgValue>
</operation>

<operation id="3632" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2892 %xor_ln138_15 = xor i1 %tmp_233, i1 %tmp_234

]]></Node>
<StgValue><ssdm name="xor_ln138_15"/></StgValue>
</operation>

<operation id="3633" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2893 %and_ln138_30 = and i1 %icmp_ln138_15, i1 %xor_ln138_15

]]></Node>
<StgValue><ssdm name="and_ln138_30"/></StgValue>
</operation>

<operation id="3634" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2894 %and_ln138_31 = and i1 %and_ln138_30, i1 %icmp_ln142_15

]]></Node>
<StgValue><ssdm name="and_ln138_31"/></StgValue>
</operation>

<operation id="3635" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2895 %select_ln138_15 = select i1 %and_ln138_31, i16 32641, i16 %a_bits_assign_15_load

]]></Node>
<StgValue><ssdm name="select_ln138_15"/></StgValue>
</operation>

<operation id="3636" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2901 %icmp_ln158_30 = icmp_ne  i8 %ea_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_30"/></StgValue>
</operation>

<operation id="3637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:2902 %or_ln158_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_15

]]></Node>
<StgValue><ssdm name="or_ln158_29"/></StgValue>
</operation>

<operation id="3638" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2905 %select_ln158_30 = select i1 %icmp_ln158_30, i8 %or_ln158_29, i8 %zext_ln129_30

]]></Node>
<StgValue><ssdm name="select_ln158_30"/></StgValue>
</operation>

<operation id="3639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2906 %A_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_30, i8 0

]]></Node>
<StgValue><ssdm name="A_30"/></StgValue>
</operation>

<operation id="3640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2908 %B_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_31, i8 0

]]></Node>
<StgValue><ssdm name="B_30"/></StgValue>
</operation>

<operation id="3641" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2909 %icmp_ln162_15 = icmp_eq  i8 %ea_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_15"/></StgValue>
</operation>

<operation id="3642" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2910 %ea1_15 = select i1 %icmp_ln162_15, i8 1, i8 %ea_15

]]></Node>
<StgValue><ssdm name="ea1_15"/></StgValue>
</operation>

<operation id="3643" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2913 %icmp_ln166_15 = icmp_ult  i8 %ea1_15, i8 %eb1_15

]]></Node>
<StgValue><ssdm name="icmp_ln166_15"/></StgValue>
</operation>

<operation id="3644" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2914 %xor_ln166_15 = xor i1 %icmp_ln166_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_15"/></StgValue>
</operation>

<operation id="3645" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2915 %maxe_135 = select i1 %xor_ln166_15, i8 %ea_15, i8 %eb_15

]]></Node>
<StgValue><ssdm name="maxe_135"/></StgValue>
</operation>

<operation id="3646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2916 %zext_ln167_30 = zext i8 %ea1_15

]]></Node>
<StgValue><ssdm name="zext_ln167_30"/></StgValue>
</operation>

<operation id="3647" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2917 %zext_ln167_31 = zext i8 %eb1_15

]]></Node>
<StgValue><ssdm name="zext_ln167_31"/></StgValue>
</operation>

<operation id="3648" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2918 %sub_ln167_30 = sub i9 %zext_ln167_30, i9 %zext_ln167_31

]]></Node>
<StgValue><ssdm name="sub_ln167_30"/></StgValue>
</operation>

<operation id="3649" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2919 %sub_ln167_31 = sub i9 %zext_ln167_31, i9 %zext_ln167_30

]]></Node>
<StgValue><ssdm name="sub_ln167_31"/></StgValue>
</operation>

<operation id="3650" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2920 %diff_15 = select i1 %xor_ln166_15, i9 %sub_ln167_30, i9 %sub_ln167_31

]]></Node>
<StgValue><ssdm name="diff_15"/></StgValue>
</operation>

<operation id="3651" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2921 %sext_ln167_15 = sext i9 %diff_15

]]></Node>
<StgValue><ssdm name="sext_ln167_15"/></StgValue>
</operation>

<operation id="3652" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2922 %icmp_ln172_15 = icmp_sgt  i9 %diff_15, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_15"/></StgValue>
</operation>

<operation id="3653" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2923 %select_ln174_15 = select i1 %xor_ln166_15, i16 %a_bits_assign_15_load, i16 %e_b_15

]]></Node>
<StgValue><ssdm name="select_ln174_15"/></StgValue>
</operation>

<operation id="3654" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2924 %icmp_ln178_15 = icmp_ult  i8 %ea1_15, i8 %eb1_15

]]></Node>
<StgValue><ssdm name="icmp_ln178_15"/></StgValue>
</operation>

<operation id="3655" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2925 %maxe_136 = select i1 %icmp_ln178_15, i8 %eb_15, i8 %maxe_135

]]></Node>
<StgValue><ssdm name="maxe_136"/></StgValue>
</operation>

<operation id="3656" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2926 %zext_ln178_45 = zext i8 %maxe_136

]]></Node>
<StgValue><ssdm name="zext_ln178_45"/></StgValue>
</operation>

<operation id="3657" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2927 %B_31 = select i1 %icmp_ln178_15, i16 %A_30, i16 %B_30

]]></Node>
<StgValue><ssdm name="B_31"/></StgValue>
</operation>

<operation id="3658" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2928 %A_31 = select i1 %icmp_ln178_15, i16 %B_30, i16 %A_30

]]></Node>
<StgValue><ssdm name="A_31"/></StgValue>
</operation>

<operation id="3659" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2929 %zext_ln178_47 = zext i16 %A_31

]]></Node>
<StgValue><ssdm name="zext_ln178_47"/></StgValue>
</operation>

<operation id="3660" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2930 %sb_15 = select i1 %icmp_ln178_15, i1 %tmp_233, i1 %tmp_234

]]></Node>
<StgValue><ssdm name="sb_15"/></StgValue>
</operation>

<operation id="3661" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2931 %sa_15 = select i1 %icmp_ln178_15, i1 %tmp_234, i1 %tmp_233

]]></Node>
<StgValue><ssdm name="sa_15"/></StgValue>
</operation>

<operation id="3662" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2932 %tmp_237 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_15, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3663" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2933 %icmp_ln182_15 = icmp_slt  i8 %tmp_237, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_15"/></StgValue>
</operation>

<operation id="3664" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2934 %icmp_ln184_15 = icmp_eq  i9 %diff_15, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_15"/></StgValue>
</operation>

<operation id="3665" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2935 %lshr_ln184_14 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_31, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_14"/></StgValue>
</operation>

<operation id="3666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:2936 %zext_ln184_15 = zext i15 %lshr_ln184_14

]]></Node>
<StgValue><ssdm name="zext_ln184_15"/></StgValue>
</operation>

<operation id="3667" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2937 %B_aln_45 = select i1 %icmp_ln184_15, i16 %B_31, i16 %zext_ln184_15

]]></Node>
<StgValue><ssdm name="B_aln_45"/></StgValue>
</operation>

<operation id="3668" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2938 %shl_ln191_15 = shl i32 1, i32 %sext_ln167_15

]]></Node>
<StgValue><ssdm name="shl_ln191_15"/></StgValue>
</operation>

<operation id="3669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2939 %trunc_ln191_15 = trunc i32 %shl_ln191_15

]]></Node>
<StgValue><ssdm name="trunc_ln191_15"/></StgValue>
</operation>

<operation id="3670" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2940 %add_ln191_15 = add i16 %trunc_ln191_15, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_15"/></StgValue>
</operation>

<operation id="3671" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2941 %lost_15 = and i16 %add_ln191_15, i16 %B_31

]]></Node>
<StgValue><ssdm name="lost_15"/></StgValue>
</operation>

<operation id="3672" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2942 %sticky_30 = icmp_ne  i16 %lost_15, i16 0

]]></Node>
<StgValue><ssdm name="sticky_30"/></StgValue>
</operation>

<operation id="3673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2943 %sext_ln167_15cast = trunc i32 %sext_ln167_15

]]></Node>
<StgValue><ssdm name="sext_ln167_15cast"/></StgValue>
</operation>

<operation id="3674" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2944 %B_aln_46 = lshr i16 %B_31, i16 %sext_ln167_15cast

]]></Node>
<StgValue><ssdm name="B_aln_46"/></StgValue>
</operation>

<operation id="3675" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2945 %B_aln_47 = select i1 %icmp_ln182_15, i16 %B_aln_45, i16 %B_aln_46

]]></Node>
<StgValue><ssdm name="B_aln_47"/></StgValue>
</operation>

<operation id="3676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2946 %zext_ln181_15 = zext i16 %B_aln_47

]]></Node>
<StgValue><ssdm name="zext_ln181_15"/></StgValue>
</operation>

<operation id="3677" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2947 %xor_ln182_15 = xor i1 %icmp_ln182_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_15"/></StgValue>
</operation>

<operation id="3678" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2948 %sticky_31 = and i1 %sticky_30, i1 %xor_ln182_15

]]></Node>
<StgValue><ssdm name="sticky_31"/></StgValue>
</operation>

<operation id="3679" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2949 %xor_ln200_15 = xor i1 %sa_15, i1 %sb_15

]]></Node>
<StgValue><ssdm name="xor_ln200_15"/></StgValue>
</operation>

<operation id="3680" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2950 %M_120 = add i17 %zext_ln181_15, i17 %zext_ln178_47

]]></Node>
<StgValue><ssdm name="M_120"/></StgValue>
</operation>

<operation id="3681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2951 %zext_ln198_30 = zext i17 %M_120

]]></Node>
<StgValue><ssdm name="zext_ln198_30"/></StgValue>
</operation>

<operation id="3682" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2952 %icmp_ln203_15 = icmp_ult  i16 %A_31, i16 %B_aln_47

]]></Node>
<StgValue><ssdm name="icmp_ln203_15"/></StgValue>
</operation>

<operation id="3683" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2953 %xor_ln203_15 = xor i1 %icmp_ln203_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_15"/></StgValue>
</operation>

<operation id="3684" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2954 %M_121 = sub i17 %zext_ln178_47, i17 %zext_ln181_15

]]></Node>
<StgValue><ssdm name="M_121"/></StgValue>
</operation>

<operation id="3685" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2955 %M_122 = sub i17 %zext_ln181_15, i17 %zext_ln178_47

]]></Node>
<StgValue><ssdm name="M_122"/></StgValue>
</operation>

<operation id="3686" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2956 %M_123 = select i1 %xor_ln203_15, i17 %M_121, i17 %M_122

]]></Node>
<StgValue><ssdm name="M_123"/></StgValue>
</operation>

<operation id="3687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2957 %sext_ln203_15 = sext i17 %M_123

]]></Node>
<StgValue><ssdm name="sext_ln203_15"/></StgValue>
</operation>

<operation id="3688" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2958 %s_64 = select i1 %xor_ln203_15, i1 %sa_15, i1 %sb_15

]]></Node>
<StgValue><ssdm name="s_64"/></StgValue>
</operation>

<operation id="3689" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2959 %M_124 = select i1 %xor_ln200_15, i18 %sext_ln203_15, i18 %zext_ln198_30

]]></Node>
<StgValue><ssdm name="M_124"/></StgValue>
</operation>

<operation id="3690" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2960 %s_65 = select i1 %xor_ln200_15, i1 %s_64, i1 %sb_15

]]></Node>
<StgValue><ssdm name="s_65"/></StgValue>
</operation>

<operation id="3691" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2961 %icmp_ln207_15 = icmp_eq  i18 %M_124, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_15"/></StgValue>
</operation>

<operation id="3692" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2962 %tmp_238 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_124, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3693" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:2963 %icmp_ln217_15 = icmp_ne  i2 %tmp_238, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_15"/></StgValue>
</operation>

<operation id="3694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2964 %trunc_ln217_14 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_124, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_14"/></StgValue>
</operation>

<operation id="3695" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:2965 %sext_ln217_15 = sext i17 %trunc_ln217_14

]]></Node>
<StgValue><ssdm name="sext_ln217_15"/></StgValue>
</operation>

<operation id="3696" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2966 %maxe_137 = add i9 %zext_ln178_45, i9 1

]]></Node>
<StgValue><ssdm name="maxe_137"/></StgValue>
</operation>

<operation id="3697" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2967 %maxe_138 = select i1 %icmp_ln217_15, i9 %maxe_137, i9 %zext_ln178_45

]]></Node>
<StgValue><ssdm name="maxe_138"/></StgValue>
</operation>

<operation id="3698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2968 %zext_ln217_15 = zext i9 %maxe_138

]]></Node>
<StgValue><ssdm name="zext_ln217_15"/></StgValue>
</operation>

<operation id="3699" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2969 %M_125 = select i1 %icmp_ln217_15, i18 %sext_ln217_15, i18 %M_124

]]></Node>
<StgValue><ssdm name="M_125"/></StgValue>
</operation>

<operation id="3700" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2970 %sext_ln198_15 = sext i18 %M_125

]]></Node>
<StgValue><ssdm name="sext_ln198_15"/></StgValue>
</operation>

<operation id="3701" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:2971 %zext_ln198_31 = zext i31 %sext_ln198_15

]]></Node>
<StgValue><ssdm name="zext_ln198_31"/></StgValue>
</operation>

<operation id="3702" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:2972 %trunc_ln198_30 = trunc i18 %M_125

]]></Node>
<StgValue><ssdm name="trunc_ln198_30"/></StgValue>
</operation>

<operation id="3703" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2973 %tmp_239 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_125, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3704" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:2974 %icmp_ln220_30 = icmp_eq  i3 %tmp_239, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_30"/></StgValue>
</operation>

<operation id="3705" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2975 %icmp_ln220_31 = icmp_eq  i9 %maxe_138, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_31"/></StgValue>
</operation>

<operation id="3706" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2976 %tmp_76 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_31, i1 1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3707" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2977 %lz_30 = add i32 %tmp_76, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_30"/></StgValue>
</operation>

<operation id="3708" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2978 %icmp_ln222_15 = icmp_sgt  i32 %lz_30, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_15"/></StgValue>
</operation>

<operation id="3709" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:2979 %zext_ln223_15 = zext i9 %maxe_138

]]></Node>
<StgValue><ssdm name="zext_ln223_15"/></StgValue>
</operation>

<operation id="3710" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2980 %icmp_ln223_15 = icmp_slt  i32 %lz_30, i32 %zext_ln223_15

]]></Node>
<StgValue><ssdm name="icmp_ln223_15"/></StgValue>
</operation>

<operation id="3711" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2981 %xor_ln223_15 = xor i1 %icmp_ln223_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_15"/></StgValue>
</operation>

<operation id="3712" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2982 %lz_31 = select i1 %xor_ln223_15, i32 %zext_ln223_15, i32 %lz_30

]]></Node>
<StgValue><ssdm name="lz_31"/></StgValue>
</operation>

<operation id="3713" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2983 %M_126 = shl i32 %zext_ln198_31, i32 %lz_31

]]></Node>
<StgValue><ssdm name="M_126"/></StgValue>
</operation>

<operation id="3714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2984 %trunc_ln198_31 = trunc i32 %M_126

]]></Node>
<StgValue><ssdm name="trunc_ln198_31"/></StgValue>
</operation>

<operation id="3715" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2985 %trunc_ln225_15 = trunc i32 %lz_31

]]></Node>
<StgValue><ssdm name="trunc_ln225_15"/></StgValue>
</operation>

<operation id="3716" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2986 %maxe_139 = sub i16 %zext_ln217_15, i16 %trunc_ln225_15

]]></Node>
<StgValue><ssdm name="maxe_139"/></StgValue>
</operation>

<operation id="3717" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2987 %xor_ln220_15 = xor i1 %icmp_ln220_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_15"/></StgValue>
</operation>

<operation id="3718" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2988 %and_ln222_30 = and i1 %icmp_ln222_15, i1 %xor_ln220_15

]]></Node>
<StgValue><ssdm name="and_ln222_30"/></StgValue>
</operation>

<operation id="3719" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2989 %and_ln222_31 = and i1 %and_ln222_30, i1 %icmp_ln220_30

]]></Node>
<StgValue><ssdm name="and_ln222_31"/></StgValue>
</operation>

<operation id="3720" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2990 %maxe_140 = select i1 %and_ln222_31, i16 %maxe_139, i16 %zext_ln217_15

]]></Node>
<StgValue><ssdm name="maxe_140"/></StgValue>
</operation>

<operation id="3721" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2991 %and_ln220_15 = and i1 %icmp_ln220_30, i1 %icmp_ln220_31

]]></Node>
<StgValue><ssdm name="and_ln220_15"/></StgValue>
</operation>

<operation id="3722" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2992 %maxe_141 = select i1 %and_ln220_15, i16 0, i16 %maxe_140

]]></Node>
<StgValue><ssdm name="maxe_141"/></StgValue>
</operation>

<operation id="3723" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2993 %M_127 = select i1 %and_ln222_31, i16 %trunc_ln198_31, i16 %trunc_ln198_30

]]></Node>
<StgValue><ssdm name="M_127"/></StgValue>
</operation>

<operation id="3724" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2994 %round_up_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_127, i32 8

]]></Node>
<StgValue><ssdm name="round_up_46"/></StgValue>
</operation>

<operation id="3725" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2995 %frac_keep_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_127, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_15"/></StgValue>
</operation>

<operation id="3726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:2996 %trunc_ln231_14 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_127, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_14"/></StgValue>
</operation>

<operation id="3727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:2997 %zext_ln231_15 = zext i8 %frac_keep_15

]]></Node>
<StgValue><ssdm name="zext_ln231_15"/></StgValue>
</operation>

<operation id="3728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:2998 %tmp_130 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_31

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="3729" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:2999 %trunc_ln240_15 = trunc i16 %M_127

]]></Node>
<StgValue><ssdm name="trunc_ln240_15"/></StgValue>
</operation>

<operation id="3730" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3000 %or_ln240_60 = or i2 %trunc_ln240_15, i2 %tmp_130

]]></Node>
<StgValue><ssdm name="or_ln240_60"/></StgValue>
</operation>

<operation id="3731" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3001 %tmp_241 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_127, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3002 %or_ln240_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_241, i2 %or_ln240_60

]]></Node>
<StgValue><ssdm name="or_ln240_14"/></StgValue>
</operation>

<operation id="3733" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3003 %icmp_ln240_15 = icmp_ne  i7 %or_ln240_14, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_15"/></StgValue>
</operation>

<operation id="3734" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3004 %round_up_47 = or i1 %icmp_ln240_15, i1 %round_up_46

]]></Node>
<StgValue><ssdm name="round_up_47"/></StgValue>
</operation>

<operation id="3735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3005 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_127, i32 7

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3736" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3006 %round_up_48 = and i1 %round_up_47, i1 %tmp_242

]]></Node>
<StgValue><ssdm name="round_up_48"/></StgValue>
</operation>

<operation id="3737" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3007 %zext_ln238_15 = zext i1 %round_up_48

]]></Node>
<StgValue><ssdm name="zext_ln238_15"/></StgValue>
</operation>

<operation id="3738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3008 %zext_ln244_30 = zext i1 %round_up_48

]]></Node>
<StgValue><ssdm name="zext_ln244_30"/></StgValue>
</operation>

<operation id="3739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3009 %zext_ln244_31 = zext i1 %round_up_48

]]></Node>
<StgValue><ssdm name="zext_ln244_31"/></StgValue>
</operation>

<operation id="3740" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3010 %rounded_15 = add i9 %zext_ln238_15, i9 %zext_ln231_15

]]></Node>
<StgValue><ssdm name="rounded_15"/></StgValue>
</operation>

<operation id="3741" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3011 %add_ln244_16 = add i8 %zext_ln244_31, i8 %frac_keep_15

]]></Node>
<StgValue><ssdm name="add_ln244_16"/></StgValue>
</operation>

<operation id="3742" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3012 %tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_15, i32 8

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3743" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3013 %maxe_142 = add i16 %maxe_141, i16 1

]]></Node>
<StgValue><ssdm name="maxe_142"/></StgValue>
</operation>

<operation id="3744" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3014 %maxe_143 = select i1 %tmp_243, i16 %maxe_142, i16 %maxe_141

]]></Node>
<StgValue><ssdm name="maxe_143"/></StgValue>
</operation>

<operation id="3745" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3015 %trunc_ln247_14 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_16, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_14"/></StgValue>
</operation>

<operation id="3746" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3016 %add_ln247_30 = add i7 %zext_ln244_30, i7 %trunc_ln231_14

]]></Node>
<StgValue><ssdm name="add_ln247_30"/></StgValue>
</operation>

<operation id="3747" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3017 %m7_15 = select i1 %tmp_243, i7 %trunc_ln247_14, i7 %add_ln247_30

]]></Node>
<StgValue><ssdm name="m7_15"/></StgValue>
</operation>

<operation id="3748" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3018 %icmp_ln250_15 = icmp_ugt  i16 %maxe_143, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_15"/></StgValue>
</operation>

<operation id="3749" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3019 %shl_ln23_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_65, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_28"/></StgValue>
</operation>

<operation id="3750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3020 %or_ln23_30 = or i16 %shl_ln23_28, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_30"/></StgValue>
</operation>

<operation id="3751" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3021 %shl_ln23_29 = shl i16 %maxe_143, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_29"/></StgValue>
</operation>

<operation id="3752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3022 %tmp147 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_65, i8 0, i7 %m7_15

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="3753" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3023 %or_ln23_31 = or i16 %tmp147, i16 %shl_ln23_29

]]></Node>
<StgValue><ssdm name="or_ln23_31"/></StgValue>
</operation>

<operation id="3754" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3024 %or_ln142_47 = or i1 %icmp_ln134_15, i1 %or_ln142_15

]]></Node>
<StgValue><ssdm name="or_ln142_47"/></StgValue>
</operation>

<operation id="3755" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3025 %or_ln145_76 = or i1 %or_ln142_47, i1 %icmp_ln145_15

]]></Node>
<StgValue><ssdm name="or_ln145_76"/></StgValue>
</operation>

<operation id="3756" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3026 %xor_ln145_15 = xor i1 %or_ln145_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_15"/></StgValue>
</operation>

<operation id="3757" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3027 %and_ln172_15 = and i1 %icmp_ln172_15, i1 %xor_ln145_15

]]></Node>
<StgValue><ssdm name="and_ln172_15"/></StgValue>
</operation>

<operation id="3758" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3028 %select_ln172_15 = select i1 %and_ln172_15, i16 %select_ln174_15, i16 %or_ln23_31

]]></Node>
<StgValue><ssdm name="select_ln172_15"/></StgValue>
</operation>

<operation id="3759" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3029 %or_ln172_15 = or i1 %or_ln145_76, i1 %icmp_ln172_15

]]></Node>
<StgValue><ssdm name="or_ln172_15"/></StgValue>
</operation>

<operation id="3760" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3030 %or_ln207_15 = or i1 %or_ln172_15, i1 %icmp_ln207_15

]]></Node>
<StgValue><ssdm name="or_ln207_15"/></StgValue>
</operation>

<operation id="3761" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3031 %xor_ln207_15 = xor i1 %or_ln207_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_15"/></StgValue>
</operation>

<operation id="3762" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3032 %and_ln250_15 = and i1 %icmp_ln250_15, i1 %xor_ln207_15

]]></Node>
<StgValue><ssdm name="and_ln250_15"/></StgValue>
</operation>

<operation id="3763" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3033 %select_ln250_15 = select i1 %and_ln250_15, i16 %or_ln23_30, i16 %select_ln172_15

]]></Node>
<StgValue><ssdm name="select_ln250_15"/></StgValue>
</operation>

<operation id="3764" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3034 %and_ln135_30 = and i1 %icmp_ln134_15, i1 %icmp_ln135_15

]]></Node>
<StgValue><ssdm name="and_ln135_30"/></StgValue>
</operation>

<operation id="3765" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3035 %select_ln135_15 = select i1 %and_ln135_30, i16 %select_ln138_15, i16 %select_ln250_15

]]></Node>
<StgValue><ssdm name="select_ln135_15"/></StgValue>
</operation>

<operation id="3766" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3036 %xor_ln135_15 = xor i1 %icmp_ln135_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_15"/></StgValue>
</operation>

<operation id="3767" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3037 %and_ln135_31 = and i1 %icmp_ln134_15, i1 %xor_ln135_15

]]></Node>
<StgValue><ssdm name="and_ln135_31"/></StgValue>
</operation>

<operation id="3768" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3038 %xor_ln142_15 = xor i1 %or_ln142_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_15"/></StgValue>
</operation>

<operation id="3769" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3039 %and_ln145_15 = and i1 %icmp_ln145_15, i1 %xor_ln142_15

]]></Node>
<StgValue><ssdm name="and_ln145_15"/></StgValue>
</operation>

<operation id="3770" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3040 %or_ln145_77 = or i1 %and_ln135_31, i1 %and_ln145_15

]]></Node>
<StgValue><ssdm name="or_ln145_77"/></StgValue>
</operation>

<operation id="3771" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3041 %select_ln145_15 = select i1 %or_ln145_77, i16 %a_bits_assign_15_load, i16 %select_ln135_15

]]></Node>
<StgValue><ssdm name="select_ln145_15"/></StgValue>
</operation>

<operation id="3772" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3042 %xor_ln134_15 = xor i1 %icmp_ln134_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_15"/></StgValue>
</operation>

<operation id="3773" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3043 %and_ln142_15 = and i1 %or_ln142_15, i1 %xor_ln134_15

]]></Node>
<StgValue><ssdm name="and_ln142_15"/></StgValue>
</operation>

<operation id="3774" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3044 %select_ln142_15 = select i1 %and_ln142_15, i16 %e_b_15, i16 %select_ln145_15

]]></Node>
<StgValue><ssdm name="select_ln142_15"/></StgValue>
</operation>

<operation id="3775" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3045 %xor_ln172_15 = xor i1 %or_ln172_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_15"/></StgValue>
</operation>

<operation id="3776" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3046 %and_ln207_15 = and i1 %icmp_ln207_15, i1 %xor_ln172_15

]]></Node>
<StgValue><ssdm name="and_ln207_15"/></StgValue>
</operation>

<operation id="3777" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3047 %select_ln207_15 = select i1 %and_ln207_15, i16 0, i16 %select_ln142_15

]]></Node>
<StgValue><ssdm name="select_ln207_15"/></StgValue>
</operation>

<operation id="3778" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3050 %tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_16_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3779" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3052 %ea_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_16_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_16"/></StgValue>
</operation>

<operation id="3780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3054 %zext_ln129_32 = zext i7 %ma_16

]]></Node>
<StgValue><ssdm name="zext_ln129_32"/></StgValue>
</operation>

<operation id="3781" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3056 %icmp_ln134_16 = icmp_eq  i8 %ea_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_16"/></StgValue>
</operation>

<operation id="3782" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3057 %icmp_ln135_16 = icmp_eq  i7 %ma_16, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_16"/></StgValue>
</operation>

<operation id="3783" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3058 %icmp_ln142_16 = icmp_eq  i8 %eb_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_16"/></StgValue>
</operation>

<operation id="3784" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3059 %trunc_ln144_15 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_16_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_15"/></StgValue>
</operation>

<operation id="3785" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3060 %or_ln144_46 = or i7 %trunc_ln144_15, i7 %ma_16

]]></Node>
<StgValue><ssdm name="or_ln144_46"/></StgValue>
</operation>

<operation id="3786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3061 %tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_16_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="3787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3062 %or_ln144_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_246, i7 %or_ln144_46

]]></Node>
<StgValue><ssdm name="or_ln144_15"/></StgValue>
</operation>

<operation id="3788" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3063 %icmp_ln144_16 = icmp_eq  i8 %or_ln144_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_16"/></StgValue>
</operation>

<operation id="3789" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3064 %or_ln142_16 = or i1 %icmp_ln142_16, i1 %icmp_ln144_16

]]></Node>
<StgValue><ssdm name="or_ln142_16"/></StgValue>
</operation>

<operation id="3790" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3066 %xor_ln138_16 = xor i1 %tmp_244, i1 %tmp_245

]]></Node>
<StgValue><ssdm name="xor_ln138_16"/></StgValue>
</operation>

<operation id="3791" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3067 %and_ln138_32 = and i1 %icmp_ln138_16, i1 %xor_ln138_16

]]></Node>
<StgValue><ssdm name="and_ln138_32"/></StgValue>
</operation>

<operation id="3792" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3068 %and_ln138_33 = and i1 %and_ln138_32, i1 %icmp_ln142_16

]]></Node>
<StgValue><ssdm name="and_ln138_33"/></StgValue>
</operation>

<operation id="3793" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3069 %select_ln138_16 = select i1 %and_ln138_33, i16 32641, i16 %a_bits_assign_16_load

]]></Node>
<StgValue><ssdm name="select_ln138_16"/></StgValue>
</operation>

<operation id="3794" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3075 %icmp_ln158_32 = icmp_ne  i8 %ea_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_32"/></StgValue>
</operation>

<operation id="3795" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3076 %or_ln158_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_16

]]></Node>
<StgValue><ssdm name="or_ln158_31"/></StgValue>
</operation>

<operation id="3796" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3079 %select_ln158_32 = select i1 %icmp_ln158_32, i8 %or_ln158_31, i8 %zext_ln129_32

]]></Node>
<StgValue><ssdm name="select_ln158_32"/></StgValue>
</operation>

<operation id="3797" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3080 %A_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_32, i8 0

]]></Node>
<StgValue><ssdm name="A_32"/></StgValue>
</operation>

<operation id="3798" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3082 %B_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_33, i8 0

]]></Node>
<StgValue><ssdm name="B_32"/></StgValue>
</operation>

<operation id="3799" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3083 %icmp_ln162_16 = icmp_eq  i8 %ea_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_16"/></StgValue>
</operation>

<operation id="3800" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3084 %ea1_16 = select i1 %icmp_ln162_16, i8 1, i8 %ea_16

]]></Node>
<StgValue><ssdm name="ea1_16"/></StgValue>
</operation>

<operation id="3801" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3087 %icmp_ln166_16 = icmp_ult  i8 %ea1_16, i8 %eb1_16

]]></Node>
<StgValue><ssdm name="icmp_ln166_16"/></StgValue>
</operation>

<operation id="3802" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3088 %xor_ln166_16 = xor i1 %icmp_ln166_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_16"/></StgValue>
</operation>

<operation id="3803" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3089 %maxe_144 = select i1 %xor_ln166_16, i8 %ea_16, i8 %eb_16

]]></Node>
<StgValue><ssdm name="maxe_144"/></StgValue>
</operation>

<operation id="3804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3090 %zext_ln167_32 = zext i8 %ea1_16

]]></Node>
<StgValue><ssdm name="zext_ln167_32"/></StgValue>
</operation>

<operation id="3805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3091 %zext_ln167_33 = zext i8 %eb1_16

]]></Node>
<StgValue><ssdm name="zext_ln167_33"/></StgValue>
</operation>

<operation id="3806" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3092 %sub_ln167_32 = sub i9 %zext_ln167_32, i9 %zext_ln167_33

]]></Node>
<StgValue><ssdm name="sub_ln167_32"/></StgValue>
</operation>

<operation id="3807" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3093 %sub_ln167_33 = sub i9 %zext_ln167_33, i9 %zext_ln167_32

]]></Node>
<StgValue><ssdm name="sub_ln167_33"/></StgValue>
</operation>

<operation id="3808" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3094 %diff_16 = select i1 %xor_ln166_16, i9 %sub_ln167_32, i9 %sub_ln167_33

]]></Node>
<StgValue><ssdm name="diff_16"/></StgValue>
</operation>

<operation id="3809" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3095 %sext_ln167_16 = sext i9 %diff_16

]]></Node>
<StgValue><ssdm name="sext_ln167_16"/></StgValue>
</operation>

<operation id="3810" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3096 %icmp_ln172_16 = icmp_sgt  i9 %diff_16, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_16"/></StgValue>
</operation>

<operation id="3811" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3097 %select_ln174_16 = select i1 %xor_ln166_16, i16 %a_bits_assign_16_load, i16 %e_b_16

]]></Node>
<StgValue><ssdm name="select_ln174_16"/></StgValue>
</operation>

<operation id="3812" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3098 %icmp_ln178_16 = icmp_ult  i8 %ea1_16, i8 %eb1_16

]]></Node>
<StgValue><ssdm name="icmp_ln178_16"/></StgValue>
</operation>

<operation id="3813" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3099 %maxe_145 = select i1 %icmp_ln178_16, i8 %eb_16, i8 %maxe_144

]]></Node>
<StgValue><ssdm name="maxe_145"/></StgValue>
</operation>

<operation id="3814" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3100 %zext_ln178_48 = zext i8 %maxe_145

]]></Node>
<StgValue><ssdm name="zext_ln178_48"/></StgValue>
</operation>

<operation id="3815" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3101 %B_33 = select i1 %icmp_ln178_16, i16 %A_32, i16 %B_32

]]></Node>
<StgValue><ssdm name="B_33"/></StgValue>
</operation>

<operation id="3816" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3102 %A_33 = select i1 %icmp_ln178_16, i16 %B_32, i16 %A_32

]]></Node>
<StgValue><ssdm name="A_33"/></StgValue>
</operation>

<operation id="3817" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3103 %zext_ln178_50 = zext i16 %A_33

]]></Node>
<StgValue><ssdm name="zext_ln178_50"/></StgValue>
</operation>

<operation id="3818" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3104 %sb_16 = select i1 %icmp_ln178_16, i1 %tmp_244, i1 %tmp_245

]]></Node>
<StgValue><ssdm name="sb_16"/></StgValue>
</operation>

<operation id="3819" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3105 %sa_16 = select i1 %icmp_ln178_16, i1 %tmp_245, i1 %tmp_244

]]></Node>
<StgValue><ssdm name="sa_16"/></StgValue>
</operation>

<operation id="3820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3106 %tmp_248 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_16, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3821" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3107 %icmp_ln182_16 = icmp_slt  i8 %tmp_248, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_16"/></StgValue>
</operation>

<operation id="3822" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3108 %icmp_ln184_16 = icmp_eq  i9 %diff_16, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_16"/></StgValue>
</operation>

<operation id="3823" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3109 %lshr_ln184_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_33, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_15"/></StgValue>
</operation>

<operation id="3824" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3110 %zext_ln184_16 = zext i15 %lshr_ln184_15

]]></Node>
<StgValue><ssdm name="zext_ln184_16"/></StgValue>
</operation>

<operation id="3825" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3111 %B_aln_48 = select i1 %icmp_ln184_16, i16 %B_33, i16 %zext_ln184_16

]]></Node>
<StgValue><ssdm name="B_aln_48"/></StgValue>
</operation>

<operation id="3826" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3112 %shl_ln191_16 = shl i32 1, i32 %sext_ln167_16

]]></Node>
<StgValue><ssdm name="shl_ln191_16"/></StgValue>
</operation>

<operation id="3827" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3113 %trunc_ln191_16 = trunc i32 %shl_ln191_16

]]></Node>
<StgValue><ssdm name="trunc_ln191_16"/></StgValue>
</operation>

<operation id="3828" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3114 %add_ln191_16 = add i16 %trunc_ln191_16, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_16"/></StgValue>
</operation>

<operation id="3829" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3115 %lost_16 = and i16 %add_ln191_16, i16 %B_33

]]></Node>
<StgValue><ssdm name="lost_16"/></StgValue>
</operation>

<operation id="3830" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3116 %sticky_32 = icmp_ne  i16 %lost_16, i16 0

]]></Node>
<StgValue><ssdm name="sticky_32"/></StgValue>
</operation>

<operation id="3831" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3117 %sext_ln167_16cast = trunc i32 %sext_ln167_16

]]></Node>
<StgValue><ssdm name="sext_ln167_16cast"/></StgValue>
</operation>

<operation id="3832" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3118 %B_aln_49 = lshr i16 %B_33, i16 %sext_ln167_16cast

]]></Node>
<StgValue><ssdm name="B_aln_49"/></StgValue>
</operation>

<operation id="3833" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3119 %B_aln_50 = select i1 %icmp_ln182_16, i16 %B_aln_48, i16 %B_aln_49

]]></Node>
<StgValue><ssdm name="B_aln_50"/></StgValue>
</operation>

<operation id="3834" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3120 %zext_ln181_16 = zext i16 %B_aln_50

]]></Node>
<StgValue><ssdm name="zext_ln181_16"/></StgValue>
</operation>

<operation id="3835" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3121 %xor_ln182_16 = xor i1 %icmp_ln182_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_16"/></StgValue>
</operation>

<operation id="3836" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3122 %sticky_33 = and i1 %sticky_32, i1 %xor_ln182_16

]]></Node>
<StgValue><ssdm name="sticky_33"/></StgValue>
</operation>

<operation id="3837" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3123 %xor_ln200_16 = xor i1 %sa_16, i1 %sb_16

]]></Node>
<StgValue><ssdm name="xor_ln200_16"/></StgValue>
</operation>

<operation id="3838" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3124 %M_128 = add i17 %zext_ln181_16, i17 %zext_ln178_50

]]></Node>
<StgValue><ssdm name="M_128"/></StgValue>
</operation>

<operation id="3839" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3125 %zext_ln198_32 = zext i17 %M_128

]]></Node>
<StgValue><ssdm name="zext_ln198_32"/></StgValue>
</operation>

<operation id="3840" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3126 %icmp_ln203_16 = icmp_ult  i16 %A_33, i16 %B_aln_50

]]></Node>
<StgValue><ssdm name="icmp_ln203_16"/></StgValue>
</operation>

<operation id="3841" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3127 %xor_ln203_16 = xor i1 %icmp_ln203_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_16"/></StgValue>
</operation>

<operation id="3842" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3128 %M_129 = sub i17 %zext_ln178_50, i17 %zext_ln181_16

]]></Node>
<StgValue><ssdm name="M_129"/></StgValue>
</operation>

<operation id="3843" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3129 %M_130 = sub i17 %zext_ln181_16, i17 %zext_ln178_50

]]></Node>
<StgValue><ssdm name="M_130"/></StgValue>
</operation>

<operation id="3844" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3130 %M_131 = select i1 %xor_ln203_16, i17 %M_129, i17 %M_130

]]></Node>
<StgValue><ssdm name="M_131"/></StgValue>
</operation>

<operation id="3845" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3131 %sext_ln203_16 = sext i17 %M_131

]]></Node>
<StgValue><ssdm name="sext_ln203_16"/></StgValue>
</operation>

<operation id="3846" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3132 %s_68 = select i1 %xor_ln203_16, i1 %sa_16, i1 %sb_16

]]></Node>
<StgValue><ssdm name="s_68"/></StgValue>
</operation>

<operation id="3847" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3133 %M_132 = select i1 %xor_ln200_16, i18 %sext_ln203_16, i18 %zext_ln198_32

]]></Node>
<StgValue><ssdm name="M_132"/></StgValue>
</operation>

<operation id="3848" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3134 %s_69 = select i1 %xor_ln200_16, i1 %s_68, i1 %sb_16

]]></Node>
<StgValue><ssdm name="s_69"/></StgValue>
</operation>

<operation id="3849" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3135 %icmp_ln207_16 = icmp_eq  i18 %M_132, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_16"/></StgValue>
</operation>

<operation id="3850" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3136 %tmp_249 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_132, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3851" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3137 %icmp_ln217_16 = icmp_ne  i2 %tmp_249, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_16"/></StgValue>
</operation>

<operation id="3852" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3138 %trunc_ln217_15 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_132, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_15"/></StgValue>
</operation>

<operation id="3853" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3139 %sext_ln217_16 = sext i17 %trunc_ln217_15

]]></Node>
<StgValue><ssdm name="sext_ln217_16"/></StgValue>
</operation>

<operation id="3854" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3140 %maxe_146 = add i9 %zext_ln178_48, i9 1

]]></Node>
<StgValue><ssdm name="maxe_146"/></StgValue>
</operation>

<operation id="3855" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3141 %maxe_147 = select i1 %icmp_ln217_16, i9 %maxe_146, i9 %zext_ln178_48

]]></Node>
<StgValue><ssdm name="maxe_147"/></StgValue>
</operation>

<operation id="3856" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3142 %zext_ln217_16 = zext i9 %maxe_147

]]></Node>
<StgValue><ssdm name="zext_ln217_16"/></StgValue>
</operation>

<operation id="3857" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3143 %M_133 = select i1 %icmp_ln217_16, i18 %sext_ln217_16, i18 %M_132

]]></Node>
<StgValue><ssdm name="M_133"/></StgValue>
</operation>

<operation id="3858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3144 %sext_ln198_16 = sext i18 %M_133

]]></Node>
<StgValue><ssdm name="sext_ln198_16"/></StgValue>
</operation>

<operation id="3859" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:3145 %zext_ln198_33 = zext i31 %sext_ln198_16

]]></Node>
<StgValue><ssdm name="zext_ln198_33"/></StgValue>
</operation>

<operation id="3860" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3146 %trunc_ln198_32 = trunc i18 %M_133

]]></Node>
<StgValue><ssdm name="trunc_ln198_32"/></StgValue>
</operation>

<operation id="3861" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3147 %tmp_250 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_133, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="3862" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:3148 %icmp_ln220_32 = icmp_eq  i3 %tmp_250, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_32"/></StgValue>
</operation>

<operation id="3863" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3149 %icmp_ln220_33 = icmp_eq  i9 %maxe_147, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_33"/></StgValue>
</operation>

<operation id="3864" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3150 %tmp_77 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_33, i1 1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="3865" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3151 %lz_32 = add i32 %tmp_77, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_32"/></StgValue>
</operation>

<operation id="3866" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3152 %icmp_ln222_16 = icmp_sgt  i32 %lz_32, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_16"/></StgValue>
</operation>

<operation id="3867" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3153 %zext_ln223_16 = zext i9 %maxe_147

]]></Node>
<StgValue><ssdm name="zext_ln223_16"/></StgValue>
</operation>

<operation id="3868" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3154 %icmp_ln223_16 = icmp_slt  i32 %lz_32, i32 %zext_ln223_16

]]></Node>
<StgValue><ssdm name="icmp_ln223_16"/></StgValue>
</operation>

<operation id="3869" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3155 %xor_ln223_16 = xor i1 %icmp_ln223_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_16"/></StgValue>
</operation>

<operation id="3870" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3156 %lz_33 = select i1 %xor_ln223_16, i32 %zext_ln223_16, i32 %lz_32

]]></Node>
<StgValue><ssdm name="lz_33"/></StgValue>
</operation>

<operation id="3871" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3157 %M_134 = shl i32 %zext_ln198_33, i32 %lz_33

]]></Node>
<StgValue><ssdm name="M_134"/></StgValue>
</operation>

<operation id="3872" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3158 %trunc_ln198_33 = trunc i32 %M_134

]]></Node>
<StgValue><ssdm name="trunc_ln198_33"/></StgValue>
</operation>

<operation id="3873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3159 %trunc_ln225_16 = trunc i32 %lz_33

]]></Node>
<StgValue><ssdm name="trunc_ln225_16"/></StgValue>
</operation>

<operation id="3874" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3160 %maxe_148 = sub i16 %zext_ln217_16, i16 %trunc_ln225_16

]]></Node>
<StgValue><ssdm name="maxe_148"/></StgValue>
</operation>

<operation id="3875" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3161 %xor_ln220_16 = xor i1 %icmp_ln220_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_16"/></StgValue>
</operation>

<operation id="3876" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3162 %and_ln222_32 = and i1 %icmp_ln222_16, i1 %xor_ln220_16

]]></Node>
<StgValue><ssdm name="and_ln222_32"/></StgValue>
</operation>

<operation id="3877" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3163 %and_ln222_33 = and i1 %and_ln222_32, i1 %icmp_ln220_32

]]></Node>
<StgValue><ssdm name="and_ln222_33"/></StgValue>
</operation>

<operation id="3878" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3164 %maxe_149 = select i1 %and_ln222_33, i16 %maxe_148, i16 %zext_ln217_16

]]></Node>
<StgValue><ssdm name="maxe_149"/></StgValue>
</operation>

<operation id="3879" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3165 %and_ln220_16 = and i1 %icmp_ln220_32, i1 %icmp_ln220_33

]]></Node>
<StgValue><ssdm name="and_ln220_16"/></StgValue>
</operation>

<operation id="3880" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3166 %maxe_150 = select i1 %and_ln220_16, i16 0, i16 %maxe_149

]]></Node>
<StgValue><ssdm name="maxe_150"/></StgValue>
</operation>

<operation id="3881" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3167 %M_135 = select i1 %and_ln222_33, i16 %trunc_ln198_33, i16 %trunc_ln198_32

]]></Node>
<StgValue><ssdm name="M_135"/></StgValue>
</operation>

<operation id="3882" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3168 %round_up_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_135, i32 8

]]></Node>
<StgValue><ssdm name="round_up_49"/></StgValue>
</operation>

<operation id="3883" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3169 %frac_keep_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_135, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_16"/></StgValue>
</operation>

<operation id="3884" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3170 %trunc_ln231_15 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_135, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_15"/></StgValue>
</operation>

<operation id="3885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3171 %zext_ln231_16 = zext i8 %frac_keep_16

]]></Node>
<StgValue><ssdm name="zext_ln231_16"/></StgValue>
</operation>

<operation id="3886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3172 %tmp_133 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_33

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="3887" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3173 %trunc_ln240_16 = trunc i16 %M_135

]]></Node>
<StgValue><ssdm name="trunc_ln240_16"/></StgValue>
</operation>

<operation id="3888" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3174 %or_ln240_62 = or i2 %trunc_ln240_16, i2 %tmp_133

]]></Node>
<StgValue><ssdm name="or_ln240_62"/></StgValue>
</operation>

<operation id="3889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3175 %tmp_252 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_135, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3176 %or_ln240_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_252, i2 %or_ln240_62

]]></Node>
<StgValue><ssdm name="or_ln240_15"/></StgValue>
</operation>

<operation id="3891" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3177 %icmp_ln240_16 = icmp_ne  i7 %or_ln240_15, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_16"/></StgValue>
</operation>

<operation id="3892" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3178 %round_up_50 = or i1 %icmp_ln240_16, i1 %round_up_49

]]></Node>
<StgValue><ssdm name="round_up_50"/></StgValue>
</operation>

<operation id="3893" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3179 %tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_135, i32 7

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3894" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3180 %round_up_51 = and i1 %round_up_50, i1 %tmp_253

]]></Node>
<StgValue><ssdm name="round_up_51"/></StgValue>
</operation>

<operation id="3895" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3181 %zext_ln238_16 = zext i1 %round_up_51

]]></Node>
<StgValue><ssdm name="zext_ln238_16"/></StgValue>
</operation>

<operation id="3896" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3182 %zext_ln244_32 = zext i1 %round_up_51

]]></Node>
<StgValue><ssdm name="zext_ln244_32"/></StgValue>
</operation>

<operation id="3897" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3183 %zext_ln244_33 = zext i1 %round_up_51

]]></Node>
<StgValue><ssdm name="zext_ln244_33"/></StgValue>
</operation>

<operation id="3898" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3184 %rounded_16 = add i9 %zext_ln238_16, i9 %zext_ln231_16

]]></Node>
<StgValue><ssdm name="rounded_16"/></StgValue>
</operation>

<operation id="3899" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3185 %add_ln244_17 = add i8 %zext_ln244_33, i8 %frac_keep_16

]]></Node>
<StgValue><ssdm name="add_ln244_17"/></StgValue>
</operation>

<operation id="3900" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3186 %tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_16, i32 8

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3901" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3187 %maxe_151 = add i16 %maxe_150, i16 1

]]></Node>
<StgValue><ssdm name="maxe_151"/></StgValue>
</operation>

<operation id="3902" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3188 %maxe_152 = select i1 %tmp_254, i16 %maxe_151, i16 %maxe_150

]]></Node>
<StgValue><ssdm name="maxe_152"/></StgValue>
</operation>

<operation id="3903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3189 %trunc_ln247_15 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_17, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_15"/></StgValue>
</operation>

<operation id="3904" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3190 %add_ln247_32 = add i7 %zext_ln244_32, i7 %trunc_ln231_15

]]></Node>
<StgValue><ssdm name="add_ln247_32"/></StgValue>
</operation>

<operation id="3905" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3191 %m7_16 = select i1 %tmp_254, i7 %trunc_ln247_15, i7 %add_ln247_32

]]></Node>
<StgValue><ssdm name="m7_16"/></StgValue>
</operation>

<operation id="3906" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3192 %icmp_ln250_16 = icmp_ugt  i16 %maxe_152, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_16"/></StgValue>
</operation>

<operation id="3907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3193 %shl_ln23_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_69, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_30"/></StgValue>
</operation>

<operation id="3908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3194 %or_ln23_32 = or i16 %shl_ln23_30, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_32"/></StgValue>
</operation>

<operation id="3909" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3195 %shl_ln23_31 = shl i16 %maxe_152, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_31"/></StgValue>
</operation>

<operation id="3910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3196 %tmp152 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_69, i8 0, i7 %m7_16

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="3911" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3197 %or_ln23_33 = or i16 %tmp152, i16 %shl_ln23_31

]]></Node>
<StgValue><ssdm name="or_ln23_33"/></StgValue>
</operation>

<operation id="3912" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3198 %or_ln142_48 = or i1 %icmp_ln134_16, i1 %or_ln142_16

]]></Node>
<StgValue><ssdm name="or_ln142_48"/></StgValue>
</operation>

<operation id="3913" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3199 %or_ln145_79 = or i1 %or_ln142_48, i1 %icmp_ln145_16

]]></Node>
<StgValue><ssdm name="or_ln145_79"/></StgValue>
</operation>

<operation id="3914" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3200 %xor_ln145_16 = xor i1 %or_ln145_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_16"/></StgValue>
</operation>

<operation id="3915" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3201 %and_ln172_16 = and i1 %icmp_ln172_16, i1 %xor_ln145_16

]]></Node>
<StgValue><ssdm name="and_ln172_16"/></StgValue>
</operation>

<operation id="3916" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3202 %select_ln172_16 = select i1 %and_ln172_16, i16 %select_ln174_16, i16 %or_ln23_33

]]></Node>
<StgValue><ssdm name="select_ln172_16"/></StgValue>
</operation>

<operation id="3917" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3203 %or_ln172_16 = or i1 %or_ln145_79, i1 %icmp_ln172_16

]]></Node>
<StgValue><ssdm name="or_ln172_16"/></StgValue>
</operation>

<operation id="3918" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3204 %or_ln207_16 = or i1 %or_ln172_16, i1 %icmp_ln207_16

]]></Node>
<StgValue><ssdm name="or_ln207_16"/></StgValue>
</operation>

<operation id="3919" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3205 %xor_ln207_16 = xor i1 %or_ln207_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_16"/></StgValue>
</operation>

<operation id="3920" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3206 %and_ln250_16 = and i1 %icmp_ln250_16, i1 %xor_ln207_16

]]></Node>
<StgValue><ssdm name="and_ln250_16"/></StgValue>
</operation>

<operation id="3921" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3207 %select_ln250_16 = select i1 %and_ln250_16, i16 %or_ln23_32, i16 %select_ln172_16

]]></Node>
<StgValue><ssdm name="select_ln250_16"/></StgValue>
</operation>

<operation id="3922" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3208 %and_ln135_32 = and i1 %icmp_ln134_16, i1 %icmp_ln135_16

]]></Node>
<StgValue><ssdm name="and_ln135_32"/></StgValue>
</operation>

<operation id="3923" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3209 %select_ln135_16 = select i1 %and_ln135_32, i16 %select_ln138_16, i16 %select_ln250_16

]]></Node>
<StgValue><ssdm name="select_ln135_16"/></StgValue>
</operation>

<operation id="3924" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3210 %xor_ln135_16 = xor i1 %icmp_ln135_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_16"/></StgValue>
</operation>

<operation id="3925" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3211 %and_ln135_33 = and i1 %icmp_ln134_16, i1 %xor_ln135_16

]]></Node>
<StgValue><ssdm name="and_ln135_33"/></StgValue>
</operation>

<operation id="3926" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3212 %xor_ln142_16 = xor i1 %or_ln142_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_16"/></StgValue>
</operation>

<operation id="3927" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3213 %and_ln145_16 = and i1 %icmp_ln145_16, i1 %xor_ln142_16

]]></Node>
<StgValue><ssdm name="and_ln145_16"/></StgValue>
</operation>

<operation id="3928" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3214 %or_ln145_80 = or i1 %and_ln135_33, i1 %and_ln145_16

]]></Node>
<StgValue><ssdm name="or_ln145_80"/></StgValue>
</operation>

<operation id="3929" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3215 %select_ln145_16 = select i1 %or_ln145_80, i16 %a_bits_assign_16_load, i16 %select_ln135_16

]]></Node>
<StgValue><ssdm name="select_ln145_16"/></StgValue>
</operation>

<operation id="3930" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3216 %xor_ln134_16 = xor i1 %icmp_ln134_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_16"/></StgValue>
</operation>

<operation id="3931" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3217 %and_ln142_16 = and i1 %or_ln142_16, i1 %xor_ln134_16

]]></Node>
<StgValue><ssdm name="and_ln142_16"/></StgValue>
</operation>

<operation id="3932" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3218 %select_ln142_16 = select i1 %and_ln142_16, i16 %e_b_16, i16 %select_ln145_16

]]></Node>
<StgValue><ssdm name="select_ln142_16"/></StgValue>
</operation>

<operation id="3933" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3219 %xor_ln172_16 = xor i1 %or_ln172_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_16"/></StgValue>
</operation>

<operation id="3934" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3220 %and_ln207_16 = and i1 %icmp_ln207_16, i1 %xor_ln172_16

]]></Node>
<StgValue><ssdm name="and_ln207_16"/></StgValue>
</operation>

<operation id="3935" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3221 %select_ln207_16 = select i1 %and_ln207_16, i16 0, i16 %select_ln142_16

]]></Node>
<StgValue><ssdm name="select_ln207_16"/></StgValue>
</operation>

<operation id="3936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3224 %tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_17_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3226 %ea_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_17_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_17"/></StgValue>
</operation>

<operation id="3938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3228 %zext_ln129_34 = zext i7 %ma_17

]]></Node>
<StgValue><ssdm name="zext_ln129_34"/></StgValue>
</operation>

<operation id="3939" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3230 %icmp_ln134_17 = icmp_eq  i8 %ea_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_17"/></StgValue>
</operation>

<operation id="3940" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3231 %icmp_ln135_17 = icmp_eq  i7 %ma_17, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_17"/></StgValue>
</operation>

<operation id="3941" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3232 %icmp_ln142_17 = icmp_eq  i8 %eb_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_17"/></StgValue>
</operation>

<operation id="3942" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3233 %trunc_ln144_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_17_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_16"/></StgValue>
</operation>

<operation id="3943" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3234 %or_ln144_47 = or i7 %trunc_ln144_16, i7 %ma_17

]]></Node>
<StgValue><ssdm name="or_ln144_47"/></StgValue>
</operation>

<operation id="3944" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3235 %tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_17_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3945" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3236 %or_ln144_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_257, i7 %or_ln144_47

]]></Node>
<StgValue><ssdm name="or_ln144_16"/></StgValue>
</operation>

<operation id="3946" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3237 %icmp_ln144_17 = icmp_eq  i8 %or_ln144_16, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_17"/></StgValue>
</operation>

<operation id="3947" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3238 %or_ln142_17 = or i1 %icmp_ln142_17, i1 %icmp_ln144_17

]]></Node>
<StgValue><ssdm name="or_ln142_17"/></StgValue>
</operation>

<operation id="3948" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3240 %xor_ln138_17 = xor i1 %tmp_255, i1 %tmp_256

]]></Node>
<StgValue><ssdm name="xor_ln138_17"/></StgValue>
</operation>

<operation id="3949" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3241 %and_ln138_34 = and i1 %icmp_ln138_17, i1 %xor_ln138_17

]]></Node>
<StgValue><ssdm name="and_ln138_34"/></StgValue>
</operation>

<operation id="3950" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3242 %and_ln138_35 = and i1 %and_ln138_34, i1 %icmp_ln142_17

]]></Node>
<StgValue><ssdm name="and_ln138_35"/></StgValue>
</operation>

<operation id="3951" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3243 %select_ln138_17 = select i1 %and_ln138_35, i16 32641, i16 %a_bits_assign_17_load

]]></Node>
<StgValue><ssdm name="select_ln138_17"/></StgValue>
</operation>

<operation id="3952" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3249 %icmp_ln158_34 = icmp_ne  i8 %ea_17, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_34"/></StgValue>
</operation>

<operation id="3953" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3250 %or_ln158_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_17

]]></Node>
<StgValue><ssdm name="or_ln158_33"/></StgValue>
</operation>

<operation id="3954" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3253 %select_ln158_34 = select i1 %icmp_ln158_34, i8 %or_ln158_33, i8 %zext_ln129_34

]]></Node>
<StgValue><ssdm name="select_ln158_34"/></StgValue>
</operation>

<operation id="3955" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3254 %A_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_34, i8 0

]]></Node>
<StgValue><ssdm name="A_34"/></StgValue>
</operation>

<operation id="3956" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3256 %B_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_35, i8 0

]]></Node>
<StgValue><ssdm name="B_34"/></StgValue>
</operation>

<operation id="3957" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3257 %icmp_ln162_17 = icmp_eq  i8 %ea_17, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_17"/></StgValue>
</operation>

<operation id="3958" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3258 %ea1_17 = select i1 %icmp_ln162_17, i8 1, i8 %ea_17

]]></Node>
<StgValue><ssdm name="ea1_17"/></StgValue>
</operation>

<operation id="3959" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3261 %icmp_ln166_17 = icmp_ult  i8 %ea1_17, i8 %eb1_17

]]></Node>
<StgValue><ssdm name="icmp_ln166_17"/></StgValue>
</operation>

<operation id="3960" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3262 %xor_ln166_17 = xor i1 %icmp_ln166_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_17"/></StgValue>
</operation>

<operation id="3961" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3263 %maxe_153 = select i1 %xor_ln166_17, i8 %ea_17, i8 %eb_17

]]></Node>
<StgValue><ssdm name="maxe_153"/></StgValue>
</operation>

<operation id="3962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3264 %zext_ln167_34 = zext i8 %ea1_17

]]></Node>
<StgValue><ssdm name="zext_ln167_34"/></StgValue>
</operation>

<operation id="3963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3265 %zext_ln167_35 = zext i8 %eb1_17

]]></Node>
<StgValue><ssdm name="zext_ln167_35"/></StgValue>
</operation>

<operation id="3964" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3266 %sub_ln167_34 = sub i9 %zext_ln167_34, i9 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="sub_ln167_34"/></StgValue>
</operation>

<operation id="3965" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3267 %sub_ln167_35 = sub i9 %zext_ln167_35, i9 %zext_ln167_34

]]></Node>
<StgValue><ssdm name="sub_ln167_35"/></StgValue>
</operation>

<operation id="3966" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3268 %diff_17 = select i1 %xor_ln166_17, i9 %sub_ln167_34, i9 %sub_ln167_35

]]></Node>
<StgValue><ssdm name="diff_17"/></StgValue>
</operation>

<operation id="3967" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3269 %sext_ln167_17 = sext i9 %diff_17

]]></Node>
<StgValue><ssdm name="sext_ln167_17"/></StgValue>
</operation>

<operation id="3968" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3270 %icmp_ln172_17 = icmp_sgt  i9 %diff_17, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_17"/></StgValue>
</operation>

<operation id="3969" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3271 %select_ln174_17 = select i1 %xor_ln166_17, i16 %a_bits_assign_17_load, i16 %e_b_17

]]></Node>
<StgValue><ssdm name="select_ln174_17"/></StgValue>
</operation>

<operation id="3970" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3272 %icmp_ln178_17 = icmp_ult  i8 %ea1_17, i8 %eb1_17

]]></Node>
<StgValue><ssdm name="icmp_ln178_17"/></StgValue>
</operation>

<operation id="3971" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3273 %maxe_154 = select i1 %icmp_ln178_17, i8 %eb_17, i8 %maxe_153

]]></Node>
<StgValue><ssdm name="maxe_154"/></StgValue>
</operation>

<operation id="3972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3274 %zext_ln178_51 = zext i8 %maxe_154

]]></Node>
<StgValue><ssdm name="zext_ln178_51"/></StgValue>
</operation>

<operation id="3973" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3275 %B_35 = select i1 %icmp_ln178_17, i16 %A_34, i16 %B_34

]]></Node>
<StgValue><ssdm name="B_35"/></StgValue>
</operation>

<operation id="3974" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3276 %A_35 = select i1 %icmp_ln178_17, i16 %B_34, i16 %A_34

]]></Node>
<StgValue><ssdm name="A_35"/></StgValue>
</operation>

<operation id="3975" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3277 %zext_ln178_53 = zext i16 %A_35

]]></Node>
<StgValue><ssdm name="zext_ln178_53"/></StgValue>
</operation>

<operation id="3976" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3278 %sb_17 = select i1 %icmp_ln178_17, i1 %tmp_255, i1 %tmp_256

]]></Node>
<StgValue><ssdm name="sb_17"/></StgValue>
</operation>

<operation id="3977" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3279 %sa_17 = select i1 %icmp_ln178_17, i1 %tmp_256, i1 %tmp_255

]]></Node>
<StgValue><ssdm name="sa_17"/></StgValue>
</operation>

<operation id="3978" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3280 %tmp_259 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_17, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3979" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3281 %icmp_ln182_17 = icmp_slt  i8 %tmp_259, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_17"/></StgValue>
</operation>

<operation id="3980" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3282 %icmp_ln184_17 = icmp_eq  i9 %diff_17, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_17"/></StgValue>
</operation>

<operation id="3981" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3283 %lshr_ln184_16 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_35, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_16"/></StgValue>
</operation>

<operation id="3982" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3284 %zext_ln184_17 = zext i15 %lshr_ln184_16

]]></Node>
<StgValue><ssdm name="zext_ln184_17"/></StgValue>
</operation>

<operation id="3983" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3285 %B_aln_51 = select i1 %icmp_ln184_17, i16 %B_35, i16 %zext_ln184_17

]]></Node>
<StgValue><ssdm name="B_aln_51"/></StgValue>
</operation>

<operation id="3984" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3286 %shl_ln191_17 = shl i32 1, i32 %sext_ln167_17

]]></Node>
<StgValue><ssdm name="shl_ln191_17"/></StgValue>
</operation>

<operation id="3985" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3287 %trunc_ln191_17 = trunc i32 %shl_ln191_17

]]></Node>
<StgValue><ssdm name="trunc_ln191_17"/></StgValue>
</operation>

<operation id="3986" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3288 %add_ln191_17 = add i16 %trunc_ln191_17, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_17"/></StgValue>
</operation>

<operation id="3987" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3289 %lost_17 = and i16 %add_ln191_17, i16 %B_35

]]></Node>
<StgValue><ssdm name="lost_17"/></StgValue>
</operation>

<operation id="3988" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3290 %sticky_34 = icmp_ne  i16 %lost_17, i16 0

]]></Node>
<StgValue><ssdm name="sticky_34"/></StgValue>
</operation>

<operation id="3989" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3291 %sext_ln167_17cast = trunc i32 %sext_ln167_17

]]></Node>
<StgValue><ssdm name="sext_ln167_17cast"/></StgValue>
</operation>

<operation id="3990" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3292 %B_aln_52 = lshr i16 %B_35, i16 %sext_ln167_17cast

]]></Node>
<StgValue><ssdm name="B_aln_52"/></StgValue>
</operation>

<operation id="3991" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3293 %B_aln_53 = select i1 %icmp_ln182_17, i16 %B_aln_51, i16 %B_aln_52

]]></Node>
<StgValue><ssdm name="B_aln_53"/></StgValue>
</operation>

<operation id="3992" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3294 %zext_ln181_17 = zext i16 %B_aln_53

]]></Node>
<StgValue><ssdm name="zext_ln181_17"/></StgValue>
</operation>

<operation id="3993" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3295 %xor_ln182_17 = xor i1 %icmp_ln182_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_17"/></StgValue>
</operation>

<operation id="3994" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3296 %sticky_35 = and i1 %sticky_34, i1 %xor_ln182_17

]]></Node>
<StgValue><ssdm name="sticky_35"/></StgValue>
</operation>

<operation id="3995" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3297 %xor_ln200_17 = xor i1 %sa_17, i1 %sb_17

]]></Node>
<StgValue><ssdm name="xor_ln200_17"/></StgValue>
</operation>

<operation id="3996" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3298 %M_136 = add i17 %zext_ln181_17, i17 %zext_ln178_53

]]></Node>
<StgValue><ssdm name="M_136"/></StgValue>
</operation>

<operation id="3997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3299 %zext_ln198_34 = zext i17 %M_136

]]></Node>
<StgValue><ssdm name="zext_ln198_34"/></StgValue>
</operation>

<operation id="3998" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3300 %icmp_ln203_17 = icmp_ult  i16 %A_35, i16 %B_aln_53

]]></Node>
<StgValue><ssdm name="icmp_ln203_17"/></StgValue>
</operation>

<operation id="3999" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3301 %xor_ln203_17 = xor i1 %icmp_ln203_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_17"/></StgValue>
</operation>

<operation id="4000" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3302 %M_137 = sub i17 %zext_ln178_53, i17 %zext_ln181_17

]]></Node>
<StgValue><ssdm name="M_137"/></StgValue>
</operation>

<operation id="4001" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3303 %M_138 = sub i17 %zext_ln181_17, i17 %zext_ln178_53

]]></Node>
<StgValue><ssdm name="M_138"/></StgValue>
</operation>

<operation id="4002" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3304 %M_139 = select i1 %xor_ln203_17, i17 %M_137, i17 %M_138

]]></Node>
<StgValue><ssdm name="M_139"/></StgValue>
</operation>

<operation id="4003" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3305 %sext_ln203_17 = sext i17 %M_139

]]></Node>
<StgValue><ssdm name="sext_ln203_17"/></StgValue>
</operation>

<operation id="4004" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3306 %s_72 = select i1 %xor_ln203_17, i1 %sa_17, i1 %sb_17

]]></Node>
<StgValue><ssdm name="s_72"/></StgValue>
</operation>

<operation id="4005" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3307 %M_140 = select i1 %xor_ln200_17, i18 %sext_ln203_17, i18 %zext_ln198_34

]]></Node>
<StgValue><ssdm name="M_140"/></StgValue>
</operation>

<operation id="4006" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3308 %s_73 = select i1 %xor_ln200_17, i1 %s_72, i1 %sb_17

]]></Node>
<StgValue><ssdm name="s_73"/></StgValue>
</operation>

<operation id="4007" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3309 %icmp_ln207_17 = icmp_eq  i18 %M_140, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_17"/></StgValue>
</operation>

<operation id="4008" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3310 %tmp_260 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_140, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="4009" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3311 %icmp_ln217_17 = icmp_ne  i2 %tmp_260, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_17"/></StgValue>
</operation>

<operation id="4010" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3312 %trunc_ln217_16 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_140, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_16"/></StgValue>
</operation>

<operation id="4011" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3313 %sext_ln217_17 = sext i17 %trunc_ln217_16

]]></Node>
<StgValue><ssdm name="sext_ln217_17"/></StgValue>
</operation>

<operation id="4012" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3314 %maxe_155 = add i9 %zext_ln178_51, i9 1

]]></Node>
<StgValue><ssdm name="maxe_155"/></StgValue>
</operation>

<operation id="4013" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3315 %maxe_156 = select i1 %icmp_ln217_17, i9 %maxe_155, i9 %zext_ln178_51

]]></Node>
<StgValue><ssdm name="maxe_156"/></StgValue>
</operation>

<operation id="4014" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3316 %zext_ln217_17 = zext i9 %maxe_156

]]></Node>
<StgValue><ssdm name="zext_ln217_17"/></StgValue>
</operation>

<operation id="4015" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3317 %M_141 = select i1 %icmp_ln217_17, i18 %sext_ln217_17, i18 %M_140

]]></Node>
<StgValue><ssdm name="M_141"/></StgValue>
</operation>

<operation id="4016" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3318 %sext_ln198_17 = sext i18 %M_141

]]></Node>
<StgValue><ssdm name="sext_ln198_17"/></StgValue>
</operation>

<operation id="4017" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:3319 %zext_ln198_35 = zext i31 %sext_ln198_17

]]></Node>
<StgValue><ssdm name="zext_ln198_35"/></StgValue>
</operation>

<operation id="4018" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3320 %trunc_ln198_34 = trunc i18 %M_141

]]></Node>
<StgValue><ssdm name="trunc_ln198_34"/></StgValue>
</operation>

<operation id="4019" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3321 %tmp_261 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_141, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="4020" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:3322 %icmp_ln220_34 = icmp_eq  i3 %tmp_261, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_34"/></StgValue>
</operation>

<operation id="4021" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3323 %icmp_ln220_35 = icmp_eq  i9 %maxe_156, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_35"/></StgValue>
</operation>

<operation id="4022" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3324 %tmp_78 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_35, i1 1

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="4023" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3325 %lz_34 = add i32 %tmp_78, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_34"/></StgValue>
</operation>

<operation id="4024" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3326 %icmp_ln222_17 = icmp_sgt  i32 %lz_34, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_17"/></StgValue>
</operation>

<operation id="4025" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3327 %zext_ln223_17 = zext i9 %maxe_156

]]></Node>
<StgValue><ssdm name="zext_ln223_17"/></StgValue>
</operation>

<operation id="4026" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3328 %icmp_ln223_17 = icmp_slt  i32 %lz_34, i32 %zext_ln223_17

]]></Node>
<StgValue><ssdm name="icmp_ln223_17"/></StgValue>
</operation>

<operation id="4027" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3329 %xor_ln223_17 = xor i1 %icmp_ln223_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_17"/></StgValue>
</operation>

<operation id="4028" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3330 %lz_35 = select i1 %xor_ln223_17, i32 %zext_ln223_17, i32 %lz_34

]]></Node>
<StgValue><ssdm name="lz_35"/></StgValue>
</operation>

<operation id="4029" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3331 %M_142 = shl i32 %zext_ln198_35, i32 %lz_35

]]></Node>
<StgValue><ssdm name="M_142"/></StgValue>
</operation>

<operation id="4030" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3332 %trunc_ln198_35 = trunc i32 %M_142

]]></Node>
<StgValue><ssdm name="trunc_ln198_35"/></StgValue>
</operation>

<operation id="4031" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3333 %trunc_ln225_17 = trunc i32 %lz_35

]]></Node>
<StgValue><ssdm name="trunc_ln225_17"/></StgValue>
</operation>

<operation id="4032" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3334 %maxe_157 = sub i16 %zext_ln217_17, i16 %trunc_ln225_17

]]></Node>
<StgValue><ssdm name="maxe_157"/></StgValue>
</operation>

<operation id="4033" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3335 %xor_ln220_17 = xor i1 %icmp_ln220_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_17"/></StgValue>
</operation>

<operation id="4034" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3336 %and_ln222_34 = and i1 %icmp_ln222_17, i1 %xor_ln220_17

]]></Node>
<StgValue><ssdm name="and_ln222_34"/></StgValue>
</operation>

<operation id="4035" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3337 %and_ln222_35 = and i1 %and_ln222_34, i1 %icmp_ln220_34

]]></Node>
<StgValue><ssdm name="and_ln222_35"/></StgValue>
</operation>

<operation id="4036" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3338 %maxe_158 = select i1 %and_ln222_35, i16 %maxe_157, i16 %zext_ln217_17

]]></Node>
<StgValue><ssdm name="maxe_158"/></StgValue>
</operation>

<operation id="4037" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3339 %and_ln220_17 = and i1 %icmp_ln220_34, i1 %icmp_ln220_35

]]></Node>
<StgValue><ssdm name="and_ln220_17"/></StgValue>
</operation>

<operation id="4038" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3340 %maxe_159 = select i1 %and_ln220_17, i16 0, i16 %maxe_158

]]></Node>
<StgValue><ssdm name="maxe_159"/></StgValue>
</operation>

<operation id="4039" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3341 %M_143 = select i1 %and_ln222_35, i16 %trunc_ln198_35, i16 %trunc_ln198_34

]]></Node>
<StgValue><ssdm name="M_143"/></StgValue>
</operation>

<operation id="4040" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3342 %round_up_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_143, i32 8

]]></Node>
<StgValue><ssdm name="round_up_52"/></StgValue>
</operation>

<operation id="4041" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3343 %frac_keep_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_143, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_17"/></StgValue>
</operation>

<operation id="4042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3344 %trunc_ln231_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_143, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_16"/></StgValue>
</operation>

<operation id="4043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3345 %zext_ln231_17 = zext i8 %frac_keep_17

]]></Node>
<StgValue><ssdm name="zext_ln231_17"/></StgValue>
</operation>

<operation id="4044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3346 %tmp_135 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_35

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="4045" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3347 %trunc_ln240_17 = trunc i16 %M_143

]]></Node>
<StgValue><ssdm name="trunc_ln240_17"/></StgValue>
</operation>

<operation id="4046" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3348 %or_ln240_64 = or i2 %trunc_ln240_17, i2 %tmp_135

]]></Node>
<StgValue><ssdm name="or_ln240_64"/></StgValue>
</operation>

<operation id="4047" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3349 %tmp_263 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_143, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="4048" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3350 %or_ln240_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_263, i2 %or_ln240_64

]]></Node>
<StgValue><ssdm name="or_ln240_16"/></StgValue>
</operation>

<operation id="4049" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3351 %icmp_ln240_17 = icmp_ne  i7 %or_ln240_16, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_17"/></StgValue>
</operation>

<operation id="4050" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3352 %round_up_53 = or i1 %icmp_ln240_17, i1 %round_up_52

]]></Node>
<StgValue><ssdm name="round_up_53"/></StgValue>
</operation>

<operation id="4051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3353 %tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_143, i32 7

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="4052" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3354 %round_up_54 = and i1 %round_up_53, i1 %tmp_264

]]></Node>
<StgValue><ssdm name="round_up_54"/></StgValue>
</operation>

<operation id="4053" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3355 %zext_ln238_17 = zext i1 %round_up_54

]]></Node>
<StgValue><ssdm name="zext_ln238_17"/></StgValue>
</operation>

<operation id="4054" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3356 %zext_ln244_34 = zext i1 %round_up_54

]]></Node>
<StgValue><ssdm name="zext_ln244_34"/></StgValue>
</operation>

<operation id="4055" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3357 %zext_ln244_35 = zext i1 %round_up_54

]]></Node>
<StgValue><ssdm name="zext_ln244_35"/></StgValue>
</operation>

<operation id="4056" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3358 %rounded_17 = add i9 %zext_ln238_17, i9 %zext_ln231_17

]]></Node>
<StgValue><ssdm name="rounded_17"/></StgValue>
</operation>

<operation id="4057" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3359 %add_ln244_18 = add i8 %zext_ln244_35, i8 %frac_keep_17

]]></Node>
<StgValue><ssdm name="add_ln244_18"/></StgValue>
</operation>

<operation id="4058" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3360 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_17, i32 8

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="4059" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3361 %maxe_160 = add i16 %maxe_159, i16 1

]]></Node>
<StgValue><ssdm name="maxe_160"/></StgValue>
</operation>

<operation id="4060" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3362 %maxe_161 = select i1 %tmp_265, i16 %maxe_160, i16 %maxe_159

]]></Node>
<StgValue><ssdm name="maxe_161"/></StgValue>
</operation>

<operation id="4061" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3363 %trunc_ln247_16 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_18, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_16"/></StgValue>
</operation>

<operation id="4062" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3364 %add_ln247_34 = add i7 %zext_ln244_34, i7 %trunc_ln231_16

]]></Node>
<StgValue><ssdm name="add_ln247_34"/></StgValue>
</operation>

<operation id="4063" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3365 %m7_17 = select i1 %tmp_265, i7 %trunc_ln247_16, i7 %add_ln247_34

]]></Node>
<StgValue><ssdm name="m7_17"/></StgValue>
</operation>

<operation id="4064" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3366 %icmp_ln250_17 = icmp_ugt  i16 %maxe_161, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_17"/></StgValue>
</operation>

<operation id="4065" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3367 %shl_ln23_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_73, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_32"/></StgValue>
</operation>

<operation id="4066" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3368 %or_ln23_34 = or i16 %shl_ln23_32, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_34"/></StgValue>
</operation>

<operation id="4067" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3369 %shl_ln23_33 = shl i16 %maxe_161, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_33"/></StgValue>
</operation>

<operation id="4068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3370 %tmp157 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_73, i8 0, i7 %m7_17

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="4069" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3371 %or_ln23_35 = or i16 %tmp157, i16 %shl_ln23_33

]]></Node>
<StgValue><ssdm name="or_ln23_35"/></StgValue>
</operation>

<operation id="4070" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3372 %or_ln142_49 = or i1 %icmp_ln134_17, i1 %or_ln142_17

]]></Node>
<StgValue><ssdm name="or_ln142_49"/></StgValue>
</operation>

<operation id="4071" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3373 %or_ln145_82 = or i1 %or_ln142_49, i1 %icmp_ln145_17

]]></Node>
<StgValue><ssdm name="or_ln145_82"/></StgValue>
</operation>

<operation id="4072" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3374 %xor_ln145_17 = xor i1 %or_ln145_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_17"/></StgValue>
</operation>

<operation id="4073" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3375 %and_ln172_17 = and i1 %icmp_ln172_17, i1 %xor_ln145_17

]]></Node>
<StgValue><ssdm name="and_ln172_17"/></StgValue>
</operation>

<operation id="4074" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3376 %select_ln172_17 = select i1 %and_ln172_17, i16 %select_ln174_17, i16 %or_ln23_35

]]></Node>
<StgValue><ssdm name="select_ln172_17"/></StgValue>
</operation>

<operation id="4075" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3377 %or_ln172_17 = or i1 %or_ln145_82, i1 %icmp_ln172_17

]]></Node>
<StgValue><ssdm name="or_ln172_17"/></StgValue>
</operation>

<operation id="4076" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3378 %or_ln207_17 = or i1 %or_ln172_17, i1 %icmp_ln207_17

]]></Node>
<StgValue><ssdm name="or_ln207_17"/></StgValue>
</operation>

<operation id="4077" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3379 %xor_ln207_17 = xor i1 %or_ln207_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_17"/></StgValue>
</operation>

<operation id="4078" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3380 %and_ln250_17 = and i1 %icmp_ln250_17, i1 %xor_ln207_17

]]></Node>
<StgValue><ssdm name="and_ln250_17"/></StgValue>
</operation>

<operation id="4079" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3381 %select_ln250_17 = select i1 %and_ln250_17, i16 %or_ln23_34, i16 %select_ln172_17

]]></Node>
<StgValue><ssdm name="select_ln250_17"/></StgValue>
</operation>

<operation id="4080" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3382 %and_ln135_34 = and i1 %icmp_ln134_17, i1 %icmp_ln135_17

]]></Node>
<StgValue><ssdm name="and_ln135_34"/></StgValue>
</operation>

<operation id="4081" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3383 %select_ln135_17 = select i1 %and_ln135_34, i16 %select_ln138_17, i16 %select_ln250_17

]]></Node>
<StgValue><ssdm name="select_ln135_17"/></StgValue>
</operation>

<operation id="4082" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3384 %xor_ln135_17 = xor i1 %icmp_ln135_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_17"/></StgValue>
</operation>

<operation id="4083" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3385 %and_ln135_35 = and i1 %icmp_ln134_17, i1 %xor_ln135_17

]]></Node>
<StgValue><ssdm name="and_ln135_35"/></StgValue>
</operation>

<operation id="4084" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3386 %xor_ln142_17 = xor i1 %or_ln142_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_17"/></StgValue>
</operation>

<operation id="4085" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3387 %and_ln145_17 = and i1 %icmp_ln145_17, i1 %xor_ln142_17

]]></Node>
<StgValue><ssdm name="and_ln145_17"/></StgValue>
</operation>

<operation id="4086" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3388 %or_ln145_83 = or i1 %and_ln135_35, i1 %and_ln145_17

]]></Node>
<StgValue><ssdm name="or_ln145_83"/></StgValue>
</operation>

<operation id="4087" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3389 %select_ln145_17 = select i1 %or_ln145_83, i16 %a_bits_assign_17_load, i16 %select_ln135_17

]]></Node>
<StgValue><ssdm name="select_ln145_17"/></StgValue>
</operation>

<operation id="4088" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3390 %xor_ln134_17 = xor i1 %icmp_ln134_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_17"/></StgValue>
</operation>

<operation id="4089" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3391 %and_ln142_17 = and i1 %or_ln142_17, i1 %xor_ln134_17

]]></Node>
<StgValue><ssdm name="and_ln142_17"/></StgValue>
</operation>

<operation id="4090" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3392 %select_ln142_17 = select i1 %and_ln142_17, i16 %e_b_17, i16 %select_ln145_17

]]></Node>
<StgValue><ssdm name="select_ln142_17"/></StgValue>
</operation>

<operation id="4091" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3393 %xor_ln172_17 = xor i1 %or_ln172_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_17"/></StgValue>
</operation>

<operation id="4092" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3394 %and_ln207_17 = and i1 %icmp_ln207_17, i1 %xor_ln172_17

]]></Node>
<StgValue><ssdm name="and_ln207_17"/></StgValue>
</operation>

<operation id="4093" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3395 %select_ln207_17 = select i1 %and_ln207_17, i16 0, i16 %select_ln142_17

]]></Node>
<StgValue><ssdm name="select_ln207_17"/></StgValue>
</operation>

<operation id="4094" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3398 %tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_18_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="4095" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3400 %ea_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_18_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_18"/></StgValue>
</operation>

<operation id="4096" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3402 %zext_ln129_36 = zext i7 %ma_18

]]></Node>
<StgValue><ssdm name="zext_ln129_36"/></StgValue>
</operation>

<operation id="4097" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3404 %icmp_ln134_18 = icmp_eq  i8 %ea_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_18"/></StgValue>
</operation>

<operation id="4098" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3405 %icmp_ln135_18 = icmp_eq  i7 %ma_18, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_18"/></StgValue>
</operation>

<operation id="4099" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3406 %icmp_ln142_18 = icmp_eq  i8 %eb_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_18"/></StgValue>
</operation>

<operation id="4100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3407 %trunc_ln144_17 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_18_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_17"/></StgValue>
</operation>

<operation id="4101" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3408 %or_ln144_48 = or i7 %trunc_ln144_17, i7 %ma_18

]]></Node>
<StgValue><ssdm name="or_ln144_48"/></StgValue>
</operation>

<operation id="4102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3409 %tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_18_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="4103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3410 %or_ln144_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_268, i7 %or_ln144_48

]]></Node>
<StgValue><ssdm name="or_ln144_17"/></StgValue>
</operation>

<operation id="4104" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3411 %icmp_ln144_18 = icmp_eq  i8 %or_ln144_17, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_18"/></StgValue>
</operation>

<operation id="4105" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3412 %or_ln142_18 = or i1 %icmp_ln142_18, i1 %icmp_ln144_18

]]></Node>
<StgValue><ssdm name="or_ln142_18"/></StgValue>
</operation>

<operation id="4106" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3414 %xor_ln138_18 = xor i1 %tmp_266, i1 %tmp_267

]]></Node>
<StgValue><ssdm name="xor_ln138_18"/></StgValue>
</operation>

<operation id="4107" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3415 %and_ln138_36 = and i1 %icmp_ln138_18, i1 %xor_ln138_18

]]></Node>
<StgValue><ssdm name="and_ln138_36"/></StgValue>
</operation>

<operation id="4108" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3416 %and_ln138_37 = and i1 %and_ln138_36, i1 %icmp_ln142_18

]]></Node>
<StgValue><ssdm name="and_ln138_37"/></StgValue>
</operation>

<operation id="4109" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3417 %select_ln138_18 = select i1 %and_ln138_37, i16 32641, i16 %a_bits_assign_18_load

]]></Node>
<StgValue><ssdm name="select_ln138_18"/></StgValue>
</operation>

<operation id="4110" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3423 %icmp_ln158_36 = icmp_ne  i8 %ea_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_36"/></StgValue>
</operation>

<operation id="4111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3424 %or_ln158_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_18

]]></Node>
<StgValue><ssdm name="or_ln158_35"/></StgValue>
</operation>

<operation id="4112" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3427 %select_ln158_36 = select i1 %icmp_ln158_36, i8 %or_ln158_35, i8 %zext_ln129_36

]]></Node>
<StgValue><ssdm name="select_ln158_36"/></StgValue>
</operation>

<operation id="4113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3428 %A_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_36, i8 0

]]></Node>
<StgValue><ssdm name="A_36"/></StgValue>
</operation>

<operation id="4114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3430 %B_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_37, i8 0

]]></Node>
<StgValue><ssdm name="B_36"/></StgValue>
</operation>

<operation id="4115" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3431 %icmp_ln162_18 = icmp_eq  i8 %ea_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_18"/></StgValue>
</operation>

<operation id="4116" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3432 %ea1_18 = select i1 %icmp_ln162_18, i8 1, i8 %ea_18

]]></Node>
<StgValue><ssdm name="ea1_18"/></StgValue>
</operation>

<operation id="4117" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3435 %icmp_ln166_18 = icmp_ult  i8 %ea1_18, i8 %eb1_18

]]></Node>
<StgValue><ssdm name="icmp_ln166_18"/></StgValue>
</operation>

<operation id="4118" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3436 %xor_ln166_18 = xor i1 %icmp_ln166_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_18"/></StgValue>
</operation>

<operation id="4119" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3437 %maxe_162 = select i1 %xor_ln166_18, i8 %ea_18, i8 %eb_18

]]></Node>
<StgValue><ssdm name="maxe_162"/></StgValue>
</operation>

<operation id="4120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3438 %zext_ln167_36 = zext i8 %ea1_18

]]></Node>
<StgValue><ssdm name="zext_ln167_36"/></StgValue>
</operation>

<operation id="4121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3439 %zext_ln167_37 = zext i8 %eb1_18

]]></Node>
<StgValue><ssdm name="zext_ln167_37"/></StgValue>
</operation>

<operation id="4122" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3440 %sub_ln167_36 = sub i9 %zext_ln167_36, i9 %zext_ln167_37

]]></Node>
<StgValue><ssdm name="sub_ln167_36"/></StgValue>
</operation>

<operation id="4123" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3441 %sub_ln167_37 = sub i9 %zext_ln167_37, i9 %zext_ln167_36

]]></Node>
<StgValue><ssdm name="sub_ln167_37"/></StgValue>
</operation>

<operation id="4124" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3442 %diff_18 = select i1 %xor_ln166_18, i9 %sub_ln167_36, i9 %sub_ln167_37

]]></Node>
<StgValue><ssdm name="diff_18"/></StgValue>
</operation>

<operation id="4125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3443 %sext_ln167_18 = sext i9 %diff_18

]]></Node>
<StgValue><ssdm name="sext_ln167_18"/></StgValue>
</operation>

<operation id="4126" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3444 %icmp_ln172_18 = icmp_sgt  i9 %diff_18, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_18"/></StgValue>
</operation>

<operation id="4127" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3445 %select_ln174_18 = select i1 %xor_ln166_18, i16 %a_bits_assign_18_load, i16 %e_b_18

]]></Node>
<StgValue><ssdm name="select_ln174_18"/></StgValue>
</operation>

<operation id="4128" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3446 %icmp_ln178_18 = icmp_ult  i8 %ea1_18, i8 %eb1_18

]]></Node>
<StgValue><ssdm name="icmp_ln178_18"/></StgValue>
</operation>

<operation id="4129" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3447 %maxe_163 = select i1 %icmp_ln178_18, i8 %eb_18, i8 %maxe_162

]]></Node>
<StgValue><ssdm name="maxe_163"/></StgValue>
</operation>

<operation id="4130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3448 %zext_ln178_54 = zext i8 %maxe_163

]]></Node>
<StgValue><ssdm name="zext_ln178_54"/></StgValue>
</operation>

<operation id="4131" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3449 %B_37 = select i1 %icmp_ln178_18, i16 %A_36, i16 %B_36

]]></Node>
<StgValue><ssdm name="B_37"/></StgValue>
</operation>

<operation id="4132" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3450 %A_37 = select i1 %icmp_ln178_18, i16 %B_36, i16 %A_36

]]></Node>
<StgValue><ssdm name="A_37"/></StgValue>
</operation>

<operation id="4133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3451 %zext_ln178_56 = zext i16 %A_37

]]></Node>
<StgValue><ssdm name="zext_ln178_56"/></StgValue>
</operation>

<operation id="4134" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3452 %sb_18 = select i1 %icmp_ln178_18, i1 %tmp_266, i1 %tmp_267

]]></Node>
<StgValue><ssdm name="sb_18"/></StgValue>
</operation>

<operation id="4135" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3453 %sa_18 = select i1 %icmp_ln178_18, i1 %tmp_267, i1 %tmp_266

]]></Node>
<StgValue><ssdm name="sa_18"/></StgValue>
</operation>

<operation id="4136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3454 %tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_18, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="4137" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3455 %icmp_ln182_18 = icmp_slt  i8 %tmp_270, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_18"/></StgValue>
</operation>

<operation id="4138" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3456 %icmp_ln184_18 = icmp_eq  i9 %diff_18, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_18"/></StgValue>
</operation>

<operation id="4139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3457 %lshr_ln184_17 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_37, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_17"/></StgValue>
</operation>

<operation id="4140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3458 %zext_ln184_18 = zext i15 %lshr_ln184_17

]]></Node>
<StgValue><ssdm name="zext_ln184_18"/></StgValue>
</operation>

<operation id="4141" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3459 %B_aln_54 = select i1 %icmp_ln184_18, i16 %B_37, i16 %zext_ln184_18

]]></Node>
<StgValue><ssdm name="B_aln_54"/></StgValue>
</operation>

<operation id="4142" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3460 %shl_ln191_18 = shl i32 1, i32 %sext_ln167_18

]]></Node>
<StgValue><ssdm name="shl_ln191_18"/></StgValue>
</operation>

<operation id="4143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3461 %trunc_ln191_18 = trunc i32 %shl_ln191_18

]]></Node>
<StgValue><ssdm name="trunc_ln191_18"/></StgValue>
</operation>

<operation id="4144" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3462 %add_ln191_18 = add i16 %trunc_ln191_18, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_18"/></StgValue>
</operation>

<operation id="4145" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3463 %lost_18 = and i16 %add_ln191_18, i16 %B_37

]]></Node>
<StgValue><ssdm name="lost_18"/></StgValue>
</operation>

<operation id="4146" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3464 %sticky_36 = icmp_ne  i16 %lost_18, i16 0

]]></Node>
<StgValue><ssdm name="sticky_36"/></StgValue>
</operation>

<operation id="4147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3465 %sext_ln167_18cast = trunc i32 %sext_ln167_18

]]></Node>
<StgValue><ssdm name="sext_ln167_18cast"/></StgValue>
</operation>

<operation id="4148" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3466 %B_aln_55 = lshr i16 %B_37, i16 %sext_ln167_18cast

]]></Node>
<StgValue><ssdm name="B_aln_55"/></StgValue>
</operation>

<operation id="4149" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3467 %B_aln_56 = select i1 %icmp_ln182_18, i16 %B_aln_54, i16 %B_aln_55

]]></Node>
<StgValue><ssdm name="B_aln_56"/></StgValue>
</operation>

<operation id="4150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3468 %zext_ln181_18 = zext i16 %B_aln_56

]]></Node>
<StgValue><ssdm name="zext_ln181_18"/></StgValue>
</operation>

<operation id="4151" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3469 %xor_ln182_18 = xor i1 %icmp_ln182_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_18"/></StgValue>
</operation>

<operation id="4152" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3470 %sticky_37 = and i1 %sticky_36, i1 %xor_ln182_18

]]></Node>
<StgValue><ssdm name="sticky_37"/></StgValue>
</operation>

<operation id="4153" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3471 %xor_ln200_18 = xor i1 %sa_18, i1 %sb_18

]]></Node>
<StgValue><ssdm name="xor_ln200_18"/></StgValue>
</operation>

<operation id="4154" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3472 %M_144 = add i17 %zext_ln181_18, i17 %zext_ln178_56

]]></Node>
<StgValue><ssdm name="M_144"/></StgValue>
</operation>

<operation id="4155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3473 %zext_ln198_36 = zext i17 %M_144

]]></Node>
<StgValue><ssdm name="zext_ln198_36"/></StgValue>
</operation>

<operation id="4156" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3474 %icmp_ln203_18 = icmp_ult  i16 %A_37, i16 %B_aln_56

]]></Node>
<StgValue><ssdm name="icmp_ln203_18"/></StgValue>
</operation>

<operation id="4157" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3475 %xor_ln203_18 = xor i1 %icmp_ln203_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_18"/></StgValue>
</operation>

<operation id="4158" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3476 %M_145 = sub i17 %zext_ln178_56, i17 %zext_ln181_18

]]></Node>
<StgValue><ssdm name="M_145"/></StgValue>
</operation>

<operation id="4159" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3477 %M_146 = sub i17 %zext_ln181_18, i17 %zext_ln178_56

]]></Node>
<StgValue><ssdm name="M_146"/></StgValue>
</operation>

<operation id="4160" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3478 %M_147 = select i1 %xor_ln203_18, i17 %M_145, i17 %M_146

]]></Node>
<StgValue><ssdm name="M_147"/></StgValue>
</operation>

<operation id="4161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3479 %sext_ln203_18 = sext i17 %M_147

]]></Node>
<StgValue><ssdm name="sext_ln203_18"/></StgValue>
</operation>

<operation id="4162" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3480 %s_76 = select i1 %xor_ln203_18, i1 %sa_18, i1 %sb_18

]]></Node>
<StgValue><ssdm name="s_76"/></StgValue>
</operation>

<operation id="4163" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3481 %M_148 = select i1 %xor_ln200_18, i18 %sext_ln203_18, i18 %zext_ln198_36

]]></Node>
<StgValue><ssdm name="M_148"/></StgValue>
</operation>

<operation id="4164" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3482 %s_77 = select i1 %xor_ln200_18, i1 %s_76, i1 %sb_18

]]></Node>
<StgValue><ssdm name="s_77"/></StgValue>
</operation>

<operation id="4165" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3483 %icmp_ln207_18 = icmp_eq  i18 %M_148, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_18"/></StgValue>
</operation>

<operation id="4166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3484 %tmp_271 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_148, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="4167" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3485 %icmp_ln217_18 = icmp_ne  i2 %tmp_271, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_18"/></StgValue>
</operation>

<operation id="4168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3486 %trunc_ln217_17 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_148, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_17"/></StgValue>
</operation>

<operation id="4169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3487 %sext_ln217_18 = sext i17 %trunc_ln217_17

]]></Node>
<StgValue><ssdm name="sext_ln217_18"/></StgValue>
</operation>

<operation id="4170" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3488 %maxe_164 = add i9 %zext_ln178_54, i9 1

]]></Node>
<StgValue><ssdm name="maxe_164"/></StgValue>
</operation>

<operation id="4171" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3489 %maxe_165 = select i1 %icmp_ln217_18, i9 %maxe_164, i9 %zext_ln178_54

]]></Node>
<StgValue><ssdm name="maxe_165"/></StgValue>
</operation>

<operation id="4172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3490 %zext_ln217_18 = zext i9 %maxe_165

]]></Node>
<StgValue><ssdm name="zext_ln217_18"/></StgValue>
</operation>

<operation id="4173" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3491 %M_149 = select i1 %icmp_ln217_18, i18 %sext_ln217_18, i18 %M_148

]]></Node>
<StgValue><ssdm name="M_149"/></StgValue>
</operation>

<operation id="4174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3492 %sext_ln198_18 = sext i18 %M_149

]]></Node>
<StgValue><ssdm name="sext_ln198_18"/></StgValue>
</operation>

<operation id="4175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:3493 %zext_ln198_37 = zext i31 %sext_ln198_18

]]></Node>
<StgValue><ssdm name="zext_ln198_37"/></StgValue>
</operation>

<operation id="4176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3494 %trunc_ln198_36 = trunc i18 %M_149

]]></Node>
<StgValue><ssdm name="trunc_ln198_36"/></StgValue>
</operation>

<operation id="4177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3495 %tmp_272 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_149, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="4178" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:3496 %icmp_ln220_36 = icmp_eq  i3 %tmp_272, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_36"/></StgValue>
</operation>

<operation id="4179" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3497 %icmp_ln220_37 = icmp_eq  i9 %maxe_165, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_37"/></StgValue>
</operation>

<operation id="4180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3498 %tmp_79 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_37, i1 1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="4181" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3499 %lz_36 = add i32 %tmp_79, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_36"/></StgValue>
</operation>

<operation id="4182" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3500 %icmp_ln222_18 = icmp_sgt  i32 %lz_36, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_18"/></StgValue>
</operation>

<operation id="4183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3501 %zext_ln223_18 = zext i9 %maxe_165

]]></Node>
<StgValue><ssdm name="zext_ln223_18"/></StgValue>
</operation>

<operation id="4184" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3502 %icmp_ln223_18 = icmp_slt  i32 %lz_36, i32 %zext_ln223_18

]]></Node>
<StgValue><ssdm name="icmp_ln223_18"/></StgValue>
</operation>

<operation id="4185" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3503 %xor_ln223_18 = xor i1 %icmp_ln223_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_18"/></StgValue>
</operation>

<operation id="4186" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3504 %lz_37 = select i1 %xor_ln223_18, i32 %zext_ln223_18, i32 %lz_36

]]></Node>
<StgValue><ssdm name="lz_37"/></StgValue>
</operation>

<operation id="4187" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3505 %M_150 = shl i32 %zext_ln198_37, i32 %lz_37

]]></Node>
<StgValue><ssdm name="M_150"/></StgValue>
</operation>

<operation id="4188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3506 %trunc_ln198_37 = trunc i32 %M_150

]]></Node>
<StgValue><ssdm name="trunc_ln198_37"/></StgValue>
</operation>

<operation id="4189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3507 %trunc_ln225_18 = trunc i32 %lz_37

]]></Node>
<StgValue><ssdm name="trunc_ln225_18"/></StgValue>
</operation>

<operation id="4190" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3508 %maxe_166 = sub i16 %zext_ln217_18, i16 %trunc_ln225_18

]]></Node>
<StgValue><ssdm name="maxe_166"/></StgValue>
</operation>

<operation id="4191" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3509 %xor_ln220_18 = xor i1 %icmp_ln220_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_18"/></StgValue>
</operation>

<operation id="4192" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3510 %and_ln222_36 = and i1 %icmp_ln222_18, i1 %xor_ln220_18

]]></Node>
<StgValue><ssdm name="and_ln222_36"/></StgValue>
</operation>

<operation id="4193" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3511 %and_ln222_37 = and i1 %and_ln222_36, i1 %icmp_ln220_36

]]></Node>
<StgValue><ssdm name="and_ln222_37"/></StgValue>
</operation>

<operation id="4194" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3512 %maxe_167 = select i1 %and_ln222_37, i16 %maxe_166, i16 %zext_ln217_18

]]></Node>
<StgValue><ssdm name="maxe_167"/></StgValue>
</operation>

<operation id="4195" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3513 %and_ln220_18 = and i1 %icmp_ln220_36, i1 %icmp_ln220_37

]]></Node>
<StgValue><ssdm name="and_ln220_18"/></StgValue>
</operation>

<operation id="4196" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3514 %maxe_168 = select i1 %and_ln220_18, i16 0, i16 %maxe_167

]]></Node>
<StgValue><ssdm name="maxe_168"/></StgValue>
</operation>

<operation id="4197" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3515 %M_151 = select i1 %and_ln222_37, i16 %trunc_ln198_37, i16 %trunc_ln198_36

]]></Node>
<StgValue><ssdm name="M_151"/></StgValue>
</operation>

<operation id="4198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3516 %round_up_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_151, i32 8

]]></Node>
<StgValue><ssdm name="round_up_55"/></StgValue>
</operation>

<operation id="4199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3517 %frac_keep_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_151, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_18"/></StgValue>
</operation>

<operation id="4200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3518 %trunc_ln231_17 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_151, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_17"/></StgValue>
</operation>

<operation id="4201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3519 %zext_ln231_18 = zext i8 %frac_keep_18

]]></Node>
<StgValue><ssdm name="zext_ln231_18"/></StgValue>
</operation>

<operation id="4202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3520 %tmp_140 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_37

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="4203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3521 %trunc_ln240_18 = trunc i16 %M_151

]]></Node>
<StgValue><ssdm name="trunc_ln240_18"/></StgValue>
</operation>

<operation id="4204" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3522 %or_ln240_66 = or i2 %trunc_ln240_18, i2 %tmp_140

]]></Node>
<StgValue><ssdm name="or_ln240_66"/></StgValue>
</operation>

<operation id="4205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3523 %tmp_274 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_151, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="4206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3524 %or_ln240_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_274, i2 %or_ln240_66

]]></Node>
<StgValue><ssdm name="or_ln240_17"/></StgValue>
</operation>

<operation id="4207" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3525 %icmp_ln240_18 = icmp_ne  i7 %or_ln240_17, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_18"/></StgValue>
</operation>

<operation id="4208" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3526 %round_up_56 = or i1 %icmp_ln240_18, i1 %round_up_55

]]></Node>
<StgValue><ssdm name="round_up_56"/></StgValue>
</operation>

<operation id="4209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3527 %tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_151, i32 7

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="4210" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3528 %round_up_57 = and i1 %round_up_56, i1 %tmp_275

]]></Node>
<StgValue><ssdm name="round_up_57"/></StgValue>
</operation>

<operation id="4211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3529 %zext_ln238_18 = zext i1 %round_up_57

]]></Node>
<StgValue><ssdm name="zext_ln238_18"/></StgValue>
</operation>

<operation id="4212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3530 %zext_ln244_36 = zext i1 %round_up_57

]]></Node>
<StgValue><ssdm name="zext_ln244_36"/></StgValue>
</operation>

<operation id="4213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3531 %zext_ln244_37 = zext i1 %round_up_57

]]></Node>
<StgValue><ssdm name="zext_ln244_37"/></StgValue>
</operation>

<operation id="4214" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3532 %rounded_18 = add i9 %zext_ln238_18, i9 %zext_ln231_18

]]></Node>
<StgValue><ssdm name="rounded_18"/></StgValue>
</operation>

<operation id="4215" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3533 %add_ln244_19 = add i8 %zext_ln244_37, i8 %frac_keep_18

]]></Node>
<StgValue><ssdm name="add_ln244_19"/></StgValue>
</operation>

<operation id="4216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3534 %tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_18, i32 8

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="4217" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3535 %maxe_169 = add i16 %maxe_168, i16 1

]]></Node>
<StgValue><ssdm name="maxe_169"/></StgValue>
</operation>

<operation id="4218" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3536 %maxe_170 = select i1 %tmp_276, i16 %maxe_169, i16 %maxe_168

]]></Node>
<StgValue><ssdm name="maxe_170"/></StgValue>
</operation>

<operation id="4219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3537 %trunc_ln247_17 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_19, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_17"/></StgValue>
</operation>

<operation id="4220" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3538 %add_ln247_36 = add i7 %zext_ln244_36, i7 %trunc_ln231_17

]]></Node>
<StgValue><ssdm name="add_ln247_36"/></StgValue>
</operation>

<operation id="4221" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3539 %m7_18 = select i1 %tmp_276, i7 %trunc_ln247_17, i7 %add_ln247_36

]]></Node>
<StgValue><ssdm name="m7_18"/></StgValue>
</operation>

<operation id="4222" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3540 %icmp_ln250_18 = icmp_ugt  i16 %maxe_170, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_18"/></StgValue>
</operation>

<operation id="4223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3541 %shl_ln23_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_77, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_34"/></StgValue>
</operation>

<operation id="4224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3542 %or_ln23_36 = or i16 %shl_ln23_34, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_36"/></StgValue>
</operation>

<operation id="4225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3543 %shl_ln23_35 = shl i16 %maxe_170, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_35"/></StgValue>
</operation>

<operation id="4226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3544 %tmp162 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_77, i8 0, i7 %m7_18

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="4227" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3545 %or_ln23_37 = or i16 %tmp162, i16 %shl_ln23_35

]]></Node>
<StgValue><ssdm name="or_ln23_37"/></StgValue>
</operation>

<operation id="4228" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3546 %or_ln142_50 = or i1 %icmp_ln134_18, i1 %or_ln142_18

]]></Node>
<StgValue><ssdm name="or_ln142_50"/></StgValue>
</operation>

<operation id="4229" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3547 %or_ln145_85 = or i1 %or_ln142_50, i1 %icmp_ln145_18

]]></Node>
<StgValue><ssdm name="or_ln145_85"/></StgValue>
</operation>

<operation id="4230" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3548 %xor_ln145_18 = xor i1 %or_ln145_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_18"/></StgValue>
</operation>

<operation id="4231" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3549 %and_ln172_18 = and i1 %icmp_ln172_18, i1 %xor_ln145_18

]]></Node>
<StgValue><ssdm name="and_ln172_18"/></StgValue>
</operation>

<operation id="4232" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3550 %select_ln172_18 = select i1 %and_ln172_18, i16 %select_ln174_18, i16 %or_ln23_37

]]></Node>
<StgValue><ssdm name="select_ln172_18"/></StgValue>
</operation>

<operation id="4233" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3551 %or_ln172_18 = or i1 %or_ln145_85, i1 %icmp_ln172_18

]]></Node>
<StgValue><ssdm name="or_ln172_18"/></StgValue>
</operation>

<operation id="4234" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3552 %or_ln207_18 = or i1 %or_ln172_18, i1 %icmp_ln207_18

]]></Node>
<StgValue><ssdm name="or_ln207_18"/></StgValue>
</operation>

<operation id="4235" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3553 %xor_ln207_18 = xor i1 %or_ln207_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_18"/></StgValue>
</operation>

<operation id="4236" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3554 %and_ln250_18 = and i1 %icmp_ln250_18, i1 %xor_ln207_18

]]></Node>
<StgValue><ssdm name="and_ln250_18"/></StgValue>
</operation>

<operation id="4237" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3555 %select_ln250_18 = select i1 %and_ln250_18, i16 %or_ln23_36, i16 %select_ln172_18

]]></Node>
<StgValue><ssdm name="select_ln250_18"/></StgValue>
</operation>

<operation id="4238" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3556 %and_ln135_36 = and i1 %icmp_ln134_18, i1 %icmp_ln135_18

]]></Node>
<StgValue><ssdm name="and_ln135_36"/></StgValue>
</operation>

<operation id="4239" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3557 %select_ln135_18 = select i1 %and_ln135_36, i16 %select_ln138_18, i16 %select_ln250_18

]]></Node>
<StgValue><ssdm name="select_ln135_18"/></StgValue>
</operation>

<operation id="4240" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3558 %xor_ln135_18 = xor i1 %icmp_ln135_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_18"/></StgValue>
</operation>

<operation id="4241" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3559 %and_ln135_37 = and i1 %icmp_ln134_18, i1 %xor_ln135_18

]]></Node>
<StgValue><ssdm name="and_ln135_37"/></StgValue>
</operation>

<operation id="4242" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3560 %xor_ln142_18 = xor i1 %or_ln142_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_18"/></StgValue>
</operation>

<operation id="4243" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3561 %and_ln145_18 = and i1 %icmp_ln145_18, i1 %xor_ln142_18

]]></Node>
<StgValue><ssdm name="and_ln145_18"/></StgValue>
</operation>

<operation id="4244" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3562 %or_ln145_86 = or i1 %and_ln135_37, i1 %and_ln145_18

]]></Node>
<StgValue><ssdm name="or_ln145_86"/></StgValue>
</operation>

<operation id="4245" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3563 %select_ln145_18 = select i1 %or_ln145_86, i16 %a_bits_assign_18_load, i16 %select_ln135_18

]]></Node>
<StgValue><ssdm name="select_ln145_18"/></StgValue>
</operation>

<operation id="4246" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3564 %xor_ln134_18 = xor i1 %icmp_ln134_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_18"/></StgValue>
</operation>

<operation id="4247" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3565 %and_ln142_18 = and i1 %or_ln142_18, i1 %xor_ln134_18

]]></Node>
<StgValue><ssdm name="and_ln142_18"/></StgValue>
</operation>

<operation id="4248" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3566 %select_ln142_18 = select i1 %and_ln142_18, i16 %e_b_18, i16 %select_ln145_18

]]></Node>
<StgValue><ssdm name="select_ln142_18"/></StgValue>
</operation>

<operation id="4249" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3567 %xor_ln172_18 = xor i1 %or_ln172_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_18"/></StgValue>
</operation>

<operation id="4250" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3568 %and_ln207_18 = and i1 %icmp_ln207_18, i1 %xor_ln172_18

]]></Node>
<StgValue><ssdm name="and_ln207_18"/></StgValue>
</operation>

<operation id="4251" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3569 %select_ln207_18 = select i1 %and_ln207_18, i16 0, i16 %select_ln142_18

]]></Node>
<StgValue><ssdm name="select_ln207_18"/></StgValue>
</operation>

<operation id="4252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3572 %tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_19_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="4253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3574 %ea_19 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_19_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_19"/></StgValue>
</operation>

<operation id="4254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3576 %zext_ln129_38 = zext i7 %ma_19

]]></Node>
<StgValue><ssdm name="zext_ln129_38"/></StgValue>
</operation>

<operation id="4255" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3578 %icmp_ln134_19 = icmp_eq  i8 %ea_19, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_19"/></StgValue>
</operation>

<operation id="4256" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3579 %icmp_ln135_19 = icmp_eq  i7 %ma_19, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_19"/></StgValue>
</operation>

<operation id="4257" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3580 %icmp_ln142_19 = icmp_eq  i8 %eb_19, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_19"/></StgValue>
</operation>

<operation id="4258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3581 %trunc_ln144_18 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_19_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_18"/></StgValue>
</operation>

<operation id="4259" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3582 %or_ln144_49 = or i7 %trunc_ln144_18, i7 %ma_19

]]></Node>
<StgValue><ssdm name="or_ln144_49"/></StgValue>
</operation>

<operation id="4260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3583 %tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_19_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="4261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3584 %or_ln144_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_279, i7 %or_ln144_49

]]></Node>
<StgValue><ssdm name="or_ln144_18"/></StgValue>
</operation>

<operation id="4262" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3585 %icmp_ln144_19 = icmp_eq  i8 %or_ln144_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_19"/></StgValue>
</operation>

<operation id="4263" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3586 %or_ln142_19 = or i1 %icmp_ln142_19, i1 %icmp_ln144_19

]]></Node>
<StgValue><ssdm name="or_ln142_19"/></StgValue>
</operation>

<operation id="4264" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3588 %xor_ln138_19 = xor i1 %tmp_277, i1 %tmp_278

]]></Node>
<StgValue><ssdm name="xor_ln138_19"/></StgValue>
</operation>

<operation id="4265" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3589 %and_ln138_38 = and i1 %icmp_ln138_19, i1 %xor_ln138_19

]]></Node>
<StgValue><ssdm name="and_ln138_38"/></StgValue>
</operation>

<operation id="4266" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3590 %and_ln138_39 = and i1 %and_ln138_38, i1 %icmp_ln142_19

]]></Node>
<StgValue><ssdm name="and_ln138_39"/></StgValue>
</operation>

<operation id="4267" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3591 %select_ln138_19 = select i1 %and_ln138_39, i16 32641, i16 %a_bits_assign_19_load

]]></Node>
<StgValue><ssdm name="select_ln138_19"/></StgValue>
</operation>

<operation id="4268" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3597 %icmp_ln158_38 = icmp_ne  i8 %ea_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_38"/></StgValue>
</operation>

<operation id="4269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3598 %or_ln158_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_19

]]></Node>
<StgValue><ssdm name="or_ln158_37"/></StgValue>
</operation>

<operation id="4270" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3601 %select_ln158_38 = select i1 %icmp_ln158_38, i8 %or_ln158_37, i8 %zext_ln129_38

]]></Node>
<StgValue><ssdm name="select_ln158_38"/></StgValue>
</operation>

<operation id="4271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3602 %A_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_38, i8 0

]]></Node>
<StgValue><ssdm name="A_38"/></StgValue>
</operation>

<operation id="4272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3604 %B_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_39, i8 0

]]></Node>
<StgValue><ssdm name="B_38"/></StgValue>
</operation>

<operation id="4273" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3605 %icmp_ln162_19 = icmp_eq  i8 %ea_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_19"/></StgValue>
</operation>

<operation id="4274" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3606 %ea1_19 = select i1 %icmp_ln162_19, i8 1, i8 %ea_19

]]></Node>
<StgValue><ssdm name="ea1_19"/></StgValue>
</operation>

<operation id="4275" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3609 %icmp_ln166_19 = icmp_ult  i8 %ea1_19, i8 %eb1_19

]]></Node>
<StgValue><ssdm name="icmp_ln166_19"/></StgValue>
</operation>

<operation id="4276" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3610 %xor_ln166_19 = xor i1 %icmp_ln166_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_19"/></StgValue>
</operation>

<operation id="4277" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3611 %maxe_171 = select i1 %xor_ln166_19, i8 %ea_19, i8 %eb_19

]]></Node>
<StgValue><ssdm name="maxe_171"/></StgValue>
</operation>

<operation id="4278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3612 %zext_ln167_38 = zext i8 %ea1_19

]]></Node>
<StgValue><ssdm name="zext_ln167_38"/></StgValue>
</operation>

<operation id="4279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3613 %zext_ln167_39 = zext i8 %eb1_19

]]></Node>
<StgValue><ssdm name="zext_ln167_39"/></StgValue>
</operation>

<operation id="4280" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3614 %sub_ln167_38 = sub i9 %zext_ln167_38, i9 %zext_ln167_39

]]></Node>
<StgValue><ssdm name="sub_ln167_38"/></StgValue>
</operation>

<operation id="4281" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3615 %sub_ln167_39 = sub i9 %zext_ln167_39, i9 %zext_ln167_38

]]></Node>
<StgValue><ssdm name="sub_ln167_39"/></StgValue>
</operation>

<operation id="4282" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3616 %diff_19 = select i1 %xor_ln166_19, i9 %sub_ln167_38, i9 %sub_ln167_39

]]></Node>
<StgValue><ssdm name="diff_19"/></StgValue>
</operation>

<operation id="4283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3617 %sext_ln167_19 = sext i9 %diff_19

]]></Node>
<StgValue><ssdm name="sext_ln167_19"/></StgValue>
</operation>

<operation id="4284" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3618 %icmp_ln172_19 = icmp_sgt  i9 %diff_19, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_19"/></StgValue>
</operation>

<operation id="4285" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3619 %select_ln174_19 = select i1 %xor_ln166_19, i16 %a_bits_assign_19_load, i16 %e_b_19

]]></Node>
<StgValue><ssdm name="select_ln174_19"/></StgValue>
</operation>

<operation id="4286" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3620 %icmp_ln178_19 = icmp_ult  i8 %ea1_19, i8 %eb1_19

]]></Node>
<StgValue><ssdm name="icmp_ln178_19"/></StgValue>
</operation>

<operation id="4287" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3621 %maxe_172 = select i1 %icmp_ln178_19, i8 %eb_19, i8 %maxe_171

]]></Node>
<StgValue><ssdm name="maxe_172"/></StgValue>
</operation>

<operation id="4288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3622 %zext_ln178_57 = zext i8 %maxe_172

]]></Node>
<StgValue><ssdm name="zext_ln178_57"/></StgValue>
</operation>

<operation id="4289" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3623 %B_39 = select i1 %icmp_ln178_19, i16 %A_38, i16 %B_38

]]></Node>
<StgValue><ssdm name="B_39"/></StgValue>
</operation>

<operation id="4290" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3624 %A_39 = select i1 %icmp_ln178_19, i16 %B_38, i16 %A_38

]]></Node>
<StgValue><ssdm name="A_39"/></StgValue>
</operation>

<operation id="4291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3625 %zext_ln178_59 = zext i16 %A_39

]]></Node>
<StgValue><ssdm name="zext_ln178_59"/></StgValue>
</operation>

<operation id="4292" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3626 %sb_19 = select i1 %icmp_ln178_19, i1 %tmp_277, i1 %tmp_278

]]></Node>
<StgValue><ssdm name="sb_19"/></StgValue>
</operation>

<operation id="4293" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3627 %sa_19 = select i1 %icmp_ln178_19, i1 %tmp_278, i1 %tmp_277

]]></Node>
<StgValue><ssdm name="sa_19"/></StgValue>
</operation>

<operation id="4294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3628 %tmp_281 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_19, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="4295" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3629 %icmp_ln182_19 = icmp_slt  i8 %tmp_281, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_19"/></StgValue>
</operation>

<operation id="4296" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3630 %icmp_ln184_19 = icmp_eq  i9 %diff_19, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_19"/></StgValue>
</operation>

<operation id="4297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3631 %lshr_ln184_18 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_39, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_18"/></StgValue>
</operation>

<operation id="4298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3632 %zext_ln184_19 = zext i15 %lshr_ln184_18

]]></Node>
<StgValue><ssdm name="zext_ln184_19"/></StgValue>
</operation>

<operation id="4299" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3633 %B_aln_57 = select i1 %icmp_ln184_19, i16 %B_39, i16 %zext_ln184_19

]]></Node>
<StgValue><ssdm name="B_aln_57"/></StgValue>
</operation>

<operation id="4300" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3634 %shl_ln191_19 = shl i32 1, i32 %sext_ln167_19

]]></Node>
<StgValue><ssdm name="shl_ln191_19"/></StgValue>
</operation>

<operation id="4301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3635 %trunc_ln191_19 = trunc i32 %shl_ln191_19

]]></Node>
<StgValue><ssdm name="trunc_ln191_19"/></StgValue>
</operation>

<operation id="4302" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3636 %add_ln191_19 = add i16 %trunc_ln191_19, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_19"/></StgValue>
</operation>

<operation id="4303" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3637 %lost_19 = and i16 %add_ln191_19, i16 %B_39

]]></Node>
<StgValue><ssdm name="lost_19"/></StgValue>
</operation>

<operation id="4304" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3638 %sticky_38 = icmp_ne  i16 %lost_19, i16 0

]]></Node>
<StgValue><ssdm name="sticky_38"/></StgValue>
</operation>

<operation id="4305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3639 %sext_ln167_19cast = trunc i32 %sext_ln167_19

]]></Node>
<StgValue><ssdm name="sext_ln167_19cast"/></StgValue>
</operation>

<operation id="4306" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3640 %B_aln_58 = lshr i16 %B_39, i16 %sext_ln167_19cast

]]></Node>
<StgValue><ssdm name="B_aln_58"/></StgValue>
</operation>

<operation id="4307" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3641 %B_aln_59 = select i1 %icmp_ln182_19, i16 %B_aln_57, i16 %B_aln_58

]]></Node>
<StgValue><ssdm name="B_aln_59"/></StgValue>
</operation>

<operation id="4308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3642 %zext_ln181_19 = zext i16 %B_aln_59

]]></Node>
<StgValue><ssdm name="zext_ln181_19"/></StgValue>
</operation>

<operation id="4309" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3643 %xor_ln182_19 = xor i1 %icmp_ln182_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_19"/></StgValue>
</operation>

<operation id="4310" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3644 %sticky_39 = and i1 %sticky_38, i1 %xor_ln182_19

]]></Node>
<StgValue><ssdm name="sticky_39"/></StgValue>
</operation>

<operation id="4311" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3645 %xor_ln200_19 = xor i1 %sa_19, i1 %sb_19

]]></Node>
<StgValue><ssdm name="xor_ln200_19"/></StgValue>
</operation>

<operation id="4312" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3646 %M_152 = add i17 %zext_ln181_19, i17 %zext_ln178_59

]]></Node>
<StgValue><ssdm name="M_152"/></StgValue>
</operation>

<operation id="4313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3647 %zext_ln198_38 = zext i17 %M_152

]]></Node>
<StgValue><ssdm name="zext_ln198_38"/></StgValue>
</operation>

<operation id="4314" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3648 %icmp_ln203_19 = icmp_ult  i16 %A_39, i16 %B_aln_59

]]></Node>
<StgValue><ssdm name="icmp_ln203_19"/></StgValue>
</operation>

<operation id="4315" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3649 %xor_ln203_19 = xor i1 %icmp_ln203_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_19"/></StgValue>
</operation>

<operation id="4316" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3650 %M_153 = sub i17 %zext_ln178_59, i17 %zext_ln181_19

]]></Node>
<StgValue><ssdm name="M_153"/></StgValue>
</operation>

<operation id="4317" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3651 %M_154 = sub i17 %zext_ln181_19, i17 %zext_ln178_59

]]></Node>
<StgValue><ssdm name="M_154"/></StgValue>
</operation>

<operation id="4318" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3652 %M_155 = select i1 %xor_ln203_19, i17 %M_153, i17 %M_154

]]></Node>
<StgValue><ssdm name="M_155"/></StgValue>
</operation>

<operation id="4319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3653 %sext_ln203_19 = sext i17 %M_155

]]></Node>
<StgValue><ssdm name="sext_ln203_19"/></StgValue>
</operation>

<operation id="4320" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3654 %s_80 = select i1 %xor_ln203_19, i1 %sa_19, i1 %sb_19

]]></Node>
<StgValue><ssdm name="s_80"/></StgValue>
</operation>

<operation id="4321" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3655 %M_156 = select i1 %xor_ln200_19, i18 %sext_ln203_19, i18 %zext_ln198_38

]]></Node>
<StgValue><ssdm name="M_156"/></StgValue>
</operation>

<operation id="4322" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3656 %s_81 = select i1 %xor_ln200_19, i1 %s_80, i1 %sb_19

]]></Node>
<StgValue><ssdm name="s_81"/></StgValue>
</operation>

<operation id="4323" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3657 %icmp_ln207_19 = icmp_eq  i18 %M_156, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_19"/></StgValue>
</operation>

<operation id="4324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3658 %tmp_282 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_156, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="4325" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3659 %icmp_ln217_19 = icmp_ne  i2 %tmp_282, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_19"/></StgValue>
</operation>

<operation id="4326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3660 %trunc_ln217_18 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_156, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_18"/></StgValue>
</operation>

<operation id="4327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3661 %sext_ln217_19 = sext i17 %trunc_ln217_18

]]></Node>
<StgValue><ssdm name="sext_ln217_19"/></StgValue>
</operation>

<operation id="4328" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3662 %maxe_173 = add i9 %zext_ln178_57, i9 1

]]></Node>
<StgValue><ssdm name="maxe_173"/></StgValue>
</operation>

<operation id="4329" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3663 %maxe_174 = select i1 %icmp_ln217_19, i9 %maxe_173, i9 %zext_ln178_57

]]></Node>
<StgValue><ssdm name="maxe_174"/></StgValue>
</operation>

<operation id="4330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3664 %zext_ln217_19 = zext i9 %maxe_174

]]></Node>
<StgValue><ssdm name="zext_ln217_19"/></StgValue>
</operation>

<operation id="4331" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3665 %M_157 = select i1 %icmp_ln217_19, i18 %sext_ln217_19, i18 %M_156

]]></Node>
<StgValue><ssdm name="M_157"/></StgValue>
</operation>

<operation id="4332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3666 %sext_ln198_19 = sext i18 %M_157

]]></Node>
<StgValue><ssdm name="sext_ln198_19"/></StgValue>
</operation>

<operation id="4333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:3667 %zext_ln198_39 = zext i31 %sext_ln198_19

]]></Node>
<StgValue><ssdm name="zext_ln198_39"/></StgValue>
</operation>

<operation id="4334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3668 %trunc_ln198_38 = trunc i18 %M_157

]]></Node>
<StgValue><ssdm name="trunc_ln198_38"/></StgValue>
</operation>

<operation id="4335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3669 %tmp_283 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_157, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="4336" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:3670 %icmp_ln220_38 = icmp_eq  i3 %tmp_283, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_38"/></StgValue>
</operation>

<operation id="4337" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3671 %icmp_ln220_39 = icmp_eq  i9 %maxe_174, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_39"/></StgValue>
</operation>

<operation id="4338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3672 %tmp_80 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_39, i1 1

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="4339" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3673 %lz_38 = add i32 %tmp_80, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_38"/></StgValue>
</operation>

<operation id="4340" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3674 %icmp_ln222_19 = icmp_sgt  i32 %lz_38, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_19"/></StgValue>
</operation>

<operation id="4341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3675 %zext_ln223_19 = zext i9 %maxe_174

]]></Node>
<StgValue><ssdm name="zext_ln223_19"/></StgValue>
</operation>

<operation id="4342" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3676 %icmp_ln223_19 = icmp_slt  i32 %lz_38, i32 %zext_ln223_19

]]></Node>
<StgValue><ssdm name="icmp_ln223_19"/></StgValue>
</operation>

<operation id="4343" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3677 %xor_ln223_19 = xor i1 %icmp_ln223_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_19"/></StgValue>
</operation>

<operation id="4344" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3678 %lz_39 = select i1 %xor_ln223_19, i32 %zext_ln223_19, i32 %lz_38

]]></Node>
<StgValue><ssdm name="lz_39"/></StgValue>
</operation>

<operation id="4345" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3679 %M_158 = shl i32 %zext_ln198_39, i32 %lz_39

]]></Node>
<StgValue><ssdm name="M_158"/></StgValue>
</operation>

<operation id="4346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3680 %trunc_ln198_39 = trunc i32 %M_158

]]></Node>
<StgValue><ssdm name="trunc_ln198_39"/></StgValue>
</operation>

<operation id="4347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3681 %trunc_ln225_19 = trunc i32 %lz_39

]]></Node>
<StgValue><ssdm name="trunc_ln225_19"/></StgValue>
</operation>

<operation id="4348" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3682 %maxe_175 = sub i16 %zext_ln217_19, i16 %trunc_ln225_19

]]></Node>
<StgValue><ssdm name="maxe_175"/></StgValue>
</operation>

<operation id="4349" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3683 %xor_ln220_19 = xor i1 %icmp_ln220_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_19"/></StgValue>
</operation>

<operation id="4350" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3684 %and_ln222_38 = and i1 %icmp_ln222_19, i1 %xor_ln220_19

]]></Node>
<StgValue><ssdm name="and_ln222_38"/></StgValue>
</operation>

<operation id="4351" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3685 %and_ln222_39 = and i1 %and_ln222_38, i1 %icmp_ln220_38

]]></Node>
<StgValue><ssdm name="and_ln222_39"/></StgValue>
</operation>

<operation id="4352" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3686 %maxe_176 = select i1 %and_ln222_39, i16 %maxe_175, i16 %zext_ln217_19

]]></Node>
<StgValue><ssdm name="maxe_176"/></StgValue>
</operation>

<operation id="4353" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3687 %and_ln220_19 = and i1 %icmp_ln220_38, i1 %icmp_ln220_39

]]></Node>
<StgValue><ssdm name="and_ln220_19"/></StgValue>
</operation>

<operation id="4354" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3688 %maxe_177 = select i1 %and_ln220_19, i16 0, i16 %maxe_176

]]></Node>
<StgValue><ssdm name="maxe_177"/></StgValue>
</operation>

<operation id="4355" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3689 %M_159 = select i1 %and_ln222_39, i16 %trunc_ln198_39, i16 %trunc_ln198_38

]]></Node>
<StgValue><ssdm name="M_159"/></StgValue>
</operation>

<operation id="4356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3690 %round_up_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_159, i32 8

]]></Node>
<StgValue><ssdm name="round_up_58"/></StgValue>
</operation>

<operation id="4357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3691 %frac_keep_19 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_159, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_19"/></StgValue>
</operation>

<operation id="4358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3692 %trunc_ln231_18 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_159, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_18"/></StgValue>
</operation>

<operation id="4359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3693 %zext_ln231_19 = zext i8 %frac_keep_19

]]></Node>
<StgValue><ssdm name="zext_ln231_19"/></StgValue>
</operation>

<operation id="4360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3694 %tmp_145 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_39

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="4361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3695 %trunc_ln240_19 = trunc i16 %M_159

]]></Node>
<StgValue><ssdm name="trunc_ln240_19"/></StgValue>
</operation>

<operation id="4362" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3696 %or_ln240_68 = or i2 %trunc_ln240_19, i2 %tmp_145

]]></Node>
<StgValue><ssdm name="or_ln240_68"/></StgValue>
</operation>

<operation id="4363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3697 %tmp_285 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_159, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="4364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3698 %or_ln240_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_285, i2 %or_ln240_68

]]></Node>
<StgValue><ssdm name="or_ln240_18"/></StgValue>
</operation>

<operation id="4365" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3699 %icmp_ln240_19 = icmp_ne  i7 %or_ln240_18, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_19"/></StgValue>
</operation>

<operation id="4366" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3700 %round_up_59 = or i1 %icmp_ln240_19, i1 %round_up_58

]]></Node>
<StgValue><ssdm name="round_up_59"/></StgValue>
</operation>

<operation id="4367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3701 %tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_159, i32 7

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="4368" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3702 %round_up_60 = and i1 %round_up_59, i1 %tmp_286

]]></Node>
<StgValue><ssdm name="round_up_60"/></StgValue>
</operation>

<operation id="4369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3703 %zext_ln238_19 = zext i1 %round_up_60

]]></Node>
<StgValue><ssdm name="zext_ln238_19"/></StgValue>
</operation>

<operation id="4370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3704 %zext_ln244_38 = zext i1 %round_up_60

]]></Node>
<StgValue><ssdm name="zext_ln244_38"/></StgValue>
</operation>

<operation id="4371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3705 %zext_ln244_39 = zext i1 %round_up_60

]]></Node>
<StgValue><ssdm name="zext_ln244_39"/></StgValue>
</operation>

<operation id="4372" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3706 %rounded_19 = add i9 %zext_ln238_19, i9 %zext_ln231_19

]]></Node>
<StgValue><ssdm name="rounded_19"/></StgValue>
</operation>

<operation id="4373" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3707 %add_ln244_20 = add i8 %zext_ln244_39, i8 %frac_keep_19

]]></Node>
<StgValue><ssdm name="add_ln244_20"/></StgValue>
</operation>

<operation id="4374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3708 %tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_19, i32 8

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="4375" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3709 %maxe_178 = add i16 %maxe_177, i16 1

]]></Node>
<StgValue><ssdm name="maxe_178"/></StgValue>
</operation>

<operation id="4376" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3710 %maxe_179 = select i1 %tmp_287, i16 %maxe_178, i16 %maxe_177

]]></Node>
<StgValue><ssdm name="maxe_179"/></StgValue>
</operation>

<operation id="4377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3711 %trunc_ln247_18 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_20, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_18"/></StgValue>
</operation>

<operation id="4378" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3712 %add_ln247_38 = add i7 %zext_ln244_38, i7 %trunc_ln231_18

]]></Node>
<StgValue><ssdm name="add_ln247_38"/></StgValue>
</operation>

<operation id="4379" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3713 %m7_19 = select i1 %tmp_287, i7 %trunc_ln247_18, i7 %add_ln247_38

]]></Node>
<StgValue><ssdm name="m7_19"/></StgValue>
</operation>

<operation id="4380" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3714 %icmp_ln250_19 = icmp_ugt  i16 %maxe_179, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_19"/></StgValue>
</operation>

<operation id="4381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3715 %shl_ln23_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_81, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_36"/></StgValue>
</operation>

<operation id="4382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3716 %or_ln23_38 = or i16 %shl_ln23_36, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_38"/></StgValue>
</operation>

<operation id="4383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3717 %shl_ln23_37 = shl i16 %maxe_179, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_37"/></StgValue>
</operation>

<operation id="4384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3718 %tmp167 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_81, i8 0, i7 %m7_19

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="4385" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3719 %or_ln23_39 = or i16 %tmp167, i16 %shl_ln23_37

]]></Node>
<StgValue><ssdm name="or_ln23_39"/></StgValue>
</operation>

<operation id="4386" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3720 %or_ln142_51 = or i1 %icmp_ln134_19, i1 %or_ln142_19

]]></Node>
<StgValue><ssdm name="or_ln142_51"/></StgValue>
</operation>

<operation id="4387" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3721 %or_ln145_88 = or i1 %or_ln142_51, i1 %icmp_ln145_19

]]></Node>
<StgValue><ssdm name="or_ln145_88"/></StgValue>
</operation>

<operation id="4388" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3722 %xor_ln145_19 = xor i1 %or_ln145_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_19"/></StgValue>
</operation>

<operation id="4389" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3723 %and_ln172_19 = and i1 %icmp_ln172_19, i1 %xor_ln145_19

]]></Node>
<StgValue><ssdm name="and_ln172_19"/></StgValue>
</operation>

<operation id="4390" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3724 %select_ln172_19 = select i1 %and_ln172_19, i16 %select_ln174_19, i16 %or_ln23_39

]]></Node>
<StgValue><ssdm name="select_ln172_19"/></StgValue>
</operation>

<operation id="4391" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3725 %or_ln172_19 = or i1 %or_ln145_88, i1 %icmp_ln172_19

]]></Node>
<StgValue><ssdm name="or_ln172_19"/></StgValue>
</operation>

<operation id="4392" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3726 %or_ln207_19 = or i1 %or_ln172_19, i1 %icmp_ln207_19

]]></Node>
<StgValue><ssdm name="or_ln207_19"/></StgValue>
</operation>

<operation id="4393" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3727 %xor_ln207_19 = xor i1 %or_ln207_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_19"/></StgValue>
</operation>

<operation id="4394" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3728 %and_ln250_19 = and i1 %icmp_ln250_19, i1 %xor_ln207_19

]]></Node>
<StgValue><ssdm name="and_ln250_19"/></StgValue>
</operation>

<operation id="4395" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3729 %select_ln250_19 = select i1 %and_ln250_19, i16 %or_ln23_38, i16 %select_ln172_19

]]></Node>
<StgValue><ssdm name="select_ln250_19"/></StgValue>
</operation>

<operation id="4396" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3730 %and_ln135_38 = and i1 %icmp_ln134_19, i1 %icmp_ln135_19

]]></Node>
<StgValue><ssdm name="and_ln135_38"/></StgValue>
</operation>

<operation id="4397" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3731 %select_ln135_19 = select i1 %and_ln135_38, i16 %select_ln138_19, i16 %select_ln250_19

]]></Node>
<StgValue><ssdm name="select_ln135_19"/></StgValue>
</operation>

<operation id="4398" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3732 %xor_ln135_19 = xor i1 %icmp_ln135_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_19"/></StgValue>
</operation>

<operation id="4399" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3733 %and_ln135_39 = and i1 %icmp_ln134_19, i1 %xor_ln135_19

]]></Node>
<StgValue><ssdm name="and_ln135_39"/></StgValue>
</operation>

<operation id="4400" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3734 %xor_ln142_19 = xor i1 %or_ln142_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_19"/></StgValue>
</operation>

<operation id="4401" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3735 %and_ln145_19 = and i1 %icmp_ln145_19, i1 %xor_ln142_19

]]></Node>
<StgValue><ssdm name="and_ln145_19"/></StgValue>
</operation>

<operation id="4402" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3736 %or_ln145_89 = or i1 %and_ln135_39, i1 %and_ln145_19

]]></Node>
<StgValue><ssdm name="or_ln145_89"/></StgValue>
</operation>

<operation id="4403" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3737 %select_ln145_19 = select i1 %or_ln145_89, i16 %a_bits_assign_19_load, i16 %select_ln135_19

]]></Node>
<StgValue><ssdm name="select_ln145_19"/></StgValue>
</operation>

<operation id="4404" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3738 %xor_ln134_19 = xor i1 %icmp_ln134_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_19"/></StgValue>
</operation>

<operation id="4405" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3739 %and_ln142_19 = and i1 %or_ln142_19, i1 %xor_ln134_19

]]></Node>
<StgValue><ssdm name="and_ln142_19"/></StgValue>
</operation>

<operation id="4406" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3740 %select_ln142_19 = select i1 %and_ln142_19, i16 %e_b_19, i16 %select_ln145_19

]]></Node>
<StgValue><ssdm name="select_ln142_19"/></StgValue>
</operation>

<operation id="4407" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3741 %xor_ln172_19 = xor i1 %or_ln172_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_19"/></StgValue>
</operation>

<operation id="4408" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3742 %and_ln207_19 = and i1 %icmp_ln207_19, i1 %xor_ln172_19

]]></Node>
<StgValue><ssdm name="and_ln207_19"/></StgValue>
</operation>

<operation id="4409" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3743 %select_ln207_19 = select i1 %and_ln207_19, i16 0, i16 %select_ln142_19

]]></Node>
<StgValue><ssdm name="select_ln207_19"/></StgValue>
</operation>

<operation id="4410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3746 %tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_20_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="4411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3748 %ea_20 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_20_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_20"/></StgValue>
</operation>

<operation id="4412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3750 %zext_ln129_40 = zext i7 %ma_20

]]></Node>
<StgValue><ssdm name="zext_ln129_40"/></StgValue>
</operation>

<operation id="4413" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3752 %icmp_ln134_20 = icmp_eq  i8 %ea_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_20"/></StgValue>
</operation>

<operation id="4414" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3753 %icmp_ln135_20 = icmp_eq  i7 %ma_20, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_20"/></StgValue>
</operation>

<operation id="4415" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3754 %icmp_ln142_20 = icmp_eq  i8 %eb_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_20"/></StgValue>
</operation>

<operation id="4416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3755 %trunc_ln144_19 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_20_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_19"/></StgValue>
</operation>

<operation id="4417" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3756 %or_ln144_50 = or i7 %trunc_ln144_19, i7 %ma_20

]]></Node>
<StgValue><ssdm name="or_ln144_50"/></StgValue>
</operation>

<operation id="4418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3757 %tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_20_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="4419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3758 %or_ln144_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_290, i7 %or_ln144_50

]]></Node>
<StgValue><ssdm name="or_ln144_19"/></StgValue>
</operation>

<operation id="4420" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3759 %icmp_ln144_20 = icmp_eq  i8 %or_ln144_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_20"/></StgValue>
</operation>

<operation id="4421" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3760 %or_ln142_20 = or i1 %icmp_ln142_20, i1 %icmp_ln144_20

]]></Node>
<StgValue><ssdm name="or_ln142_20"/></StgValue>
</operation>

<operation id="4422" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3762 %xor_ln138_20 = xor i1 %tmp_288, i1 %tmp_289

]]></Node>
<StgValue><ssdm name="xor_ln138_20"/></StgValue>
</operation>

<operation id="4423" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3763 %and_ln138_40 = and i1 %icmp_ln138_20, i1 %xor_ln138_20

]]></Node>
<StgValue><ssdm name="and_ln138_40"/></StgValue>
</operation>

<operation id="4424" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3764 %and_ln138_41 = and i1 %and_ln138_40, i1 %icmp_ln142_20

]]></Node>
<StgValue><ssdm name="and_ln138_41"/></StgValue>
</operation>

<operation id="4425" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3765 %select_ln138_20 = select i1 %and_ln138_41, i16 32641, i16 %a_bits_assign_20_load

]]></Node>
<StgValue><ssdm name="select_ln138_20"/></StgValue>
</operation>

<operation id="4426" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3771 %icmp_ln158_40 = icmp_ne  i8 %ea_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_40"/></StgValue>
</operation>

<operation id="4427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3772 %or_ln158_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_20

]]></Node>
<StgValue><ssdm name="or_ln158_39"/></StgValue>
</operation>

<operation id="4428" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3775 %select_ln158_40 = select i1 %icmp_ln158_40, i8 %or_ln158_39, i8 %zext_ln129_40

]]></Node>
<StgValue><ssdm name="select_ln158_40"/></StgValue>
</operation>

<operation id="4429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3776 %A_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_40, i8 0

]]></Node>
<StgValue><ssdm name="A_40"/></StgValue>
</operation>

<operation id="4430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3778 %B_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_41, i8 0

]]></Node>
<StgValue><ssdm name="B_40"/></StgValue>
</operation>

<operation id="4431" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3779 %icmp_ln162_20 = icmp_eq  i8 %ea_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_20"/></StgValue>
</operation>

<operation id="4432" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3780 %ea1_20 = select i1 %icmp_ln162_20, i8 1, i8 %ea_20

]]></Node>
<StgValue><ssdm name="ea1_20"/></StgValue>
</operation>

<operation id="4433" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3783 %icmp_ln166_20 = icmp_ult  i8 %ea1_20, i8 %eb1_20

]]></Node>
<StgValue><ssdm name="icmp_ln166_20"/></StgValue>
</operation>

<operation id="4434" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3784 %xor_ln166_20 = xor i1 %icmp_ln166_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_20"/></StgValue>
</operation>

<operation id="4435" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3785 %maxe_180 = select i1 %xor_ln166_20, i8 %ea_20, i8 %eb_20

]]></Node>
<StgValue><ssdm name="maxe_180"/></StgValue>
</operation>

<operation id="4436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3786 %zext_ln167_40 = zext i8 %ea1_20

]]></Node>
<StgValue><ssdm name="zext_ln167_40"/></StgValue>
</operation>

<operation id="4437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3787 %zext_ln167_41 = zext i8 %eb1_20

]]></Node>
<StgValue><ssdm name="zext_ln167_41"/></StgValue>
</operation>

<operation id="4438" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3788 %sub_ln167_40 = sub i9 %zext_ln167_40, i9 %zext_ln167_41

]]></Node>
<StgValue><ssdm name="sub_ln167_40"/></StgValue>
</operation>

<operation id="4439" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3789 %sub_ln167_41 = sub i9 %zext_ln167_41, i9 %zext_ln167_40

]]></Node>
<StgValue><ssdm name="sub_ln167_41"/></StgValue>
</operation>

<operation id="4440" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3790 %diff_20 = select i1 %xor_ln166_20, i9 %sub_ln167_40, i9 %sub_ln167_41

]]></Node>
<StgValue><ssdm name="diff_20"/></StgValue>
</operation>

<operation id="4441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3791 %sext_ln167_20 = sext i9 %diff_20

]]></Node>
<StgValue><ssdm name="sext_ln167_20"/></StgValue>
</operation>

<operation id="4442" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3792 %icmp_ln172_20 = icmp_sgt  i9 %diff_20, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_20"/></StgValue>
</operation>

<operation id="4443" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3793 %select_ln174_20 = select i1 %xor_ln166_20, i16 %a_bits_assign_20_load, i16 %e_b_20

]]></Node>
<StgValue><ssdm name="select_ln174_20"/></StgValue>
</operation>

<operation id="4444" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3794 %icmp_ln178_20 = icmp_ult  i8 %ea1_20, i8 %eb1_20

]]></Node>
<StgValue><ssdm name="icmp_ln178_20"/></StgValue>
</operation>

<operation id="4445" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3795 %maxe_181 = select i1 %icmp_ln178_20, i8 %eb_20, i8 %maxe_180

]]></Node>
<StgValue><ssdm name="maxe_181"/></StgValue>
</operation>

<operation id="4446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3796 %zext_ln178_60 = zext i8 %maxe_181

]]></Node>
<StgValue><ssdm name="zext_ln178_60"/></StgValue>
</operation>

<operation id="4447" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3797 %B_41 = select i1 %icmp_ln178_20, i16 %A_40, i16 %B_40

]]></Node>
<StgValue><ssdm name="B_41"/></StgValue>
</operation>

<operation id="4448" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3798 %A_41 = select i1 %icmp_ln178_20, i16 %B_40, i16 %A_40

]]></Node>
<StgValue><ssdm name="A_41"/></StgValue>
</operation>

<operation id="4449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3799 %zext_ln178_62 = zext i16 %A_41

]]></Node>
<StgValue><ssdm name="zext_ln178_62"/></StgValue>
</operation>

<operation id="4450" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3800 %sb_20 = select i1 %icmp_ln178_20, i1 %tmp_288, i1 %tmp_289

]]></Node>
<StgValue><ssdm name="sb_20"/></StgValue>
</operation>

<operation id="4451" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3801 %sa_20 = select i1 %icmp_ln178_20, i1 %tmp_289, i1 %tmp_288

]]></Node>
<StgValue><ssdm name="sa_20"/></StgValue>
</operation>

<operation id="4452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3802 %tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_20, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="4453" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3803 %icmp_ln182_20 = icmp_slt  i8 %tmp_292, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_20"/></StgValue>
</operation>

<operation id="4454" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3804 %icmp_ln184_20 = icmp_eq  i9 %diff_20, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_20"/></StgValue>
</operation>

<operation id="4455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3805 %lshr_ln184_19 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_41, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_19"/></StgValue>
</operation>

<operation id="4456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3806 %zext_ln184_20 = zext i15 %lshr_ln184_19

]]></Node>
<StgValue><ssdm name="zext_ln184_20"/></StgValue>
</operation>

<operation id="4457" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3807 %B_aln_60 = select i1 %icmp_ln184_20, i16 %B_41, i16 %zext_ln184_20

]]></Node>
<StgValue><ssdm name="B_aln_60"/></StgValue>
</operation>

<operation id="4458" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3808 %shl_ln191_20 = shl i32 1, i32 %sext_ln167_20

]]></Node>
<StgValue><ssdm name="shl_ln191_20"/></StgValue>
</operation>

<operation id="4459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3809 %trunc_ln191_20 = trunc i32 %shl_ln191_20

]]></Node>
<StgValue><ssdm name="trunc_ln191_20"/></StgValue>
</operation>

<operation id="4460" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3810 %add_ln191_20 = add i16 %trunc_ln191_20, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_20"/></StgValue>
</operation>

<operation id="4461" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3811 %lost_20 = and i16 %add_ln191_20, i16 %B_41

]]></Node>
<StgValue><ssdm name="lost_20"/></StgValue>
</operation>

<operation id="4462" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3812 %sticky_40 = icmp_ne  i16 %lost_20, i16 0

]]></Node>
<StgValue><ssdm name="sticky_40"/></StgValue>
</operation>

<operation id="4463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3813 %sext_ln167_20cast = trunc i32 %sext_ln167_20

]]></Node>
<StgValue><ssdm name="sext_ln167_20cast"/></StgValue>
</operation>

<operation id="4464" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3814 %B_aln_61 = lshr i16 %B_41, i16 %sext_ln167_20cast

]]></Node>
<StgValue><ssdm name="B_aln_61"/></StgValue>
</operation>

<operation id="4465" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3815 %B_aln_62 = select i1 %icmp_ln182_20, i16 %B_aln_60, i16 %B_aln_61

]]></Node>
<StgValue><ssdm name="B_aln_62"/></StgValue>
</operation>

<operation id="4466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3816 %zext_ln181_20 = zext i16 %B_aln_62

]]></Node>
<StgValue><ssdm name="zext_ln181_20"/></StgValue>
</operation>

<operation id="4467" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3817 %xor_ln182_20 = xor i1 %icmp_ln182_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_20"/></StgValue>
</operation>

<operation id="4468" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3818 %sticky_41 = and i1 %sticky_40, i1 %xor_ln182_20

]]></Node>
<StgValue><ssdm name="sticky_41"/></StgValue>
</operation>

<operation id="4469" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3819 %xor_ln200_20 = xor i1 %sa_20, i1 %sb_20

]]></Node>
<StgValue><ssdm name="xor_ln200_20"/></StgValue>
</operation>

<operation id="4470" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3820 %M_160 = add i17 %zext_ln181_20, i17 %zext_ln178_62

]]></Node>
<StgValue><ssdm name="M_160"/></StgValue>
</operation>

<operation id="4471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3821 %zext_ln198_40 = zext i17 %M_160

]]></Node>
<StgValue><ssdm name="zext_ln198_40"/></StgValue>
</operation>

<operation id="4472" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3822 %icmp_ln203_20 = icmp_ult  i16 %A_41, i16 %B_aln_62

]]></Node>
<StgValue><ssdm name="icmp_ln203_20"/></StgValue>
</operation>

<operation id="4473" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3823 %xor_ln203_20 = xor i1 %icmp_ln203_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_20"/></StgValue>
</operation>

<operation id="4474" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3824 %M_161 = sub i17 %zext_ln178_62, i17 %zext_ln181_20

]]></Node>
<StgValue><ssdm name="M_161"/></StgValue>
</operation>

<operation id="4475" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3825 %M_162 = sub i17 %zext_ln181_20, i17 %zext_ln178_62

]]></Node>
<StgValue><ssdm name="M_162"/></StgValue>
</operation>

<operation id="4476" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3826 %M_163 = select i1 %xor_ln203_20, i17 %M_161, i17 %M_162

]]></Node>
<StgValue><ssdm name="M_163"/></StgValue>
</operation>

<operation id="4477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3827 %sext_ln203_20 = sext i17 %M_163

]]></Node>
<StgValue><ssdm name="sext_ln203_20"/></StgValue>
</operation>

<operation id="4478" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3828 %s_84 = select i1 %xor_ln203_20, i1 %sa_20, i1 %sb_20

]]></Node>
<StgValue><ssdm name="s_84"/></StgValue>
</operation>

<operation id="4479" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3829 %M_164 = select i1 %xor_ln200_20, i18 %sext_ln203_20, i18 %zext_ln198_40

]]></Node>
<StgValue><ssdm name="M_164"/></StgValue>
</operation>

<operation id="4480" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3830 %s_85 = select i1 %xor_ln200_20, i1 %s_84, i1 %sb_20

]]></Node>
<StgValue><ssdm name="s_85"/></StgValue>
</operation>

<operation id="4481" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3831 %icmp_ln207_20 = icmp_eq  i18 %M_164, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_20"/></StgValue>
</operation>

<operation id="4482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3832 %tmp_293 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_164, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="4483" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3833 %icmp_ln217_20 = icmp_ne  i2 %tmp_293, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_20"/></StgValue>
</operation>

<operation id="4484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3834 %trunc_ln217_19 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_164, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_19"/></StgValue>
</operation>

<operation id="4485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3835 %sext_ln217_20 = sext i17 %trunc_ln217_19

]]></Node>
<StgValue><ssdm name="sext_ln217_20"/></StgValue>
</operation>

<operation id="4486" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3836 %maxe_182 = add i9 %zext_ln178_60, i9 1

]]></Node>
<StgValue><ssdm name="maxe_182"/></StgValue>
</operation>

<operation id="4487" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3837 %maxe_183 = select i1 %icmp_ln217_20, i9 %maxe_182, i9 %zext_ln178_60

]]></Node>
<StgValue><ssdm name="maxe_183"/></StgValue>
</operation>

<operation id="4488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3838 %zext_ln217_20 = zext i9 %maxe_183

]]></Node>
<StgValue><ssdm name="zext_ln217_20"/></StgValue>
</operation>

<operation id="4489" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3839 %M_165 = select i1 %icmp_ln217_20, i18 %sext_ln217_20, i18 %M_164

]]></Node>
<StgValue><ssdm name="M_165"/></StgValue>
</operation>

<operation id="4490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3840 %sext_ln198_20 = sext i18 %M_165

]]></Node>
<StgValue><ssdm name="sext_ln198_20"/></StgValue>
</operation>

<operation id="4491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:3841 %zext_ln198_41 = zext i31 %sext_ln198_20

]]></Node>
<StgValue><ssdm name="zext_ln198_41"/></StgValue>
</operation>

<operation id="4492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:3842 %trunc_ln198_40 = trunc i18 %M_165

]]></Node>
<StgValue><ssdm name="trunc_ln198_40"/></StgValue>
</operation>

<operation id="4493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3843 %tmp_294 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_165, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="4494" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:3844 %icmp_ln220_40 = icmp_eq  i3 %tmp_294, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_40"/></StgValue>
</operation>

<operation id="4495" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3845 %icmp_ln220_41 = icmp_eq  i9 %maxe_183, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_41"/></StgValue>
</operation>

<operation id="4496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3846 %tmp_81 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_41, i1 1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="4497" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3847 %lz_40 = add i32 %tmp_81, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_40"/></StgValue>
</operation>

<operation id="4498" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3848 %icmp_ln222_20 = icmp_sgt  i32 %lz_40, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_20"/></StgValue>
</operation>

<operation id="4499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3849 %zext_ln223_20 = zext i9 %maxe_183

]]></Node>
<StgValue><ssdm name="zext_ln223_20"/></StgValue>
</operation>

<operation id="4500" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3850 %icmp_ln223_20 = icmp_slt  i32 %lz_40, i32 %zext_ln223_20

]]></Node>
<StgValue><ssdm name="icmp_ln223_20"/></StgValue>
</operation>

<operation id="4501" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3851 %xor_ln223_20 = xor i1 %icmp_ln223_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_20"/></StgValue>
</operation>

<operation id="4502" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3852 %lz_41 = select i1 %xor_ln223_20, i32 %zext_ln223_20, i32 %lz_40

]]></Node>
<StgValue><ssdm name="lz_41"/></StgValue>
</operation>

<operation id="4503" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3853 %M_166 = shl i32 %zext_ln198_41, i32 %lz_41

]]></Node>
<StgValue><ssdm name="M_166"/></StgValue>
</operation>

<operation id="4504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3854 %trunc_ln198_41 = trunc i32 %M_166

]]></Node>
<StgValue><ssdm name="trunc_ln198_41"/></StgValue>
</operation>

<operation id="4505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3855 %trunc_ln225_20 = trunc i32 %lz_41

]]></Node>
<StgValue><ssdm name="trunc_ln225_20"/></StgValue>
</operation>

<operation id="4506" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3856 %maxe_184 = sub i16 %zext_ln217_20, i16 %trunc_ln225_20

]]></Node>
<StgValue><ssdm name="maxe_184"/></StgValue>
</operation>

<operation id="4507" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3857 %xor_ln220_20 = xor i1 %icmp_ln220_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_20"/></StgValue>
</operation>

<operation id="4508" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3858 %and_ln222_40 = and i1 %icmp_ln222_20, i1 %xor_ln220_20

]]></Node>
<StgValue><ssdm name="and_ln222_40"/></StgValue>
</operation>

<operation id="4509" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3859 %and_ln222_41 = and i1 %and_ln222_40, i1 %icmp_ln220_40

]]></Node>
<StgValue><ssdm name="and_ln222_41"/></StgValue>
</operation>

<operation id="4510" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3860 %maxe_185 = select i1 %and_ln222_41, i16 %maxe_184, i16 %zext_ln217_20

]]></Node>
<StgValue><ssdm name="maxe_185"/></StgValue>
</operation>

<operation id="4511" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3861 %and_ln220_20 = and i1 %icmp_ln220_40, i1 %icmp_ln220_41

]]></Node>
<StgValue><ssdm name="and_ln220_20"/></StgValue>
</operation>

<operation id="4512" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3862 %maxe_186 = select i1 %and_ln220_20, i16 0, i16 %maxe_185

]]></Node>
<StgValue><ssdm name="maxe_186"/></StgValue>
</operation>

<operation id="4513" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3863 %M_167 = select i1 %and_ln222_41, i16 %trunc_ln198_41, i16 %trunc_ln198_40

]]></Node>
<StgValue><ssdm name="M_167"/></StgValue>
</operation>

<operation id="4514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3864 %round_up_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_167, i32 8

]]></Node>
<StgValue><ssdm name="round_up_61"/></StgValue>
</operation>

<operation id="4515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3865 %frac_keep_20 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_167, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_20"/></StgValue>
</operation>

<operation id="4516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3866 %trunc_ln231_19 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_167, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_19"/></StgValue>
</operation>

<operation id="4517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3867 %zext_ln231_20 = zext i8 %frac_keep_20

]]></Node>
<StgValue><ssdm name="zext_ln231_20"/></StgValue>
</operation>

<operation id="4518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3868 %tmp_147 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_41

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="4519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3869 %trunc_ln240_20 = trunc i16 %M_167

]]></Node>
<StgValue><ssdm name="trunc_ln240_20"/></StgValue>
</operation>

<operation id="4520" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3870 %or_ln240_70 = or i2 %trunc_ln240_20, i2 %tmp_147

]]></Node>
<StgValue><ssdm name="or_ln240_70"/></StgValue>
</operation>

<operation id="4521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3871 %tmp_296 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_167, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="4522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:3872 %or_ln240_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_296, i2 %or_ln240_70

]]></Node>
<StgValue><ssdm name="or_ln240_19"/></StgValue>
</operation>

<operation id="4523" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3873 %icmp_ln240_20 = icmp_ne  i7 %or_ln240_19, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_20"/></StgValue>
</operation>

<operation id="4524" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3874 %round_up_62 = or i1 %icmp_ln240_20, i1 %round_up_61

]]></Node>
<StgValue><ssdm name="round_up_62"/></StgValue>
</operation>

<operation id="4525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3875 %tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_167, i32 7

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="4526" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3876 %round_up_63 = and i1 %round_up_62, i1 %tmp_297

]]></Node>
<StgValue><ssdm name="round_up_63"/></StgValue>
</operation>

<operation id="4527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3877 %zext_ln238_20 = zext i1 %round_up_63

]]></Node>
<StgValue><ssdm name="zext_ln238_20"/></StgValue>
</operation>

<operation id="4528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3878 %zext_ln244_40 = zext i1 %round_up_63

]]></Node>
<StgValue><ssdm name="zext_ln244_40"/></StgValue>
</operation>

<operation id="4529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3879 %zext_ln244_41 = zext i1 %round_up_63

]]></Node>
<StgValue><ssdm name="zext_ln244_41"/></StgValue>
</operation>

<operation id="4530" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3880 %rounded_20 = add i9 %zext_ln238_20, i9 %zext_ln231_20

]]></Node>
<StgValue><ssdm name="rounded_20"/></StgValue>
</operation>

<operation id="4531" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3881 %add_ln244_21 = add i8 %zext_ln244_41, i8 %frac_keep_20

]]></Node>
<StgValue><ssdm name="add_ln244_21"/></StgValue>
</operation>

<operation id="4532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3882 %tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_20, i32 8

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="4533" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3883 %maxe_187 = add i16 %maxe_186, i16 1

]]></Node>
<StgValue><ssdm name="maxe_187"/></StgValue>
</operation>

<operation id="4534" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3884 %maxe_188 = select i1 %tmp_298, i16 %maxe_187, i16 %maxe_186

]]></Node>
<StgValue><ssdm name="maxe_188"/></StgValue>
</operation>

<operation id="4535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3885 %trunc_ln247_19 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_21, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_19"/></StgValue>
</operation>

<operation id="4536" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3886 %add_ln247_40 = add i7 %zext_ln244_40, i7 %trunc_ln231_19

]]></Node>
<StgValue><ssdm name="add_ln247_40"/></StgValue>
</operation>

<operation id="4537" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3887 %m7_20 = select i1 %tmp_298, i7 %trunc_ln247_19, i7 %add_ln247_40

]]></Node>
<StgValue><ssdm name="m7_20"/></StgValue>
</operation>

<operation id="4538" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3888 %icmp_ln250_20 = icmp_ugt  i16 %maxe_188, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_20"/></StgValue>
</operation>

<operation id="4539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3889 %shl_ln23_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_85, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_38"/></StgValue>
</operation>

<operation id="4540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3890 %or_ln23_40 = or i16 %shl_ln23_38, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_40"/></StgValue>
</operation>

<operation id="4541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3891 %shl_ln23_39 = shl i16 %maxe_188, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_39"/></StgValue>
</operation>

<operation id="4542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3892 %tmp172 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_85, i8 0, i7 %m7_20

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="4543" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3893 %or_ln23_41 = or i16 %tmp172, i16 %shl_ln23_39

]]></Node>
<StgValue><ssdm name="or_ln23_41"/></StgValue>
</operation>

<operation id="4544" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3894 %or_ln142_52 = or i1 %icmp_ln134_20, i1 %or_ln142_20

]]></Node>
<StgValue><ssdm name="or_ln142_52"/></StgValue>
</operation>

<operation id="4545" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3895 %or_ln145_91 = or i1 %or_ln142_52, i1 %icmp_ln145_20

]]></Node>
<StgValue><ssdm name="or_ln145_91"/></StgValue>
</operation>

<operation id="4546" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3896 %xor_ln145_20 = xor i1 %or_ln145_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_20"/></StgValue>
</operation>

<operation id="4547" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3897 %and_ln172_20 = and i1 %icmp_ln172_20, i1 %xor_ln145_20

]]></Node>
<StgValue><ssdm name="and_ln172_20"/></StgValue>
</operation>

<operation id="4548" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3898 %select_ln172_20 = select i1 %and_ln172_20, i16 %select_ln174_20, i16 %or_ln23_41

]]></Node>
<StgValue><ssdm name="select_ln172_20"/></StgValue>
</operation>

<operation id="4549" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3899 %or_ln172_20 = or i1 %or_ln145_91, i1 %icmp_ln172_20

]]></Node>
<StgValue><ssdm name="or_ln172_20"/></StgValue>
</operation>

<operation id="4550" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3900 %or_ln207_20 = or i1 %or_ln172_20, i1 %icmp_ln207_20

]]></Node>
<StgValue><ssdm name="or_ln207_20"/></StgValue>
</operation>

<operation id="4551" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3901 %xor_ln207_20 = xor i1 %or_ln207_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_20"/></StgValue>
</operation>

<operation id="4552" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3902 %and_ln250_20 = and i1 %icmp_ln250_20, i1 %xor_ln207_20

]]></Node>
<StgValue><ssdm name="and_ln250_20"/></StgValue>
</operation>

<operation id="4553" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3903 %select_ln250_20 = select i1 %and_ln250_20, i16 %or_ln23_40, i16 %select_ln172_20

]]></Node>
<StgValue><ssdm name="select_ln250_20"/></StgValue>
</operation>

<operation id="4554" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3904 %and_ln135_40 = and i1 %icmp_ln134_20, i1 %icmp_ln135_20

]]></Node>
<StgValue><ssdm name="and_ln135_40"/></StgValue>
</operation>

<operation id="4555" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3905 %select_ln135_20 = select i1 %and_ln135_40, i16 %select_ln138_20, i16 %select_ln250_20

]]></Node>
<StgValue><ssdm name="select_ln135_20"/></StgValue>
</operation>

<operation id="4556" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3906 %xor_ln135_20 = xor i1 %icmp_ln135_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_20"/></StgValue>
</operation>

<operation id="4557" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3907 %and_ln135_41 = and i1 %icmp_ln134_20, i1 %xor_ln135_20

]]></Node>
<StgValue><ssdm name="and_ln135_41"/></StgValue>
</operation>

<operation id="4558" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3908 %xor_ln142_20 = xor i1 %or_ln142_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_20"/></StgValue>
</operation>

<operation id="4559" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3909 %and_ln145_20 = and i1 %icmp_ln145_20, i1 %xor_ln142_20

]]></Node>
<StgValue><ssdm name="and_ln145_20"/></StgValue>
</operation>

<operation id="4560" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3910 %or_ln145_92 = or i1 %and_ln135_41, i1 %and_ln145_20

]]></Node>
<StgValue><ssdm name="or_ln145_92"/></StgValue>
</operation>

<operation id="4561" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3911 %select_ln145_20 = select i1 %or_ln145_92, i16 %a_bits_assign_20_load, i16 %select_ln135_20

]]></Node>
<StgValue><ssdm name="select_ln145_20"/></StgValue>
</operation>

<operation id="4562" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3912 %xor_ln134_20 = xor i1 %icmp_ln134_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_20"/></StgValue>
</operation>

<operation id="4563" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3913 %and_ln142_20 = and i1 %or_ln142_20, i1 %xor_ln134_20

]]></Node>
<StgValue><ssdm name="and_ln142_20"/></StgValue>
</operation>

<operation id="4564" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3914 %select_ln142_20 = select i1 %and_ln142_20, i16 %e_b_20, i16 %select_ln145_20

]]></Node>
<StgValue><ssdm name="select_ln142_20"/></StgValue>
</operation>

<operation id="4565" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3915 %xor_ln172_20 = xor i1 %or_ln172_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_20"/></StgValue>
</operation>

<operation id="4566" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3916 %and_ln207_20 = and i1 %icmp_ln207_20, i1 %xor_ln172_20

]]></Node>
<StgValue><ssdm name="and_ln207_20"/></StgValue>
</operation>

<operation id="4567" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3917 %select_ln207_20 = select i1 %and_ln207_20, i16 0, i16 %select_ln142_20

]]></Node>
<StgValue><ssdm name="select_ln207_20"/></StgValue>
</operation>

<operation id="4568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3920 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_21_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="4569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3922 %ea_21 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_21_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_21"/></StgValue>
</operation>

<operation id="4570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3924 %zext_ln129_42 = zext i7 %ma_21

]]></Node>
<StgValue><ssdm name="zext_ln129_42"/></StgValue>
</operation>

<operation id="4571" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3926 %icmp_ln134_21 = icmp_eq  i8 %ea_21, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_21"/></StgValue>
</operation>

<operation id="4572" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3927 %icmp_ln135_21 = icmp_eq  i7 %ma_21, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_21"/></StgValue>
</operation>

<operation id="4573" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3928 %icmp_ln142_21 = icmp_eq  i8 %eb_21, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_21"/></StgValue>
</operation>

<operation id="4574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3929 %trunc_ln144_20 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_21_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_20"/></StgValue>
</operation>

<operation id="4575" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3930 %or_ln144_51 = or i7 %trunc_ln144_20, i7 %ma_21

]]></Node>
<StgValue><ssdm name="or_ln144_51"/></StgValue>
</operation>

<operation id="4576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3931 %tmp_301 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_21_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="4577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3932 %or_ln144_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_301, i7 %or_ln144_51

]]></Node>
<StgValue><ssdm name="or_ln144_20"/></StgValue>
</operation>

<operation id="4578" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3933 %icmp_ln144_21 = icmp_eq  i8 %or_ln144_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_21"/></StgValue>
</operation>

<operation id="4579" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3934 %or_ln142_21 = or i1 %icmp_ln142_21, i1 %icmp_ln144_21

]]></Node>
<StgValue><ssdm name="or_ln142_21"/></StgValue>
</operation>

<operation id="4580" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3936 %xor_ln138_21 = xor i1 %tmp_299, i1 %tmp_300

]]></Node>
<StgValue><ssdm name="xor_ln138_21"/></StgValue>
</operation>

<operation id="4581" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3937 %and_ln138_42 = and i1 %icmp_ln138_21, i1 %xor_ln138_21

]]></Node>
<StgValue><ssdm name="and_ln138_42"/></StgValue>
</operation>

<operation id="4582" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3938 %and_ln138_43 = and i1 %and_ln138_42, i1 %icmp_ln142_21

]]></Node>
<StgValue><ssdm name="and_ln138_43"/></StgValue>
</operation>

<operation id="4583" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3939 %select_ln138_21 = select i1 %and_ln138_43, i16 32641, i16 %a_bits_assign_21_load

]]></Node>
<StgValue><ssdm name="select_ln138_21"/></StgValue>
</operation>

<operation id="4584" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3945 %icmp_ln158_42 = icmp_ne  i8 %ea_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_42"/></StgValue>
</operation>

<operation id="4585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:3946 %or_ln158_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_21

]]></Node>
<StgValue><ssdm name="or_ln158_41"/></StgValue>
</operation>

<operation id="4586" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3949 %select_ln158_42 = select i1 %icmp_ln158_42, i8 %or_ln158_41, i8 %zext_ln129_42

]]></Node>
<StgValue><ssdm name="select_ln158_42"/></StgValue>
</operation>

<operation id="4587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3950 %A_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_42, i8 0

]]></Node>
<StgValue><ssdm name="A_42"/></StgValue>
</operation>

<operation id="4588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3952 %B_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_43, i8 0

]]></Node>
<StgValue><ssdm name="B_42"/></StgValue>
</operation>

<operation id="4589" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3953 %icmp_ln162_21 = icmp_eq  i8 %ea_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_21"/></StgValue>
</operation>

<operation id="4590" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3954 %ea1_21 = select i1 %icmp_ln162_21, i8 1, i8 %ea_21

]]></Node>
<StgValue><ssdm name="ea1_21"/></StgValue>
</operation>

<operation id="4591" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3957 %icmp_ln166_21 = icmp_ult  i8 %ea1_21, i8 %eb1_21

]]></Node>
<StgValue><ssdm name="icmp_ln166_21"/></StgValue>
</operation>

<operation id="4592" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3958 %xor_ln166_21 = xor i1 %icmp_ln166_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_21"/></StgValue>
</operation>

<operation id="4593" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3959 %maxe_189 = select i1 %xor_ln166_21, i8 %ea_21, i8 %eb_21

]]></Node>
<StgValue><ssdm name="maxe_189"/></StgValue>
</operation>

<operation id="4594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3960 %zext_ln167_42 = zext i8 %ea1_21

]]></Node>
<StgValue><ssdm name="zext_ln167_42"/></StgValue>
</operation>

<operation id="4595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3961 %zext_ln167_43 = zext i8 %eb1_21

]]></Node>
<StgValue><ssdm name="zext_ln167_43"/></StgValue>
</operation>

<operation id="4596" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3962 %sub_ln167_42 = sub i9 %zext_ln167_42, i9 %zext_ln167_43

]]></Node>
<StgValue><ssdm name="sub_ln167_42"/></StgValue>
</operation>

<operation id="4597" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3963 %sub_ln167_43 = sub i9 %zext_ln167_43, i9 %zext_ln167_42

]]></Node>
<StgValue><ssdm name="sub_ln167_43"/></StgValue>
</operation>

<operation id="4598" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3964 %diff_21 = select i1 %xor_ln166_21, i9 %sub_ln167_42, i9 %sub_ln167_43

]]></Node>
<StgValue><ssdm name="diff_21"/></StgValue>
</operation>

<operation id="4599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3965 %sext_ln167_21 = sext i9 %diff_21

]]></Node>
<StgValue><ssdm name="sext_ln167_21"/></StgValue>
</operation>

<operation id="4600" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3966 %icmp_ln172_21 = icmp_sgt  i9 %diff_21, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_21"/></StgValue>
</operation>

<operation id="4601" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3967 %select_ln174_21 = select i1 %xor_ln166_21, i16 %a_bits_assign_21_load, i16 %e_b_21

]]></Node>
<StgValue><ssdm name="select_ln174_21"/></StgValue>
</operation>

<operation id="4602" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3968 %icmp_ln178_21 = icmp_ult  i8 %ea1_21, i8 %eb1_21

]]></Node>
<StgValue><ssdm name="icmp_ln178_21"/></StgValue>
</operation>

<operation id="4603" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3969 %maxe_190 = select i1 %icmp_ln178_21, i8 %eb_21, i8 %maxe_189

]]></Node>
<StgValue><ssdm name="maxe_190"/></StgValue>
</operation>

<operation id="4604" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3970 %zext_ln178_63 = zext i8 %maxe_190

]]></Node>
<StgValue><ssdm name="zext_ln178_63"/></StgValue>
</operation>

<operation id="4605" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3971 %B_43 = select i1 %icmp_ln178_21, i16 %A_42, i16 %B_42

]]></Node>
<StgValue><ssdm name="B_43"/></StgValue>
</operation>

<operation id="4606" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3972 %A_43 = select i1 %icmp_ln178_21, i16 %B_42, i16 %A_42

]]></Node>
<StgValue><ssdm name="A_43"/></StgValue>
</operation>

<operation id="4607" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3973 %zext_ln178_65 = zext i16 %A_43

]]></Node>
<StgValue><ssdm name="zext_ln178_65"/></StgValue>
</operation>

<operation id="4608" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3974 %sb_21 = select i1 %icmp_ln178_21, i1 %tmp_299, i1 %tmp_300

]]></Node>
<StgValue><ssdm name="sb_21"/></StgValue>
</operation>

<operation id="4609" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3975 %sa_21 = select i1 %icmp_ln178_21, i1 %tmp_300, i1 %tmp_299

]]></Node>
<StgValue><ssdm name="sa_21"/></StgValue>
</operation>

<operation id="4610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3976 %tmp_303 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_21, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="4611" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:3977 %icmp_ln182_21 = icmp_slt  i8 %tmp_303, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_21"/></StgValue>
</operation>

<operation id="4612" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:3978 %icmp_ln184_21 = icmp_eq  i9 %diff_21, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_21"/></StgValue>
</operation>

<operation id="4613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3979 %lshr_ln184_20 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_43, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_20"/></StgValue>
</operation>

<operation id="4614" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:3980 %zext_ln184_21 = zext i15 %lshr_ln184_20

]]></Node>
<StgValue><ssdm name="zext_ln184_21"/></StgValue>
</operation>

<operation id="4615" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3981 %B_aln_63 = select i1 %icmp_ln184_21, i16 %B_43, i16 %zext_ln184_21

]]></Node>
<StgValue><ssdm name="B_aln_63"/></StgValue>
</operation>

<operation id="4616" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3982 %shl_ln191_21 = shl i32 1, i32 %sext_ln167_21

]]></Node>
<StgValue><ssdm name="shl_ln191_21"/></StgValue>
</operation>

<operation id="4617" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3983 %trunc_ln191_21 = trunc i32 %shl_ln191_21

]]></Node>
<StgValue><ssdm name="trunc_ln191_21"/></StgValue>
</operation>

<operation id="4618" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3984 %add_ln191_21 = add i16 %trunc_ln191_21, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_21"/></StgValue>
</operation>

<operation id="4619" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3985 %lost_21 = and i16 %add_ln191_21, i16 %B_43

]]></Node>
<StgValue><ssdm name="lost_21"/></StgValue>
</operation>

<operation id="4620" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3986 %sticky_42 = icmp_ne  i16 %lost_21, i16 0

]]></Node>
<StgValue><ssdm name="sticky_42"/></StgValue>
</operation>

<operation id="4621" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:3987 %sext_ln167_21cast = trunc i32 %sext_ln167_21

]]></Node>
<StgValue><ssdm name="sext_ln167_21cast"/></StgValue>
</operation>

<operation id="4622" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3988 %B_aln_64 = lshr i16 %B_43, i16 %sext_ln167_21cast

]]></Node>
<StgValue><ssdm name="B_aln_64"/></StgValue>
</operation>

<operation id="4623" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3989 %B_aln_65 = select i1 %icmp_ln182_21, i16 %B_aln_63, i16 %B_aln_64

]]></Node>
<StgValue><ssdm name="B_aln_65"/></StgValue>
</operation>

<operation id="4624" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3990 %zext_ln181_21 = zext i16 %B_aln_65

]]></Node>
<StgValue><ssdm name="zext_ln181_21"/></StgValue>
</operation>

<operation id="4625" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3991 %xor_ln182_21 = xor i1 %icmp_ln182_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_21"/></StgValue>
</operation>

<operation id="4626" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3992 %sticky_43 = and i1 %sticky_42, i1 %xor_ln182_21

]]></Node>
<StgValue><ssdm name="sticky_43"/></StgValue>
</operation>

<operation id="4627" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3993 %xor_ln200_21 = xor i1 %sa_21, i1 %sb_21

]]></Node>
<StgValue><ssdm name="xor_ln200_21"/></StgValue>
</operation>

<operation id="4628" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3994 %M_168 = add i17 %zext_ln181_21, i17 %zext_ln178_65

]]></Node>
<StgValue><ssdm name="M_168"/></StgValue>
</operation>

<operation id="4629" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3995 %zext_ln198_42 = zext i17 %M_168

]]></Node>
<StgValue><ssdm name="zext_ln198_42"/></StgValue>
</operation>

<operation id="4630" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:3996 %icmp_ln203_21 = icmp_ult  i16 %A_43, i16 %B_aln_65

]]></Node>
<StgValue><ssdm name="icmp_ln203_21"/></StgValue>
</operation>

<operation id="4631" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:3997 %xor_ln203_21 = xor i1 %icmp_ln203_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_21"/></StgValue>
</operation>

<operation id="4632" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3998 %M_169 = sub i17 %zext_ln178_65, i17 %zext_ln181_21

]]></Node>
<StgValue><ssdm name="M_169"/></StgValue>
</operation>

<operation id="4633" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:3999 %M_170 = sub i17 %zext_ln181_21, i17 %zext_ln178_65

]]></Node>
<StgValue><ssdm name="M_170"/></StgValue>
</operation>

<operation id="4634" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4000 %M_171 = select i1 %xor_ln203_21, i17 %M_169, i17 %M_170

]]></Node>
<StgValue><ssdm name="M_171"/></StgValue>
</operation>

<operation id="4635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4001 %sext_ln203_21 = sext i17 %M_171

]]></Node>
<StgValue><ssdm name="sext_ln203_21"/></StgValue>
</operation>

<operation id="4636" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4002 %s_88 = select i1 %xor_ln203_21, i1 %sa_21, i1 %sb_21

]]></Node>
<StgValue><ssdm name="s_88"/></StgValue>
</operation>

<operation id="4637" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4003 %M_172 = select i1 %xor_ln200_21, i18 %sext_ln203_21, i18 %zext_ln198_42

]]></Node>
<StgValue><ssdm name="M_172"/></StgValue>
</operation>

<operation id="4638" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4004 %s_89 = select i1 %xor_ln200_21, i1 %s_88, i1 %sb_21

]]></Node>
<StgValue><ssdm name="s_89"/></StgValue>
</operation>

<operation id="4639" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4005 %icmp_ln207_21 = icmp_eq  i18 %M_172, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_21"/></StgValue>
</operation>

<operation id="4640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4006 %tmp_304 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_172, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="4641" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4007 %icmp_ln217_21 = icmp_ne  i2 %tmp_304, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_21"/></StgValue>
</operation>

<operation id="4642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4008 %trunc_ln217_20 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_172, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_20"/></StgValue>
</operation>

<operation id="4643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4009 %sext_ln217_21 = sext i17 %trunc_ln217_20

]]></Node>
<StgValue><ssdm name="sext_ln217_21"/></StgValue>
</operation>

<operation id="4644" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4010 %maxe_191 = add i9 %zext_ln178_63, i9 1

]]></Node>
<StgValue><ssdm name="maxe_191"/></StgValue>
</operation>

<operation id="4645" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4011 %maxe_192 = select i1 %icmp_ln217_21, i9 %maxe_191, i9 %zext_ln178_63

]]></Node>
<StgValue><ssdm name="maxe_192"/></StgValue>
</operation>

<operation id="4646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4012 %zext_ln217_21 = zext i9 %maxe_192

]]></Node>
<StgValue><ssdm name="zext_ln217_21"/></StgValue>
</operation>

<operation id="4647" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4013 %M_173 = select i1 %icmp_ln217_21, i18 %sext_ln217_21, i18 %M_172

]]></Node>
<StgValue><ssdm name="M_173"/></StgValue>
</operation>

<operation id="4648" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4014 %sext_ln198_21 = sext i18 %M_173

]]></Node>
<StgValue><ssdm name="sext_ln198_21"/></StgValue>
</operation>

<operation id="4649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:4015 %zext_ln198_43 = zext i31 %sext_ln198_21

]]></Node>
<StgValue><ssdm name="zext_ln198_43"/></StgValue>
</operation>

<operation id="4650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4016 %trunc_ln198_42 = trunc i18 %M_173

]]></Node>
<StgValue><ssdm name="trunc_ln198_42"/></StgValue>
</operation>

<operation id="4651" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4017 %tmp_305 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_173, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="4652" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:4018 %icmp_ln220_42 = icmp_eq  i3 %tmp_305, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_42"/></StgValue>
</operation>

<operation id="4653" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4019 %icmp_ln220_43 = icmp_eq  i9 %maxe_192, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_43"/></StgValue>
</operation>

<operation id="4654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4020 %tmp_82 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_43, i1 1

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="4655" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4021 %lz_42 = add i32 %tmp_82, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_42"/></StgValue>
</operation>

<operation id="4656" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4022 %icmp_ln222_21 = icmp_sgt  i32 %lz_42, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_21"/></StgValue>
</operation>

<operation id="4657" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4023 %zext_ln223_21 = zext i9 %maxe_192

]]></Node>
<StgValue><ssdm name="zext_ln223_21"/></StgValue>
</operation>

<operation id="4658" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4024 %icmp_ln223_21 = icmp_slt  i32 %lz_42, i32 %zext_ln223_21

]]></Node>
<StgValue><ssdm name="icmp_ln223_21"/></StgValue>
</operation>

<operation id="4659" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4025 %xor_ln223_21 = xor i1 %icmp_ln223_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_21"/></StgValue>
</operation>

<operation id="4660" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4026 %lz_43 = select i1 %xor_ln223_21, i32 %zext_ln223_21, i32 %lz_42

]]></Node>
<StgValue><ssdm name="lz_43"/></StgValue>
</operation>

<operation id="4661" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4027 %M_174 = shl i32 %zext_ln198_43, i32 %lz_43

]]></Node>
<StgValue><ssdm name="M_174"/></StgValue>
</operation>

<operation id="4662" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4028 %trunc_ln198_43 = trunc i32 %M_174

]]></Node>
<StgValue><ssdm name="trunc_ln198_43"/></StgValue>
</operation>

<operation id="4663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4029 %trunc_ln225_21 = trunc i32 %lz_43

]]></Node>
<StgValue><ssdm name="trunc_ln225_21"/></StgValue>
</operation>

<operation id="4664" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4030 %maxe_193 = sub i16 %zext_ln217_21, i16 %trunc_ln225_21

]]></Node>
<StgValue><ssdm name="maxe_193"/></StgValue>
</operation>

<operation id="4665" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4031 %xor_ln220_21 = xor i1 %icmp_ln220_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_21"/></StgValue>
</operation>

<operation id="4666" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4032 %and_ln222_42 = and i1 %icmp_ln222_21, i1 %xor_ln220_21

]]></Node>
<StgValue><ssdm name="and_ln222_42"/></StgValue>
</operation>

<operation id="4667" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4033 %and_ln222_43 = and i1 %and_ln222_42, i1 %icmp_ln220_42

]]></Node>
<StgValue><ssdm name="and_ln222_43"/></StgValue>
</operation>

<operation id="4668" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4034 %maxe_194 = select i1 %and_ln222_43, i16 %maxe_193, i16 %zext_ln217_21

]]></Node>
<StgValue><ssdm name="maxe_194"/></StgValue>
</operation>

<operation id="4669" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4035 %and_ln220_21 = and i1 %icmp_ln220_42, i1 %icmp_ln220_43

]]></Node>
<StgValue><ssdm name="and_ln220_21"/></StgValue>
</operation>

<operation id="4670" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4036 %maxe_195 = select i1 %and_ln220_21, i16 0, i16 %maxe_194

]]></Node>
<StgValue><ssdm name="maxe_195"/></StgValue>
</operation>

<operation id="4671" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4037 %M_175 = select i1 %and_ln222_43, i16 %trunc_ln198_43, i16 %trunc_ln198_42

]]></Node>
<StgValue><ssdm name="M_175"/></StgValue>
</operation>

<operation id="4672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4038 %round_up_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_175, i32 8

]]></Node>
<StgValue><ssdm name="round_up_64"/></StgValue>
</operation>

<operation id="4673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4039 %frac_keep_21 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_175, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_21"/></StgValue>
</operation>

<operation id="4674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4040 %trunc_ln231_20 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_175, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_20"/></StgValue>
</operation>

<operation id="4675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4041 %zext_ln231_21 = zext i8 %frac_keep_21

]]></Node>
<StgValue><ssdm name="zext_ln231_21"/></StgValue>
</operation>

<operation id="4676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4042 %tmp_150 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_43

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="4677" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4043 %trunc_ln240_21 = trunc i16 %M_175

]]></Node>
<StgValue><ssdm name="trunc_ln240_21"/></StgValue>
</operation>

<operation id="4678" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4044 %or_ln240_72 = or i2 %trunc_ln240_21, i2 %tmp_150

]]></Node>
<StgValue><ssdm name="or_ln240_72"/></StgValue>
</operation>

<operation id="4679" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4045 %tmp_307 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_175, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="4680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4046 %or_ln240_20 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_307, i2 %or_ln240_72

]]></Node>
<StgValue><ssdm name="or_ln240_20"/></StgValue>
</operation>

<operation id="4681" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4047 %icmp_ln240_21 = icmp_ne  i7 %or_ln240_20, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_21"/></StgValue>
</operation>

<operation id="4682" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4048 %round_up_65 = or i1 %icmp_ln240_21, i1 %round_up_64

]]></Node>
<StgValue><ssdm name="round_up_65"/></StgValue>
</operation>

<operation id="4683" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4049 %tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_175, i32 7

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="4684" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4050 %round_up_66 = and i1 %round_up_65, i1 %tmp_308

]]></Node>
<StgValue><ssdm name="round_up_66"/></StgValue>
</operation>

<operation id="4685" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4051 %zext_ln238_21 = zext i1 %round_up_66

]]></Node>
<StgValue><ssdm name="zext_ln238_21"/></StgValue>
</operation>

<operation id="4686" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4052 %zext_ln244_42 = zext i1 %round_up_66

]]></Node>
<StgValue><ssdm name="zext_ln244_42"/></StgValue>
</operation>

<operation id="4687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4053 %zext_ln244_43 = zext i1 %round_up_66

]]></Node>
<StgValue><ssdm name="zext_ln244_43"/></StgValue>
</operation>

<operation id="4688" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4054 %rounded_21 = add i9 %zext_ln238_21, i9 %zext_ln231_21

]]></Node>
<StgValue><ssdm name="rounded_21"/></StgValue>
</operation>

<operation id="4689" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4055 %add_ln244_22 = add i8 %zext_ln244_43, i8 %frac_keep_21

]]></Node>
<StgValue><ssdm name="add_ln244_22"/></StgValue>
</operation>

<operation id="4690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4056 %tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_21, i32 8

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="4691" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4057 %maxe_196 = add i16 %maxe_195, i16 1

]]></Node>
<StgValue><ssdm name="maxe_196"/></StgValue>
</operation>

<operation id="4692" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4058 %maxe_197 = select i1 %tmp_309, i16 %maxe_196, i16 %maxe_195

]]></Node>
<StgValue><ssdm name="maxe_197"/></StgValue>
</operation>

<operation id="4693" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4059 %trunc_ln247_20 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_22, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_20"/></StgValue>
</operation>

<operation id="4694" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4060 %add_ln247_42 = add i7 %zext_ln244_42, i7 %trunc_ln231_20

]]></Node>
<StgValue><ssdm name="add_ln247_42"/></StgValue>
</operation>

<operation id="4695" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4061 %m7_21 = select i1 %tmp_309, i7 %trunc_ln247_20, i7 %add_ln247_42

]]></Node>
<StgValue><ssdm name="m7_21"/></StgValue>
</operation>

<operation id="4696" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4062 %icmp_ln250_21 = icmp_ugt  i16 %maxe_197, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_21"/></StgValue>
</operation>

<operation id="4697" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4063 %shl_ln23_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_89, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_40"/></StgValue>
</operation>

<operation id="4698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4064 %or_ln23_42 = or i16 %shl_ln23_40, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_42"/></StgValue>
</operation>

<operation id="4699" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4065 %shl_ln23_41 = shl i16 %maxe_197, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_41"/></StgValue>
</operation>

<operation id="4700" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4066 %tmp177 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_89, i8 0, i7 %m7_21

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="4701" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4067 %or_ln23_43 = or i16 %tmp177, i16 %shl_ln23_41

]]></Node>
<StgValue><ssdm name="or_ln23_43"/></StgValue>
</operation>

<operation id="4702" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4068 %or_ln142_53 = or i1 %icmp_ln134_21, i1 %or_ln142_21

]]></Node>
<StgValue><ssdm name="or_ln142_53"/></StgValue>
</operation>

<operation id="4703" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4069 %or_ln145_94 = or i1 %or_ln142_53, i1 %icmp_ln145_21

]]></Node>
<StgValue><ssdm name="or_ln145_94"/></StgValue>
</operation>

<operation id="4704" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4070 %xor_ln145_21 = xor i1 %or_ln145_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_21"/></StgValue>
</operation>

<operation id="4705" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4071 %and_ln172_21 = and i1 %icmp_ln172_21, i1 %xor_ln145_21

]]></Node>
<StgValue><ssdm name="and_ln172_21"/></StgValue>
</operation>

<operation id="4706" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4072 %select_ln172_21 = select i1 %and_ln172_21, i16 %select_ln174_21, i16 %or_ln23_43

]]></Node>
<StgValue><ssdm name="select_ln172_21"/></StgValue>
</operation>

<operation id="4707" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4073 %or_ln172_21 = or i1 %or_ln145_94, i1 %icmp_ln172_21

]]></Node>
<StgValue><ssdm name="or_ln172_21"/></StgValue>
</operation>

<operation id="4708" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4074 %or_ln207_21 = or i1 %or_ln172_21, i1 %icmp_ln207_21

]]></Node>
<StgValue><ssdm name="or_ln207_21"/></StgValue>
</operation>

<operation id="4709" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4075 %xor_ln207_21 = xor i1 %or_ln207_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_21"/></StgValue>
</operation>

<operation id="4710" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4076 %and_ln250_21 = and i1 %icmp_ln250_21, i1 %xor_ln207_21

]]></Node>
<StgValue><ssdm name="and_ln250_21"/></StgValue>
</operation>

<operation id="4711" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4077 %select_ln250_21 = select i1 %and_ln250_21, i16 %or_ln23_42, i16 %select_ln172_21

]]></Node>
<StgValue><ssdm name="select_ln250_21"/></StgValue>
</operation>

<operation id="4712" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4078 %and_ln135_42 = and i1 %icmp_ln134_21, i1 %icmp_ln135_21

]]></Node>
<StgValue><ssdm name="and_ln135_42"/></StgValue>
</operation>

<operation id="4713" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4079 %select_ln135_21 = select i1 %and_ln135_42, i16 %select_ln138_21, i16 %select_ln250_21

]]></Node>
<StgValue><ssdm name="select_ln135_21"/></StgValue>
</operation>

<operation id="4714" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4080 %xor_ln135_21 = xor i1 %icmp_ln135_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_21"/></StgValue>
</operation>

<operation id="4715" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4081 %and_ln135_43 = and i1 %icmp_ln134_21, i1 %xor_ln135_21

]]></Node>
<StgValue><ssdm name="and_ln135_43"/></StgValue>
</operation>

<operation id="4716" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4082 %xor_ln142_21 = xor i1 %or_ln142_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_21"/></StgValue>
</operation>

<operation id="4717" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4083 %and_ln145_21 = and i1 %icmp_ln145_21, i1 %xor_ln142_21

]]></Node>
<StgValue><ssdm name="and_ln145_21"/></StgValue>
</operation>

<operation id="4718" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4084 %or_ln145_95 = or i1 %and_ln135_43, i1 %and_ln145_21

]]></Node>
<StgValue><ssdm name="or_ln145_95"/></StgValue>
</operation>

<operation id="4719" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4085 %select_ln145_21 = select i1 %or_ln145_95, i16 %a_bits_assign_21_load, i16 %select_ln135_21

]]></Node>
<StgValue><ssdm name="select_ln145_21"/></StgValue>
</operation>

<operation id="4720" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4086 %xor_ln134_21 = xor i1 %icmp_ln134_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_21"/></StgValue>
</operation>

<operation id="4721" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4087 %and_ln142_21 = and i1 %or_ln142_21, i1 %xor_ln134_21

]]></Node>
<StgValue><ssdm name="and_ln142_21"/></StgValue>
</operation>

<operation id="4722" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4088 %select_ln142_21 = select i1 %and_ln142_21, i16 %e_b_21, i16 %select_ln145_21

]]></Node>
<StgValue><ssdm name="select_ln142_21"/></StgValue>
</operation>

<operation id="4723" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4089 %xor_ln172_21 = xor i1 %or_ln172_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_21"/></StgValue>
</operation>

<operation id="4724" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4090 %and_ln207_21 = and i1 %icmp_ln207_21, i1 %xor_ln172_21

]]></Node>
<StgValue><ssdm name="and_ln207_21"/></StgValue>
</operation>

<operation id="4725" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4091 %select_ln207_21 = select i1 %and_ln207_21, i16 0, i16 %select_ln142_21

]]></Node>
<StgValue><ssdm name="select_ln207_21"/></StgValue>
</operation>

<operation id="4726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4094 %tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_22_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="4727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4096 %ea_22 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_22_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_22"/></StgValue>
</operation>

<operation id="4728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4098 %zext_ln129_44 = zext i7 %ma_22

]]></Node>
<StgValue><ssdm name="zext_ln129_44"/></StgValue>
</operation>

<operation id="4729" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4100 %icmp_ln134_22 = icmp_eq  i8 %ea_22, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_22"/></StgValue>
</operation>

<operation id="4730" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4101 %icmp_ln135_22 = icmp_eq  i7 %ma_22, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_22"/></StgValue>
</operation>

<operation id="4731" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4102 %icmp_ln142_22 = icmp_eq  i8 %eb_22, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_22"/></StgValue>
</operation>

<operation id="4732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4103 %trunc_ln144_21 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_22_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_21"/></StgValue>
</operation>

<operation id="4733" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4104 %or_ln144_52 = or i7 %trunc_ln144_21, i7 %ma_22

]]></Node>
<StgValue><ssdm name="or_ln144_52"/></StgValue>
</operation>

<operation id="4734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4105 %tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_22_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="4735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4106 %or_ln144_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_312, i7 %or_ln144_52

]]></Node>
<StgValue><ssdm name="or_ln144_21"/></StgValue>
</operation>

<operation id="4736" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4107 %icmp_ln144_22 = icmp_eq  i8 %or_ln144_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_22"/></StgValue>
</operation>

<operation id="4737" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4108 %or_ln142_22 = or i1 %icmp_ln142_22, i1 %icmp_ln144_22

]]></Node>
<StgValue><ssdm name="or_ln142_22"/></StgValue>
</operation>

<operation id="4738" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4110 %xor_ln138_22 = xor i1 %tmp_310, i1 %tmp_311

]]></Node>
<StgValue><ssdm name="xor_ln138_22"/></StgValue>
</operation>

<operation id="4739" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4111 %and_ln138_44 = and i1 %icmp_ln138_22, i1 %xor_ln138_22

]]></Node>
<StgValue><ssdm name="and_ln138_44"/></StgValue>
</operation>

<operation id="4740" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4112 %and_ln138_45 = and i1 %and_ln138_44, i1 %icmp_ln142_22

]]></Node>
<StgValue><ssdm name="and_ln138_45"/></StgValue>
</operation>

<operation id="4741" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4113 %select_ln138_22 = select i1 %and_ln138_45, i16 32641, i16 %a_bits_assign_22_load

]]></Node>
<StgValue><ssdm name="select_ln138_22"/></StgValue>
</operation>

<operation id="4742" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4119 %icmp_ln158_44 = icmp_ne  i8 %ea_22, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_44"/></StgValue>
</operation>

<operation id="4743" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4120 %or_ln158_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_22

]]></Node>
<StgValue><ssdm name="or_ln158_43"/></StgValue>
</operation>

<operation id="4744" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4123 %select_ln158_44 = select i1 %icmp_ln158_44, i8 %or_ln158_43, i8 %zext_ln129_44

]]></Node>
<StgValue><ssdm name="select_ln158_44"/></StgValue>
</operation>

<operation id="4745" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4124 %A_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_44, i8 0

]]></Node>
<StgValue><ssdm name="A_44"/></StgValue>
</operation>

<operation id="4746" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4126 %B_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_45, i8 0

]]></Node>
<StgValue><ssdm name="B_44"/></StgValue>
</operation>

<operation id="4747" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4127 %icmp_ln162_22 = icmp_eq  i8 %ea_22, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_22"/></StgValue>
</operation>

<operation id="4748" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4128 %ea1_22 = select i1 %icmp_ln162_22, i8 1, i8 %ea_22

]]></Node>
<StgValue><ssdm name="ea1_22"/></StgValue>
</operation>

<operation id="4749" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4131 %icmp_ln166_22 = icmp_ult  i8 %ea1_22, i8 %eb1_22

]]></Node>
<StgValue><ssdm name="icmp_ln166_22"/></StgValue>
</operation>

<operation id="4750" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4132 %xor_ln166_22 = xor i1 %icmp_ln166_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_22"/></StgValue>
</operation>

<operation id="4751" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4133 %maxe_198 = select i1 %xor_ln166_22, i8 %ea_22, i8 %eb_22

]]></Node>
<StgValue><ssdm name="maxe_198"/></StgValue>
</operation>

<operation id="4752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4134 %zext_ln167_44 = zext i8 %ea1_22

]]></Node>
<StgValue><ssdm name="zext_ln167_44"/></StgValue>
</operation>

<operation id="4753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4135 %zext_ln167_45 = zext i8 %eb1_22

]]></Node>
<StgValue><ssdm name="zext_ln167_45"/></StgValue>
</operation>

<operation id="4754" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4136 %sub_ln167_44 = sub i9 %zext_ln167_44, i9 %zext_ln167_45

]]></Node>
<StgValue><ssdm name="sub_ln167_44"/></StgValue>
</operation>

<operation id="4755" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4137 %sub_ln167_45 = sub i9 %zext_ln167_45, i9 %zext_ln167_44

]]></Node>
<StgValue><ssdm name="sub_ln167_45"/></StgValue>
</operation>

<operation id="4756" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4138 %diff_22 = select i1 %xor_ln166_22, i9 %sub_ln167_44, i9 %sub_ln167_45

]]></Node>
<StgValue><ssdm name="diff_22"/></StgValue>
</operation>

<operation id="4757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4139 %sext_ln167_22 = sext i9 %diff_22

]]></Node>
<StgValue><ssdm name="sext_ln167_22"/></StgValue>
</operation>

<operation id="4758" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4140 %icmp_ln172_22 = icmp_sgt  i9 %diff_22, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_22"/></StgValue>
</operation>

<operation id="4759" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4141 %select_ln174_22 = select i1 %xor_ln166_22, i16 %a_bits_assign_22_load, i16 %e_b_22

]]></Node>
<StgValue><ssdm name="select_ln174_22"/></StgValue>
</operation>

<operation id="4760" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4142 %icmp_ln178_22 = icmp_ult  i8 %ea1_22, i8 %eb1_22

]]></Node>
<StgValue><ssdm name="icmp_ln178_22"/></StgValue>
</operation>

<operation id="4761" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4143 %maxe_199 = select i1 %icmp_ln178_22, i8 %eb_22, i8 %maxe_198

]]></Node>
<StgValue><ssdm name="maxe_199"/></StgValue>
</operation>

<operation id="4762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4144 %zext_ln178_66 = zext i8 %maxe_199

]]></Node>
<StgValue><ssdm name="zext_ln178_66"/></StgValue>
</operation>

<operation id="4763" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4145 %B_45 = select i1 %icmp_ln178_22, i16 %A_44, i16 %B_44

]]></Node>
<StgValue><ssdm name="B_45"/></StgValue>
</operation>

<operation id="4764" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4146 %A_45 = select i1 %icmp_ln178_22, i16 %B_44, i16 %A_44

]]></Node>
<StgValue><ssdm name="A_45"/></StgValue>
</operation>

<operation id="4765" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4147 %zext_ln178_68 = zext i16 %A_45

]]></Node>
<StgValue><ssdm name="zext_ln178_68"/></StgValue>
</operation>

<operation id="4766" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4148 %sb_22 = select i1 %icmp_ln178_22, i1 %tmp_310, i1 %tmp_311

]]></Node>
<StgValue><ssdm name="sb_22"/></StgValue>
</operation>

<operation id="4767" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4149 %sa_22 = select i1 %icmp_ln178_22, i1 %tmp_311, i1 %tmp_310

]]></Node>
<StgValue><ssdm name="sa_22"/></StgValue>
</operation>

<operation id="4768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4150 %tmp_314 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_22, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="4769" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4151 %icmp_ln182_22 = icmp_slt  i8 %tmp_314, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_22"/></StgValue>
</operation>

<operation id="4770" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4152 %icmp_ln184_22 = icmp_eq  i9 %diff_22, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_22"/></StgValue>
</operation>

<operation id="4771" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4153 %lshr_ln184_21 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_45, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_21"/></StgValue>
</operation>

<operation id="4772" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4154 %zext_ln184_22 = zext i15 %lshr_ln184_21

]]></Node>
<StgValue><ssdm name="zext_ln184_22"/></StgValue>
</operation>

<operation id="4773" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4155 %B_aln_66 = select i1 %icmp_ln184_22, i16 %B_45, i16 %zext_ln184_22

]]></Node>
<StgValue><ssdm name="B_aln_66"/></StgValue>
</operation>

<operation id="4774" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4156 %shl_ln191_22 = shl i32 1, i32 %sext_ln167_22

]]></Node>
<StgValue><ssdm name="shl_ln191_22"/></StgValue>
</operation>

<operation id="4775" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4157 %trunc_ln191_22 = trunc i32 %shl_ln191_22

]]></Node>
<StgValue><ssdm name="trunc_ln191_22"/></StgValue>
</operation>

<operation id="4776" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4158 %add_ln191_22 = add i16 %trunc_ln191_22, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_22"/></StgValue>
</operation>

<operation id="4777" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4159 %lost_22 = and i16 %add_ln191_22, i16 %B_45

]]></Node>
<StgValue><ssdm name="lost_22"/></StgValue>
</operation>

<operation id="4778" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4160 %sticky_44 = icmp_ne  i16 %lost_22, i16 0

]]></Node>
<StgValue><ssdm name="sticky_44"/></StgValue>
</operation>

<operation id="4779" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4161 %sext_ln167_22cast = trunc i32 %sext_ln167_22

]]></Node>
<StgValue><ssdm name="sext_ln167_22cast"/></StgValue>
</operation>

<operation id="4780" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4162 %B_aln_67 = lshr i16 %B_45, i16 %sext_ln167_22cast

]]></Node>
<StgValue><ssdm name="B_aln_67"/></StgValue>
</operation>

<operation id="4781" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4163 %B_aln_68 = select i1 %icmp_ln182_22, i16 %B_aln_66, i16 %B_aln_67

]]></Node>
<StgValue><ssdm name="B_aln_68"/></StgValue>
</operation>

<operation id="4782" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4164 %zext_ln181_22 = zext i16 %B_aln_68

]]></Node>
<StgValue><ssdm name="zext_ln181_22"/></StgValue>
</operation>

<operation id="4783" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4165 %xor_ln182_22 = xor i1 %icmp_ln182_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_22"/></StgValue>
</operation>

<operation id="4784" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4166 %sticky_45 = and i1 %sticky_44, i1 %xor_ln182_22

]]></Node>
<StgValue><ssdm name="sticky_45"/></StgValue>
</operation>

<operation id="4785" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4167 %xor_ln200_22 = xor i1 %sa_22, i1 %sb_22

]]></Node>
<StgValue><ssdm name="xor_ln200_22"/></StgValue>
</operation>

<operation id="4786" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4168 %M_176 = add i17 %zext_ln181_22, i17 %zext_ln178_68

]]></Node>
<StgValue><ssdm name="M_176"/></StgValue>
</operation>

<operation id="4787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4169 %zext_ln198_44 = zext i17 %M_176

]]></Node>
<StgValue><ssdm name="zext_ln198_44"/></StgValue>
</operation>

<operation id="4788" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4170 %icmp_ln203_22 = icmp_ult  i16 %A_45, i16 %B_aln_68

]]></Node>
<StgValue><ssdm name="icmp_ln203_22"/></StgValue>
</operation>

<operation id="4789" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4171 %xor_ln203_22 = xor i1 %icmp_ln203_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_22"/></StgValue>
</operation>

<operation id="4790" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4172 %M_177 = sub i17 %zext_ln178_68, i17 %zext_ln181_22

]]></Node>
<StgValue><ssdm name="M_177"/></StgValue>
</operation>

<operation id="4791" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4173 %M_178 = sub i17 %zext_ln181_22, i17 %zext_ln178_68

]]></Node>
<StgValue><ssdm name="M_178"/></StgValue>
</operation>

<operation id="4792" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4174 %M_179 = select i1 %xor_ln203_22, i17 %M_177, i17 %M_178

]]></Node>
<StgValue><ssdm name="M_179"/></StgValue>
</operation>

<operation id="4793" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4175 %sext_ln203_22 = sext i17 %M_179

]]></Node>
<StgValue><ssdm name="sext_ln203_22"/></StgValue>
</operation>

<operation id="4794" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4176 %s_92 = select i1 %xor_ln203_22, i1 %sa_22, i1 %sb_22

]]></Node>
<StgValue><ssdm name="s_92"/></StgValue>
</operation>

<operation id="4795" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4177 %M_180 = select i1 %xor_ln200_22, i18 %sext_ln203_22, i18 %zext_ln198_44

]]></Node>
<StgValue><ssdm name="M_180"/></StgValue>
</operation>

<operation id="4796" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4178 %s_93 = select i1 %xor_ln200_22, i1 %s_92, i1 %sb_22

]]></Node>
<StgValue><ssdm name="s_93"/></StgValue>
</operation>

<operation id="4797" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4179 %icmp_ln207_22 = icmp_eq  i18 %M_180, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_22"/></StgValue>
</operation>

<operation id="4798" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4180 %tmp_315 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_180, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="4799" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4181 %icmp_ln217_22 = icmp_ne  i2 %tmp_315, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_22"/></StgValue>
</operation>

<operation id="4800" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4182 %trunc_ln217_21 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_180, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_21"/></StgValue>
</operation>

<operation id="4801" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4183 %sext_ln217_22 = sext i17 %trunc_ln217_21

]]></Node>
<StgValue><ssdm name="sext_ln217_22"/></StgValue>
</operation>

<operation id="4802" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4184 %maxe_200 = add i9 %zext_ln178_66, i9 1

]]></Node>
<StgValue><ssdm name="maxe_200"/></StgValue>
</operation>

<operation id="4803" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4185 %maxe_201 = select i1 %icmp_ln217_22, i9 %maxe_200, i9 %zext_ln178_66

]]></Node>
<StgValue><ssdm name="maxe_201"/></StgValue>
</operation>

<operation id="4804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4186 %zext_ln217_22 = zext i9 %maxe_201

]]></Node>
<StgValue><ssdm name="zext_ln217_22"/></StgValue>
</operation>

<operation id="4805" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4187 %M_181 = select i1 %icmp_ln217_22, i18 %sext_ln217_22, i18 %M_180

]]></Node>
<StgValue><ssdm name="M_181"/></StgValue>
</operation>

<operation id="4806" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4188 %sext_ln198_22 = sext i18 %M_181

]]></Node>
<StgValue><ssdm name="sext_ln198_22"/></StgValue>
</operation>

<operation id="4807" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:4189 %zext_ln198_45 = zext i31 %sext_ln198_22

]]></Node>
<StgValue><ssdm name="zext_ln198_45"/></StgValue>
</operation>

<operation id="4808" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4190 %trunc_ln198_44 = trunc i18 %M_181

]]></Node>
<StgValue><ssdm name="trunc_ln198_44"/></StgValue>
</operation>

<operation id="4809" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4191 %tmp_316 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_181, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="4810" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:4192 %icmp_ln220_44 = icmp_eq  i3 %tmp_316, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_44"/></StgValue>
</operation>

<operation id="4811" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4193 %icmp_ln220_45 = icmp_eq  i9 %maxe_201, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_45"/></StgValue>
</operation>

<operation id="4812" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4194 %tmp_83 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_45, i1 1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="4813" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4195 %lz_44 = add i32 %tmp_83, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_44"/></StgValue>
</operation>

<operation id="4814" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4196 %icmp_ln222_22 = icmp_sgt  i32 %lz_44, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_22"/></StgValue>
</operation>

<operation id="4815" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4197 %zext_ln223_22 = zext i9 %maxe_201

]]></Node>
<StgValue><ssdm name="zext_ln223_22"/></StgValue>
</operation>

<operation id="4816" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4198 %icmp_ln223_22 = icmp_slt  i32 %lz_44, i32 %zext_ln223_22

]]></Node>
<StgValue><ssdm name="icmp_ln223_22"/></StgValue>
</operation>

<operation id="4817" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4199 %xor_ln223_22 = xor i1 %icmp_ln223_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_22"/></StgValue>
</operation>

<operation id="4818" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4200 %lz_45 = select i1 %xor_ln223_22, i32 %zext_ln223_22, i32 %lz_44

]]></Node>
<StgValue><ssdm name="lz_45"/></StgValue>
</operation>

<operation id="4819" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4201 %M_182 = shl i32 %zext_ln198_45, i32 %lz_45

]]></Node>
<StgValue><ssdm name="M_182"/></StgValue>
</operation>

<operation id="4820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4202 %trunc_ln198_45 = trunc i32 %M_182

]]></Node>
<StgValue><ssdm name="trunc_ln198_45"/></StgValue>
</operation>

<operation id="4821" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4203 %trunc_ln225_22 = trunc i32 %lz_45

]]></Node>
<StgValue><ssdm name="trunc_ln225_22"/></StgValue>
</operation>

<operation id="4822" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4204 %maxe_202 = sub i16 %zext_ln217_22, i16 %trunc_ln225_22

]]></Node>
<StgValue><ssdm name="maxe_202"/></StgValue>
</operation>

<operation id="4823" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4205 %xor_ln220_22 = xor i1 %icmp_ln220_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_22"/></StgValue>
</operation>

<operation id="4824" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4206 %and_ln222_44 = and i1 %icmp_ln222_22, i1 %xor_ln220_22

]]></Node>
<StgValue><ssdm name="and_ln222_44"/></StgValue>
</operation>

<operation id="4825" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4207 %and_ln222_45 = and i1 %and_ln222_44, i1 %icmp_ln220_44

]]></Node>
<StgValue><ssdm name="and_ln222_45"/></StgValue>
</operation>

<operation id="4826" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4208 %maxe_203 = select i1 %and_ln222_45, i16 %maxe_202, i16 %zext_ln217_22

]]></Node>
<StgValue><ssdm name="maxe_203"/></StgValue>
</operation>

<operation id="4827" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4209 %and_ln220_22 = and i1 %icmp_ln220_44, i1 %icmp_ln220_45

]]></Node>
<StgValue><ssdm name="and_ln220_22"/></StgValue>
</operation>

<operation id="4828" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4210 %maxe_204 = select i1 %and_ln220_22, i16 0, i16 %maxe_203

]]></Node>
<StgValue><ssdm name="maxe_204"/></StgValue>
</operation>

<operation id="4829" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4211 %M_183 = select i1 %and_ln222_45, i16 %trunc_ln198_45, i16 %trunc_ln198_44

]]></Node>
<StgValue><ssdm name="M_183"/></StgValue>
</operation>

<operation id="4830" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4212 %round_up_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_183, i32 8

]]></Node>
<StgValue><ssdm name="round_up_67"/></StgValue>
</operation>

<operation id="4831" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4213 %frac_keep_22 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_183, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_22"/></StgValue>
</operation>

<operation id="4832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4214 %trunc_ln231_21 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_183, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_21"/></StgValue>
</operation>

<operation id="4833" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4215 %zext_ln231_22 = zext i8 %frac_keep_22

]]></Node>
<StgValue><ssdm name="zext_ln231_22"/></StgValue>
</operation>

<operation id="4834" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4216 %tmp_155 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_45

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="4835" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4217 %trunc_ln240_22 = trunc i16 %M_183

]]></Node>
<StgValue><ssdm name="trunc_ln240_22"/></StgValue>
</operation>

<operation id="4836" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4218 %or_ln240_74 = or i2 %trunc_ln240_22, i2 %tmp_155

]]></Node>
<StgValue><ssdm name="or_ln240_74"/></StgValue>
</operation>

<operation id="4837" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4219 %tmp_318 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_183, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="4838" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4220 %or_ln240_21 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_318, i2 %or_ln240_74

]]></Node>
<StgValue><ssdm name="or_ln240_21"/></StgValue>
</operation>

<operation id="4839" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4221 %icmp_ln240_22 = icmp_ne  i7 %or_ln240_21, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_22"/></StgValue>
</operation>

<operation id="4840" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4222 %round_up_68 = or i1 %icmp_ln240_22, i1 %round_up_67

]]></Node>
<StgValue><ssdm name="round_up_68"/></StgValue>
</operation>

<operation id="4841" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4223 %tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_183, i32 7

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="4842" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4224 %round_up_69 = and i1 %round_up_68, i1 %tmp_319

]]></Node>
<StgValue><ssdm name="round_up_69"/></StgValue>
</operation>

<operation id="4843" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4225 %zext_ln238_22 = zext i1 %round_up_69

]]></Node>
<StgValue><ssdm name="zext_ln238_22"/></StgValue>
</operation>

<operation id="4844" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4226 %zext_ln244_44 = zext i1 %round_up_69

]]></Node>
<StgValue><ssdm name="zext_ln244_44"/></StgValue>
</operation>

<operation id="4845" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4227 %zext_ln244_45 = zext i1 %round_up_69

]]></Node>
<StgValue><ssdm name="zext_ln244_45"/></StgValue>
</operation>

<operation id="4846" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4228 %rounded_22 = add i9 %zext_ln238_22, i9 %zext_ln231_22

]]></Node>
<StgValue><ssdm name="rounded_22"/></StgValue>
</operation>

<operation id="4847" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4229 %add_ln244_23 = add i8 %zext_ln244_45, i8 %frac_keep_22

]]></Node>
<StgValue><ssdm name="add_ln244_23"/></StgValue>
</operation>

<operation id="4848" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4230 %tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_22, i32 8

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="4849" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4231 %maxe_205 = add i16 %maxe_204, i16 1

]]></Node>
<StgValue><ssdm name="maxe_205"/></StgValue>
</operation>

<operation id="4850" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4232 %maxe_206 = select i1 %tmp_320, i16 %maxe_205, i16 %maxe_204

]]></Node>
<StgValue><ssdm name="maxe_206"/></StgValue>
</operation>

<operation id="4851" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4233 %trunc_ln247_21 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_23, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_21"/></StgValue>
</operation>

<operation id="4852" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4234 %add_ln247_44 = add i7 %zext_ln244_44, i7 %trunc_ln231_21

]]></Node>
<StgValue><ssdm name="add_ln247_44"/></StgValue>
</operation>

<operation id="4853" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4235 %m7_22 = select i1 %tmp_320, i7 %trunc_ln247_21, i7 %add_ln247_44

]]></Node>
<StgValue><ssdm name="m7_22"/></StgValue>
</operation>

<operation id="4854" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4236 %icmp_ln250_22 = icmp_ugt  i16 %maxe_206, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_22"/></StgValue>
</operation>

<operation id="4855" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4237 %shl_ln23_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_93, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_42"/></StgValue>
</operation>

<operation id="4856" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4238 %or_ln23_44 = or i16 %shl_ln23_42, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_44"/></StgValue>
</operation>

<operation id="4857" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4239 %shl_ln23_43 = shl i16 %maxe_206, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_43"/></StgValue>
</operation>

<operation id="4858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4240 %tmp182 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_93, i8 0, i7 %m7_22

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="4859" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4241 %or_ln23_45 = or i16 %tmp182, i16 %shl_ln23_43

]]></Node>
<StgValue><ssdm name="or_ln23_45"/></StgValue>
</operation>

<operation id="4860" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4242 %or_ln142_54 = or i1 %icmp_ln134_22, i1 %or_ln142_22

]]></Node>
<StgValue><ssdm name="or_ln142_54"/></StgValue>
</operation>

<operation id="4861" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4243 %or_ln145_97 = or i1 %or_ln142_54, i1 %icmp_ln145_22

]]></Node>
<StgValue><ssdm name="or_ln145_97"/></StgValue>
</operation>

<operation id="4862" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4244 %xor_ln145_22 = xor i1 %or_ln145_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_22"/></StgValue>
</operation>

<operation id="4863" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4245 %and_ln172_22 = and i1 %icmp_ln172_22, i1 %xor_ln145_22

]]></Node>
<StgValue><ssdm name="and_ln172_22"/></StgValue>
</operation>

<operation id="4864" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4246 %select_ln172_22 = select i1 %and_ln172_22, i16 %select_ln174_22, i16 %or_ln23_45

]]></Node>
<StgValue><ssdm name="select_ln172_22"/></StgValue>
</operation>

<operation id="4865" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4247 %or_ln172_22 = or i1 %or_ln145_97, i1 %icmp_ln172_22

]]></Node>
<StgValue><ssdm name="or_ln172_22"/></StgValue>
</operation>

<operation id="4866" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4248 %or_ln207_22 = or i1 %or_ln172_22, i1 %icmp_ln207_22

]]></Node>
<StgValue><ssdm name="or_ln207_22"/></StgValue>
</operation>

<operation id="4867" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4249 %xor_ln207_22 = xor i1 %or_ln207_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_22"/></StgValue>
</operation>

<operation id="4868" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4250 %and_ln250_22 = and i1 %icmp_ln250_22, i1 %xor_ln207_22

]]></Node>
<StgValue><ssdm name="and_ln250_22"/></StgValue>
</operation>

<operation id="4869" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4251 %select_ln250_22 = select i1 %and_ln250_22, i16 %or_ln23_44, i16 %select_ln172_22

]]></Node>
<StgValue><ssdm name="select_ln250_22"/></StgValue>
</operation>

<operation id="4870" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4252 %and_ln135_44 = and i1 %icmp_ln134_22, i1 %icmp_ln135_22

]]></Node>
<StgValue><ssdm name="and_ln135_44"/></StgValue>
</operation>

<operation id="4871" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4253 %select_ln135_22 = select i1 %and_ln135_44, i16 %select_ln138_22, i16 %select_ln250_22

]]></Node>
<StgValue><ssdm name="select_ln135_22"/></StgValue>
</operation>

<operation id="4872" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4254 %xor_ln135_22 = xor i1 %icmp_ln135_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_22"/></StgValue>
</operation>

<operation id="4873" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4255 %and_ln135_45 = and i1 %icmp_ln134_22, i1 %xor_ln135_22

]]></Node>
<StgValue><ssdm name="and_ln135_45"/></StgValue>
</operation>

<operation id="4874" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4256 %xor_ln142_22 = xor i1 %or_ln142_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_22"/></StgValue>
</operation>

<operation id="4875" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4257 %and_ln145_22 = and i1 %icmp_ln145_22, i1 %xor_ln142_22

]]></Node>
<StgValue><ssdm name="and_ln145_22"/></StgValue>
</operation>

<operation id="4876" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4258 %or_ln145_98 = or i1 %and_ln135_45, i1 %and_ln145_22

]]></Node>
<StgValue><ssdm name="or_ln145_98"/></StgValue>
</operation>

<operation id="4877" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4259 %select_ln145_22 = select i1 %or_ln145_98, i16 %a_bits_assign_22_load, i16 %select_ln135_22

]]></Node>
<StgValue><ssdm name="select_ln145_22"/></StgValue>
</operation>

<operation id="4878" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4260 %xor_ln134_22 = xor i1 %icmp_ln134_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_22"/></StgValue>
</operation>

<operation id="4879" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4261 %and_ln142_22 = and i1 %or_ln142_22, i1 %xor_ln134_22

]]></Node>
<StgValue><ssdm name="and_ln142_22"/></StgValue>
</operation>

<operation id="4880" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4262 %select_ln142_22 = select i1 %and_ln142_22, i16 %e_b_22, i16 %select_ln145_22

]]></Node>
<StgValue><ssdm name="select_ln142_22"/></StgValue>
</operation>

<operation id="4881" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4263 %xor_ln172_22 = xor i1 %or_ln172_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_22"/></StgValue>
</operation>

<operation id="4882" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4264 %and_ln207_22 = and i1 %icmp_ln207_22, i1 %xor_ln172_22

]]></Node>
<StgValue><ssdm name="and_ln207_22"/></StgValue>
</operation>

<operation id="4883" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4265 %select_ln207_22 = select i1 %and_ln207_22, i16 0, i16 %select_ln142_22

]]></Node>
<StgValue><ssdm name="select_ln207_22"/></StgValue>
</operation>

<operation id="4884" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4268 %tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_23_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="4885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4270 %ea_23 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_23_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_23"/></StgValue>
</operation>

<operation id="4886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4272 %zext_ln129_46 = zext i7 %ma_23

]]></Node>
<StgValue><ssdm name="zext_ln129_46"/></StgValue>
</operation>

<operation id="4887" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4274 %icmp_ln134_23 = icmp_eq  i8 %ea_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_23"/></StgValue>
</operation>

<operation id="4888" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4275 %icmp_ln135_23 = icmp_eq  i7 %ma_23, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_23"/></StgValue>
</operation>

<operation id="4889" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4276 %icmp_ln142_23 = icmp_eq  i8 %eb_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_23"/></StgValue>
</operation>

<operation id="4890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4277 %trunc_ln144_22 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_23_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_22"/></StgValue>
</operation>

<operation id="4891" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4278 %or_ln144_53 = or i7 %trunc_ln144_22, i7 %ma_23

]]></Node>
<StgValue><ssdm name="or_ln144_53"/></StgValue>
</operation>

<operation id="4892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4279 %tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_23_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="4893" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4280 %or_ln144_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_323, i7 %or_ln144_53

]]></Node>
<StgValue><ssdm name="or_ln144_22"/></StgValue>
</operation>

<operation id="4894" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4281 %icmp_ln144_23 = icmp_eq  i8 %or_ln144_22, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_23"/></StgValue>
</operation>

<operation id="4895" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4282 %or_ln142_23 = or i1 %icmp_ln142_23, i1 %icmp_ln144_23

]]></Node>
<StgValue><ssdm name="or_ln142_23"/></StgValue>
</operation>

<operation id="4896" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4284 %xor_ln138_23 = xor i1 %tmp_321, i1 %tmp_322

]]></Node>
<StgValue><ssdm name="xor_ln138_23"/></StgValue>
</operation>

<operation id="4897" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4285 %and_ln138_46 = and i1 %icmp_ln138_23, i1 %xor_ln138_23

]]></Node>
<StgValue><ssdm name="and_ln138_46"/></StgValue>
</operation>

<operation id="4898" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4286 %and_ln138_47 = and i1 %and_ln138_46, i1 %icmp_ln142_23

]]></Node>
<StgValue><ssdm name="and_ln138_47"/></StgValue>
</operation>

<operation id="4899" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4287 %select_ln138_23 = select i1 %and_ln138_47, i16 32641, i16 %a_bits_assign_23_load

]]></Node>
<StgValue><ssdm name="select_ln138_23"/></StgValue>
</operation>

<operation id="4900" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4293 %icmp_ln158_46 = icmp_ne  i8 %ea_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_46"/></StgValue>
</operation>

<operation id="4901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4294 %or_ln158_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_23

]]></Node>
<StgValue><ssdm name="or_ln158_45"/></StgValue>
</operation>

<operation id="4902" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4297 %select_ln158_46 = select i1 %icmp_ln158_46, i8 %or_ln158_45, i8 %zext_ln129_46

]]></Node>
<StgValue><ssdm name="select_ln158_46"/></StgValue>
</operation>

<operation id="4903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4298 %A_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_46, i8 0

]]></Node>
<StgValue><ssdm name="A_46"/></StgValue>
</operation>

<operation id="4904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4300 %B_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_47, i8 0

]]></Node>
<StgValue><ssdm name="B_46"/></StgValue>
</operation>

<operation id="4905" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4301 %icmp_ln162_23 = icmp_eq  i8 %ea_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_23"/></StgValue>
</operation>

<operation id="4906" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4302 %ea1_23 = select i1 %icmp_ln162_23, i8 1, i8 %ea_23

]]></Node>
<StgValue><ssdm name="ea1_23"/></StgValue>
</operation>

<operation id="4907" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4305 %icmp_ln166_23 = icmp_ult  i8 %ea1_23, i8 %eb1_23

]]></Node>
<StgValue><ssdm name="icmp_ln166_23"/></StgValue>
</operation>

<operation id="4908" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4306 %xor_ln166_23 = xor i1 %icmp_ln166_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_23"/></StgValue>
</operation>

<operation id="4909" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4307 %maxe_207 = select i1 %xor_ln166_23, i8 %ea_23, i8 %eb_23

]]></Node>
<StgValue><ssdm name="maxe_207"/></StgValue>
</operation>

<operation id="4910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4308 %zext_ln167_46 = zext i8 %ea1_23

]]></Node>
<StgValue><ssdm name="zext_ln167_46"/></StgValue>
</operation>

<operation id="4911" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4309 %zext_ln167_47 = zext i8 %eb1_23

]]></Node>
<StgValue><ssdm name="zext_ln167_47"/></StgValue>
</operation>

<operation id="4912" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4310 %sub_ln167_46 = sub i9 %zext_ln167_46, i9 %zext_ln167_47

]]></Node>
<StgValue><ssdm name="sub_ln167_46"/></StgValue>
</operation>

<operation id="4913" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4311 %sub_ln167_47 = sub i9 %zext_ln167_47, i9 %zext_ln167_46

]]></Node>
<StgValue><ssdm name="sub_ln167_47"/></StgValue>
</operation>

<operation id="4914" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4312 %diff_23 = select i1 %xor_ln166_23, i9 %sub_ln167_46, i9 %sub_ln167_47

]]></Node>
<StgValue><ssdm name="diff_23"/></StgValue>
</operation>

<operation id="4915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4313 %sext_ln167_23 = sext i9 %diff_23

]]></Node>
<StgValue><ssdm name="sext_ln167_23"/></StgValue>
</operation>

<operation id="4916" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4314 %icmp_ln172_23 = icmp_sgt  i9 %diff_23, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_23"/></StgValue>
</operation>

<operation id="4917" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4315 %select_ln174_23 = select i1 %xor_ln166_23, i16 %a_bits_assign_23_load, i16 %e_b_23

]]></Node>
<StgValue><ssdm name="select_ln174_23"/></StgValue>
</operation>

<operation id="4918" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4316 %icmp_ln178_23 = icmp_ult  i8 %ea1_23, i8 %eb1_23

]]></Node>
<StgValue><ssdm name="icmp_ln178_23"/></StgValue>
</operation>

<operation id="4919" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4317 %maxe_208 = select i1 %icmp_ln178_23, i8 %eb_23, i8 %maxe_207

]]></Node>
<StgValue><ssdm name="maxe_208"/></StgValue>
</operation>

<operation id="4920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4318 %zext_ln178_69 = zext i8 %maxe_208

]]></Node>
<StgValue><ssdm name="zext_ln178_69"/></StgValue>
</operation>

<operation id="4921" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4319 %B_47 = select i1 %icmp_ln178_23, i16 %A_46, i16 %B_46

]]></Node>
<StgValue><ssdm name="B_47"/></StgValue>
</operation>

<operation id="4922" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4320 %A_47 = select i1 %icmp_ln178_23, i16 %B_46, i16 %A_46

]]></Node>
<StgValue><ssdm name="A_47"/></StgValue>
</operation>

<operation id="4923" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4321 %zext_ln178_71 = zext i16 %A_47

]]></Node>
<StgValue><ssdm name="zext_ln178_71"/></StgValue>
</operation>

<operation id="4924" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4322 %sb_23 = select i1 %icmp_ln178_23, i1 %tmp_321, i1 %tmp_322

]]></Node>
<StgValue><ssdm name="sb_23"/></StgValue>
</operation>

<operation id="4925" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4323 %sa_23 = select i1 %icmp_ln178_23, i1 %tmp_322, i1 %tmp_321

]]></Node>
<StgValue><ssdm name="sa_23"/></StgValue>
</operation>

<operation id="4926" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4324 %tmp_325 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_23, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="4927" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4325 %icmp_ln182_23 = icmp_slt  i8 %tmp_325, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_23"/></StgValue>
</operation>

<operation id="4928" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4326 %icmp_ln184_23 = icmp_eq  i9 %diff_23, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_23"/></StgValue>
</operation>

<operation id="4929" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4327 %lshr_ln184_22 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_47, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_22"/></StgValue>
</operation>

<operation id="4930" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4328 %zext_ln184_23 = zext i15 %lshr_ln184_22

]]></Node>
<StgValue><ssdm name="zext_ln184_23"/></StgValue>
</operation>

<operation id="4931" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4329 %B_aln_69 = select i1 %icmp_ln184_23, i16 %B_47, i16 %zext_ln184_23

]]></Node>
<StgValue><ssdm name="B_aln_69"/></StgValue>
</operation>

<operation id="4932" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4330 %shl_ln191_23 = shl i32 1, i32 %sext_ln167_23

]]></Node>
<StgValue><ssdm name="shl_ln191_23"/></StgValue>
</operation>

<operation id="4933" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4331 %trunc_ln191_23 = trunc i32 %shl_ln191_23

]]></Node>
<StgValue><ssdm name="trunc_ln191_23"/></StgValue>
</operation>

<operation id="4934" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4332 %add_ln191_23 = add i16 %trunc_ln191_23, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_23"/></StgValue>
</operation>

<operation id="4935" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4333 %lost_23 = and i16 %add_ln191_23, i16 %B_47

]]></Node>
<StgValue><ssdm name="lost_23"/></StgValue>
</operation>

<operation id="4936" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4334 %sticky_46 = icmp_ne  i16 %lost_23, i16 0

]]></Node>
<StgValue><ssdm name="sticky_46"/></StgValue>
</operation>

<operation id="4937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4335 %sext_ln167_23cast = trunc i32 %sext_ln167_23

]]></Node>
<StgValue><ssdm name="sext_ln167_23cast"/></StgValue>
</operation>

<operation id="4938" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4336 %B_aln_70 = lshr i16 %B_47, i16 %sext_ln167_23cast

]]></Node>
<StgValue><ssdm name="B_aln_70"/></StgValue>
</operation>

<operation id="4939" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4337 %B_aln_71 = select i1 %icmp_ln182_23, i16 %B_aln_69, i16 %B_aln_70

]]></Node>
<StgValue><ssdm name="B_aln_71"/></StgValue>
</operation>

<operation id="4940" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4338 %zext_ln181_23 = zext i16 %B_aln_71

]]></Node>
<StgValue><ssdm name="zext_ln181_23"/></StgValue>
</operation>

<operation id="4941" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4339 %xor_ln182_23 = xor i1 %icmp_ln182_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_23"/></StgValue>
</operation>

<operation id="4942" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4340 %sticky_47 = and i1 %sticky_46, i1 %xor_ln182_23

]]></Node>
<StgValue><ssdm name="sticky_47"/></StgValue>
</operation>

<operation id="4943" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4341 %xor_ln200_23 = xor i1 %sa_23, i1 %sb_23

]]></Node>
<StgValue><ssdm name="xor_ln200_23"/></StgValue>
</operation>

<operation id="4944" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4342 %M_184 = add i17 %zext_ln181_23, i17 %zext_ln178_71

]]></Node>
<StgValue><ssdm name="M_184"/></StgValue>
</operation>

<operation id="4945" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4343 %zext_ln198_46 = zext i17 %M_184

]]></Node>
<StgValue><ssdm name="zext_ln198_46"/></StgValue>
</operation>

<operation id="4946" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4344 %icmp_ln203_23 = icmp_ult  i16 %A_47, i16 %B_aln_71

]]></Node>
<StgValue><ssdm name="icmp_ln203_23"/></StgValue>
</operation>

<operation id="4947" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4345 %xor_ln203_23 = xor i1 %icmp_ln203_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_23"/></StgValue>
</operation>

<operation id="4948" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4346 %M_185 = sub i17 %zext_ln178_71, i17 %zext_ln181_23

]]></Node>
<StgValue><ssdm name="M_185"/></StgValue>
</operation>

<operation id="4949" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4347 %M_186 = sub i17 %zext_ln181_23, i17 %zext_ln178_71

]]></Node>
<StgValue><ssdm name="M_186"/></StgValue>
</operation>

<operation id="4950" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4348 %M_187 = select i1 %xor_ln203_23, i17 %M_185, i17 %M_186

]]></Node>
<StgValue><ssdm name="M_187"/></StgValue>
</operation>

<operation id="4951" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4349 %sext_ln203_23 = sext i17 %M_187

]]></Node>
<StgValue><ssdm name="sext_ln203_23"/></StgValue>
</operation>

<operation id="4952" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4350 %s_96 = select i1 %xor_ln203_23, i1 %sa_23, i1 %sb_23

]]></Node>
<StgValue><ssdm name="s_96"/></StgValue>
</operation>

<operation id="4953" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4351 %M_188 = select i1 %xor_ln200_23, i18 %sext_ln203_23, i18 %zext_ln198_46

]]></Node>
<StgValue><ssdm name="M_188"/></StgValue>
</operation>

<operation id="4954" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4352 %s_97 = select i1 %xor_ln200_23, i1 %s_96, i1 %sb_23

]]></Node>
<StgValue><ssdm name="s_97"/></StgValue>
</operation>

<operation id="4955" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4353 %icmp_ln207_23 = icmp_eq  i18 %M_188, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_23"/></StgValue>
</operation>

<operation id="4956" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4354 %tmp_326 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_188, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="4957" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4355 %icmp_ln217_23 = icmp_ne  i2 %tmp_326, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_23"/></StgValue>
</operation>

<operation id="4958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4356 %trunc_ln217_22 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_188, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_22"/></StgValue>
</operation>

<operation id="4959" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4357 %sext_ln217_23 = sext i17 %trunc_ln217_22

]]></Node>
<StgValue><ssdm name="sext_ln217_23"/></StgValue>
</operation>

<operation id="4960" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4358 %maxe_209 = add i9 %zext_ln178_69, i9 1

]]></Node>
<StgValue><ssdm name="maxe_209"/></StgValue>
</operation>

<operation id="4961" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4359 %maxe_210 = select i1 %icmp_ln217_23, i9 %maxe_209, i9 %zext_ln178_69

]]></Node>
<StgValue><ssdm name="maxe_210"/></StgValue>
</operation>

<operation id="4962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4360 %zext_ln217_23 = zext i9 %maxe_210

]]></Node>
<StgValue><ssdm name="zext_ln217_23"/></StgValue>
</operation>

<operation id="4963" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4361 %M_189 = select i1 %icmp_ln217_23, i18 %sext_ln217_23, i18 %M_188

]]></Node>
<StgValue><ssdm name="M_189"/></StgValue>
</operation>

<operation id="4964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4362 %sext_ln198_23 = sext i18 %M_189

]]></Node>
<StgValue><ssdm name="sext_ln198_23"/></StgValue>
</operation>

<operation id="4965" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:4363 %zext_ln198_47 = zext i31 %sext_ln198_23

]]></Node>
<StgValue><ssdm name="zext_ln198_47"/></StgValue>
</operation>

<operation id="4966" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4364 %trunc_ln198_46 = trunc i18 %M_189

]]></Node>
<StgValue><ssdm name="trunc_ln198_46"/></StgValue>
</operation>

<operation id="4967" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4365 %tmp_327 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_189, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="4968" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:4366 %icmp_ln220_46 = icmp_eq  i3 %tmp_327, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_46"/></StgValue>
</operation>

<operation id="4969" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4367 %icmp_ln220_47 = icmp_eq  i9 %maxe_210, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_47"/></StgValue>
</operation>

<operation id="4970" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4368 %tmp_84 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_47, i1 1

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="4971" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4369 %lz_46 = add i32 %tmp_84, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_46"/></StgValue>
</operation>

<operation id="4972" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4370 %icmp_ln222_23 = icmp_sgt  i32 %lz_46, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_23"/></StgValue>
</operation>

<operation id="4973" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4371 %zext_ln223_23 = zext i9 %maxe_210

]]></Node>
<StgValue><ssdm name="zext_ln223_23"/></StgValue>
</operation>

<operation id="4974" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4372 %icmp_ln223_23 = icmp_slt  i32 %lz_46, i32 %zext_ln223_23

]]></Node>
<StgValue><ssdm name="icmp_ln223_23"/></StgValue>
</operation>

<operation id="4975" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4373 %xor_ln223_23 = xor i1 %icmp_ln223_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_23"/></StgValue>
</operation>

<operation id="4976" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4374 %lz_47 = select i1 %xor_ln223_23, i32 %zext_ln223_23, i32 %lz_46

]]></Node>
<StgValue><ssdm name="lz_47"/></StgValue>
</operation>

<operation id="4977" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4375 %M_190 = shl i32 %zext_ln198_47, i32 %lz_47

]]></Node>
<StgValue><ssdm name="M_190"/></StgValue>
</operation>

<operation id="4978" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4376 %trunc_ln198_47 = trunc i32 %M_190

]]></Node>
<StgValue><ssdm name="trunc_ln198_47"/></StgValue>
</operation>

<operation id="4979" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4377 %trunc_ln225_23 = trunc i32 %lz_47

]]></Node>
<StgValue><ssdm name="trunc_ln225_23"/></StgValue>
</operation>

<operation id="4980" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4378 %maxe_211 = sub i16 %zext_ln217_23, i16 %trunc_ln225_23

]]></Node>
<StgValue><ssdm name="maxe_211"/></StgValue>
</operation>

<operation id="4981" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4379 %xor_ln220_23 = xor i1 %icmp_ln220_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_23"/></StgValue>
</operation>

<operation id="4982" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4380 %and_ln222_46 = and i1 %icmp_ln222_23, i1 %xor_ln220_23

]]></Node>
<StgValue><ssdm name="and_ln222_46"/></StgValue>
</operation>

<operation id="4983" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4381 %and_ln222_47 = and i1 %and_ln222_46, i1 %icmp_ln220_46

]]></Node>
<StgValue><ssdm name="and_ln222_47"/></StgValue>
</operation>

<operation id="4984" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4382 %maxe_212 = select i1 %and_ln222_47, i16 %maxe_211, i16 %zext_ln217_23

]]></Node>
<StgValue><ssdm name="maxe_212"/></StgValue>
</operation>

<operation id="4985" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4383 %and_ln220_23 = and i1 %icmp_ln220_46, i1 %icmp_ln220_47

]]></Node>
<StgValue><ssdm name="and_ln220_23"/></StgValue>
</operation>

<operation id="4986" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4384 %maxe_213 = select i1 %and_ln220_23, i16 0, i16 %maxe_212

]]></Node>
<StgValue><ssdm name="maxe_213"/></StgValue>
</operation>

<operation id="4987" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4385 %M_191 = select i1 %and_ln222_47, i16 %trunc_ln198_47, i16 %trunc_ln198_46

]]></Node>
<StgValue><ssdm name="M_191"/></StgValue>
</operation>

<operation id="4988" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4386 %round_up_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_191, i32 8

]]></Node>
<StgValue><ssdm name="round_up_70"/></StgValue>
</operation>

<operation id="4989" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4387 %frac_keep_23 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_191, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_23"/></StgValue>
</operation>

<operation id="4990" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4388 %trunc_ln231_22 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_191, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_22"/></StgValue>
</operation>

<operation id="4991" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4389 %zext_ln231_23 = zext i8 %frac_keep_23

]]></Node>
<StgValue><ssdm name="zext_ln231_23"/></StgValue>
</operation>

<operation id="4992" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4390 %tmp_160 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_47

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="4993" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4391 %trunc_ln240_23 = trunc i16 %M_191

]]></Node>
<StgValue><ssdm name="trunc_ln240_23"/></StgValue>
</operation>

<operation id="4994" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4392 %or_ln240_76 = or i2 %trunc_ln240_23, i2 %tmp_160

]]></Node>
<StgValue><ssdm name="or_ln240_76"/></StgValue>
</operation>

<operation id="4995" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4393 %tmp_329 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_191, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="4996" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4394 %or_ln240_22 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_329, i2 %or_ln240_76

]]></Node>
<StgValue><ssdm name="or_ln240_22"/></StgValue>
</operation>

<operation id="4997" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4395 %icmp_ln240_23 = icmp_ne  i7 %or_ln240_22, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_23"/></StgValue>
</operation>

<operation id="4998" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4396 %round_up_71 = or i1 %icmp_ln240_23, i1 %round_up_70

]]></Node>
<StgValue><ssdm name="round_up_71"/></StgValue>
</operation>

<operation id="4999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4397 %tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_191, i32 7

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="5000" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4398 %round_up_72 = and i1 %round_up_71, i1 %tmp_330

]]></Node>
<StgValue><ssdm name="round_up_72"/></StgValue>
</operation>

<operation id="5001" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4399 %zext_ln238_23 = zext i1 %round_up_72

]]></Node>
<StgValue><ssdm name="zext_ln238_23"/></StgValue>
</operation>

<operation id="5002" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4400 %zext_ln244_46 = zext i1 %round_up_72

]]></Node>
<StgValue><ssdm name="zext_ln244_46"/></StgValue>
</operation>

<operation id="5003" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4401 %zext_ln244_47 = zext i1 %round_up_72

]]></Node>
<StgValue><ssdm name="zext_ln244_47"/></StgValue>
</operation>

<operation id="5004" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4402 %rounded_23 = add i9 %zext_ln238_23, i9 %zext_ln231_23

]]></Node>
<StgValue><ssdm name="rounded_23"/></StgValue>
</operation>

<operation id="5005" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4403 %add_ln244_24 = add i8 %zext_ln244_47, i8 %frac_keep_23

]]></Node>
<StgValue><ssdm name="add_ln244_24"/></StgValue>
</operation>

<operation id="5006" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4404 %tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_23, i32 8

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="5007" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4405 %maxe_214 = add i16 %maxe_213, i16 1

]]></Node>
<StgValue><ssdm name="maxe_214"/></StgValue>
</operation>

<operation id="5008" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4406 %maxe_215 = select i1 %tmp_331, i16 %maxe_214, i16 %maxe_213

]]></Node>
<StgValue><ssdm name="maxe_215"/></StgValue>
</operation>

<operation id="5009" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4407 %trunc_ln247_22 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_24, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_22"/></StgValue>
</operation>

<operation id="5010" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4408 %add_ln247_46 = add i7 %zext_ln244_46, i7 %trunc_ln231_22

]]></Node>
<StgValue><ssdm name="add_ln247_46"/></StgValue>
</operation>

<operation id="5011" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4409 %m7_23 = select i1 %tmp_331, i7 %trunc_ln247_22, i7 %add_ln247_46

]]></Node>
<StgValue><ssdm name="m7_23"/></StgValue>
</operation>

<operation id="5012" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4410 %icmp_ln250_23 = icmp_ugt  i16 %maxe_215, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_23"/></StgValue>
</operation>

<operation id="5013" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4411 %shl_ln23_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_97, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_44"/></StgValue>
</operation>

<operation id="5014" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4412 %or_ln23_46 = or i16 %shl_ln23_44, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_46"/></StgValue>
</operation>

<operation id="5015" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4413 %shl_ln23_45 = shl i16 %maxe_215, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_45"/></StgValue>
</operation>

<operation id="5016" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4414 %tmp187 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_97, i8 0, i7 %m7_23

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="5017" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4415 %or_ln23_47 = or i16 %tmp187, i16 %shl_ln23_45

]]></Node>
<StgValue><ssdm name="or_ln23_47"/></StgValue>
</operation>

<operation id="5018" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4416 %or_ln142_55 = or i1 %icmp_ln134_23, i1 %or_ln142_23

]]></Node>
<StgValue><ssdm name="or_ln142_55"/></StgValue>
</operation>

<operation id="5019" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4417 %or_ln145_100 = or i1 %or_ln142_55, i1 %icmp_ln145_23

]]></Node>
<StgValue><ssdm name="or_ln145_100"/></StgValue>
</operation>

<operation id="5020" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4418 %xor_ln145_23 = xor i1 %or_ln145_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_23"/></StgValue>
</operation>

<operation id="5021" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4419 %and_ln172_23 = and i1 %icmp_ln172_23, i1 %xor_ln145_23

]]></Node>
<StgValue><ssdm name="and_ln172_23"/></StgValue>
</operation>

<operation id="5022" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4420 %select_ln172_23 = select i1 %and_ln172_23, i16 %select_ln174_23, i16 %or_ln23_47

]]></Node>
<StgValue><ssdm name="select_ln172_23"/></StgValue>
</operation>

<operation id="5023" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4421 %or_ln172_23 = or i1 %or_ln145_100, i1 %icmp_ln172_23

]]></Node>
<StgValue><ssdm name="or_ln172_23"/></StgValue>
</operation>

<operation id="5024" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4422 %or_ln207_23 = or i1 %or_ln172_23, i1 %icmp_ln207_23

]]></Node>
<StgValue><ssdm name="or_ln207_23"/></StgValue>
</operation>

<operation id="5025" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4423 %xor_ln207_23 = xor i1 %or_ln207_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_23"/></StgValue>
</operation>

<operation id="5026" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4424 %and_ln250_23 = and i1 %icmp_ln250_23, i1 %xor_ln207_23

]]></Node>
<StgValue><ssdm name="and_ln250_23"/></StgValue>
</operation>

<operation id="5027" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4425 %select_ln250_23 = select i1 %and_ln250_23, i16 %or_ln23_46, i16 %select_ln172_23

]]></Node>
<StgValue><ssdm name="select_ln250_23"/></StgValue>
</operation>

<operation id="5028" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4426 %and_ln135_46 = and i1 %icmp_ln134_23, i1 %icmp_ln135_23

]]></Node>
<StgValue><ssdm name="and_ln135_46"/></StgValue>
</operation>

<operation id="5029" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4427 %select_ln135_23 = select i1 %and_ln135_46, i16 %select_ln138_23, i16 %select_ln250_23

]]></Node>
<StgValue><ssdm name="select_ln135_23"/></StgValue>
</operation>

<operation id="5030" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4428 %xor_ln135_23 = xor i1 %icmp_ln135_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_23"/></StgValue>
</operation>

<operation id="5031" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4429 %and_ln135_47 = and i1 %icmp_ln134_23, i1 %xor_ln135_23

]]></Node>
<StgValue><ssdm name="and_ln135_47"/></StgValue>
</operation>

<operation id="5032" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4430 %xor_ln142_23 = xor i1 %or_ln142_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_23"/></StgValue>
</operation>

<operation id="5033" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4431 %and_ln145_23 = and i1 %icmp_ln145_23, i1 %xor_ln142_23

]]></Node>
<StgValue><ssdm name="and_ln145_23"/></StgValue>
</operation>

<operation id="5034" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4432 %or_ln145_101 = or i1 %and_ln135_47, i1 %and_ln145_23

]]></Node>
<StgValue><ssdm name="or_ln145_101"/></StgValue>
</operation>

<operation id="5035" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4433 %select_ln145_23 = select i1 %or_ln145_101, i16 %a_bits_assign_23_load, i16 %select_ln135_23

]]></Node>
<StgValue><ssdm name="select_ln145_23"/></StgValue>
</operation>

<operation id="5036" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4434 %xor_ln134_23 = xor i1 %icmp_ln134_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_23"/></StgValue>
</operation>

<operation id="5037" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4435 %and_ln142_23 = and i1 %or_ln142_23, i1 %xor_ln134_23

]]></Node>
<StgValue><ssdm name="and_ln142_23"/></StgValue>
</operation>

<operation id="5038" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4436 %select_ln142_23 = select i1 %and_ln142_23, i16 %e_b_23, i16 %select_ln145_23

]]></Node>
<StgValue><ssdm name="select_ln142_23"/></StgValue>
</operation>

<operation id="5039" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4437 %xor_ln172_23 = xor i1 %or_ln172_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_23"/></StgValue>
</operation>

<operation id="5040" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4438 %and_ln207_23 = and i1 %icmp_ln207_23, i1 %xor_ln172_23

]]></Node>
<StgValue><ssdm name="and_ln207_23"/></StgValue>
</operation>

<operation id="5041" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4439 %select_ln207_23 = select i1 %and_ln207_23, i16 0, i16 %select_ln142_23

]]></Node>
<StgValue><ssdm name="select_ln207_23"/></StgValue>
</operation>

<operation id="5042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4442 %tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_24_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="5043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4444 %ea_24 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_24_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_24"/></StgValue>
</operation>

<operation id="5044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4446 %zext_ln129_48 = zext i7 %ma_24

]]></Node>
<StgValue><ssdm name="zext_ln129_48"/></StgValue>
</operation>

<operation id="5045" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4448 %icmp_ln134_24 = icmp_eq  i8 %ea_24, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_24"/></StgValue>
</operation>

<operation id="5046" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4449 %icmp_ln135_24 = icmp_eq  i7 %ma_24, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_24"/></StgValue>
</operation>

<operation id="5047" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4450 %icmp_ln142_24 = icmp_eq  i8 %eb_24, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_24"/></StgValue>
</operation>

<operation id="5048" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4451 %trunc_ln144_23 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_24_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_23"/></StgValue>
</operation>

<operation id="5049" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4452 %or_ln144_54 = or i7 %trunc_ln144_23, i7 %ma_24

]]></Node>
<StgValue><ssdm name="or_ln144_54"/></StgValue>
</operation>

<operation id="5050" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4453 %tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_24_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="5051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4454 %or_ln144_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_334, i7 %or_ln144_54

]]></Node>
<StgValue><ssdm name="or_ln144_23"/></StgValue>
</operation>

<operation id="5052" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4455 %icmp_ln144_24 = icmp_eq  i8 %or_ln144_23, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_24"/></StgValue>
</operation>

<operation id="5053" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4456 %or_ln142_24 = or i1 %icmp_ln142_24, i1 %icmp_ln144_24

]]></Node>
<StgValue><ssdm name="or_ln142_24"/></StgValue>
</operation>

<operation id="5054" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4458 %xor_ln138_24 = xor i1 %tmp_332, i1 %tmp_333

]]></Node>
<StgValue><ssdm name="xor_ln138_24"/></StgValue>
</operation>

<operation id="5055" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4459 %and_ln138_48 = and i1 %icmp_ln138_24, i1 %xor_ln138_24

]]></Node>
<StgValue><ssdm name="and_ln138_48"/></StgValue>
</operation>

<operation id="5056" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4460 %and_ln138_49 = and i1 %and_ln138_48, i1 %icmp_ln142_24

]]></Node>
<StgValue><ssdm name="and_ln138_49"/></StgValue>
</operation>

<operation id="5057" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4461 %select_ln138_24 = select i1 %and_ln138_49, i16 32641, i16 %a_bits_assign_24_load

]]></Node>
<StgValue><ssdm name="select_ln138_24"/></StgValue>
</operation>

<operation id="5058" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4467 %icmp_ln158_48 = icmp_ne  i8 %ea_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_48"/></StgValue>
</operation>

<operation id="5059" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4468 %or_ln158_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_24

]]></Node>
<StgValue><ssdm name="or_ln158_47"/></StgValue>
</operation>

<operation id="5060" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4471 %select_ln158_48 = select i1 %icmp_ln158_48, i8 %or_ln158_47, i8 %zext_ln129_48

]]></Node>
<StgValue><ssdm name="select_ln158_48"/></StgValue>
</operation>

<operation id="5061" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4472 %A_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_48, i8 0

]]></Node>
<StgValue><ssdm name="A_48"/></StgValue>
</operation>

<operation id="5062" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4474 %B_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_49, i8 0

]]></Node>
<StgValue><ssdm name="B_48"/></StgValue>
</operation>

<operation id="5063" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4475 %icmp_ln162_24 = icmp_eq  i8 %ea_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_24"/></StgValue>
</operation>

<operation id="5064" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4476 %ea1_24 = select i1 %icmp_ln162_24, i8 1, i8 %ea_24

]]></Node>
<StgValue><ssdm name="ea1_24"/></StgValue>
</operation>

<operation id="5065" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4479 %icmp_ln166_24 = icmp_ult  i8 %ea1_24, i8 %eb1_24

]]></Node>
<StgValue><ssdm name="icmp_ln166_24"/></StgValue>
</operation>

<operation id="5066" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4480 %xor_ln166_24 = xor i1 %icmp_ln166_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_24"/></StgValue>
</operation>

<operation id="5067" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4481 %maxe_216 = select i1 %xor_ln166_24, i8 %ea_24, i8 %eb_24

]]></Node>
<StgValue><ssdm name="maxe_216"/></StgValue>
</operation>

<operation id="5068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4482 %zext_ln167_48 = zext i8 %ea1_24

]]></Node>
<StgValue><ssdm name="zext_ln167_48"/></StgValue>
</operation>

<operation id="5069" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4483 %zext_ln167_49 = zext i8 %eb1_24

]]></Node>
<StgValue><ssdm name="zext_ln167_49"/></StgValue>
</operation>

<operation id="5070" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4484 %sub_ln167_48 = sub i9 %zext_ln167_48, i9 %zext_ln167_49

]]></Node>
<StgValue><ssdm name="sub_ln167_48"/></StgValue>
</operation>

<operation id="5071" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4485 %sub_ln167_49 = sub i9 %zext_ln167_49, i9 %zext_ln167_48

]]></Node>
<StgValue><ssdm name="sub_ln167_49"/></StgValue>
</operation>

<operation id="5072" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4486 %diff_24 = select i1 %xor_ln166_24, i9 %sub_ln167_48, i9 %sub_ln167_49

]]></Node>
<StgValue><ssdm name="diff_24"/></StgValue>
</operation>

<operation id="5073" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4487 %sext_ln167_24 = sext i9 %diff_24

]]></Node>
<StgValue><ssdm name="sext_ln167_24"/></StgValue>
</operation>

<operation id="5074" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4488 %icmp_ln172_24 = icmp_sgt  i9 %diff_24, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_24"/></StgValue>
</operation>

<operation id="5075" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4489 %select_ln174_24 = select i1 %xor_ln166_24, i16 %a_bits_assign_24_load, i16 %e_b_24

]]></Node>
<StgValue><ssdm name="select_ln174_24"/></StgValue>
</operation>

<operation id="5076" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4490 %icmp_ln178_24 = icmp_ult  i8 %ea1_24, i8 %eb1_24

]]></Node>
<StgValue><ssdm name="icmp_ln178_24"/></StgValue>
</operation>

<operation id="5077" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4491 %maxe_217 = select i1 %icmp_ln178_24, i8 %eb_24, i8 %maxe_216

]]></Node>
<StgValue><ssdm name="maxe_217"/></StgValue>
</operation>

<operation id="5078" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4492 %zext_ln178_72 = zext i8 %maxe_217

]]></Node>
<StgValue><ssdm name="zext_ln178_72"/></StgValue>
</operation>

<operation id="5079" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4493 %B_49 = select i1 %icmp_ln178_24, i16 %A_48, i16 %B_48

]]></Node>
<StgValue><ssdm name="B_49"/></StgValue>
</operation>

<operation id="5080" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4494 %A_49 = select i1 %icmp_ln178_24, i16 %B_48, i16 %A_48

]]></Node>
<StgValue><ssdm name="A_49"/></StgValue>
</operation>

<operation id="5081" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4495 %zext_ln178_74 = zext i16 %A_49

]]></Node>
<StgValue><ssdm name="zext_ln178_74"/></StgValue>
</operation>

<operation id="5082" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4496 %sb_24 = select i1 %icmp_ln178_24, i1 %tmp_332, i1 %tmp_333

]]></Node>
<StgValue><ssdm name="sb_24"/></StgValue>
</operation>

<operation id="5083" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4497 %sa_24 = select i1 %icmp_ln178_24, i1 %tmp_333, i1 %tmp_332

]]></Node>
<StgValue><ssdm name="sa_24"/></StgValue>
</operation>

<operation id="5084" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4498 %tmp_336 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_24, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="5085" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4499 %icmp_ln182_24 = icmp_slt  i8 %tmp_336, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_24"/></StgValue>
</operation>

<operation id="5086" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4500 %icmp_ln184_24 = icmp_eq  i9 %diff_24, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_24"/></StgValue>
</operation>

<operation id="5087" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4501 %lshr_ln184_23 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_49, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_23"/></StgValue>
</operation>

<operation id="5088" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4502 %zext_ln184_24 = zext i15 %lshr_ln184_23

]]></Node>
<StgValue><ssdm name="zext_ln184_24"/></StgValue>
</operation>

<operation id="5089" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4503 %B_aln_72 = select i1 %icmp_ln184_24, i16 %B_49, i16 %zext_ln184_24

]]></Node>
<StgValue><ssdm name="B_aln_72"/></StgValue>
</operation>

<operation id="5090" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4504 %shl_ln191_24 = shl i32 1, i32 %sext_ln167_24

]]></Node>
<StgValue><ssdm name="shl_ln191_24"/></StgValue>
</operation>

<operation id="5091" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4505 %trunc_ln191_24 = trunc i32 %shl_ln191_24

]]></Node>
<StgValue><ssdm name="trunc_ln191_24"/></StgValue>
</operation>

<operation id="5092" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4506 %add_ln191_24 = add i16 %trunc_ln191_24, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_24"/></StgValue>
</operation>

<operation id="5093" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4507 %lost_24 = and i16 %add_ln191_24, i16 %B_49

]]></Node>
<StgValue><ssdm name="lost_24"/></StgValue>
</operation>

<operation id="5094" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4508 %sticky_48 = icmp_ne  i16 %lost_24, i16 0

]]></Node>
<StgValue><ssdm name="sticky_48"/></StgValue>
</operation>

<operation id="5095" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4509 %sext_ln167_24cast = trunc i32 %sext_ln167_24

]]></Node>
<StgValue><ssdm name="sext_ln167_24cast"/></StgValue>
</operation>

<operation id="5096" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4510 %B_aln_73 = lshr i16 %B_49, i16 %sext_ln167_24cast

]]></Node>
<StgValue><ssdm name="B_aln_73"/></StgValue>
</operation>

<operation id="5097" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4511 %B_aln_74 = select i1 %icmp_ln182_24, i16 %B_aln_72, i16 %B_aln_73

]]></Node>
<StgValue><ssdm name="B_aln_74"/></StgValue>
</operation>

<operation id="5098" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4512 %zext_ln181_24 = zext i16 %B_aln_74

]]></Node>
<StgValue><ssdm name="zext_ln181_24"/></StgValue>
</operation>

<operation id="5099" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4513 %xor_ln182_24 = xor i1 %icmp_ln182_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_24"/></StgValue>
</operation>

<operation id="5100" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4514 %sticky_49 = and i1 %sticky_48, i1 %xor_ln182_24

]]></Node>
<StgValue><ssdm name="sticky_49"/></StgValue>
</operation>

<operation id="5101" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4515 %xor_ln200_24 = xor i1 %sa_24, i1 %sb_24

]]></Node>
<StgValue><ssdm name="xor_ln200_24"/></StgValue>
</operation>

<operation id="5102" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4516 %M_192 = add i17 %zext_ln181_24, i17 %zext_ln178_74

]]></Node>
<StgValue><ssdm name="M_192"/></StgValue>
</operation>

<operation id="5103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4517 %zext_ln198_48 = zext i17 %M_192

]]></Node>
<StgValue><ssdm name="zext_ln198_48"/></StgValue>
</operation>

<operation id="5104" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4518 %icmp_ln203_24 = icmp_ult  i16 %A_49, i16 %B_aln_74

]]></Node>
<StgValue><ssdm name="icmp_ln203_24"/></StgValue>
</operation>

<operation id="5105" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4519 %xor_ln203_24 = xor i1 %icmp_ln203_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_24"/></StgValue>
</operation>

<operation id="5106" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4520 %M_193 = sub i17 %zext_ln178_74, i17 %zext_ln181_24

]]></Node>
<StgValue><ssdm name="M_193"/></StgValue>
</operation>

<operation id="5107" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4521 %M_194 = sub i17 %zext_ln181_24, i17 %zext_ln178_74

]]></Node>
<StgValue><ssdm name="M_194"/></StgValue>
</operation>

<operation id="5108" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4522 %M_195 = select i1 %xor_ln203_24, i17 %M_193, i17 %M_194

]]></Node>
<StgValue><ssdm name="M_195"/></StgValue>
</operation>

<operation id="5109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4523 %sext_ln203_24 = sext i17 %M_195

]]></Node>
<StgValue><ssdm name="sext_ln203_24"/></StgValue>
</operation>

<operation id="5110" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4524 %s_100 = select i1 %xor_ln203_24, i1 %sa_24, i1 %sb_24

]]></Node>
<StgValue><ssdm name="s_100"/></StgValue>
</operation>

<operation id="5111" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4525 %M_196 = select i1 %xor_ln200_24, i18 %sext_ln203_24, i18 %zext_ln198_48

]]></Node>
<StgValue><ssdm name="M_196"/></StgValue>
</operation>

<operation id="5112" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4526 %s_101 = select i1 %xor_ln200_24, i1 %s_100, i1 %sb_24

]]></Node>
<StgValue><ssdm name="s_101"/></StgValue>
</operation>

<operation id="5113" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4527 %icmp_ln207_24 = icmp_eq  i18 %M_196, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_24"/></StgValue>
</operation>

<operation id="5114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4528 %tmp_337 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_196, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="5115" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4529 %icmp_ln217_24 = icmp_ne  i2 %tmp_337, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_24"/></StgValue>
</operation>

<operation id="5116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4530 %trunc_ln217_23 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_196, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_23"/></StgValue>
</operation>

<operation id="5117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4531 %sext_ln217_24 = sext i17 %trunc_ln217_23

]]></Node>
<StgValue><ssdm name="sext_ln217_24"/></StgValue>
</operation>

<operation id="5118" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4532 %maxe_218 = add i9 %zext_ln178_72, i9 1

]]></Node>
<StgValue><ssdm name="maxe_218"/></StgValue>
</operation>

<operation id="5119" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4533 %maxe_219 = select i1 %icmp_ln217_24, i9 %maxe_218, i9 %zext_ln178_72

]]></Node>
<StgValue><ssdm name="maxe_219"/></StgValue>
</operation>

<operation id="5120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4534 %zext_ln217_24 = zext i9 %maxe_219

]]></Node>
<StgValue><ssdm name="zext_ln217_24"/></StgValue>
</operation>

<operation id="5121" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4535 %M_197 = select i1 %icmp_ln217_24, i18 %sext_ln217_24, i18 %M_196

]]></Node>
<StgValue><ssdm name="M_197"/></StgValue>
</operation>

<operation id="5122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4536 %sext_ln198_24 = sext i18 %M_197

]]></Node>
<StgValue><ssdm name="sext_ln198_24"/></StgValue>
</operation>

<operation id="5123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:4537 %zext_ln198_49 = zext i31 %sext_ln198_24

]]></Node>
<StgValue><ssdm name="zext_ln198_49"/></StgValue>
</operation>

<operation id="5124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4538 %trunc_ln198_48 = trunc i18 %M_197

]]></Node>
<StgValue><ssdm name="trunc_ln198_48"/></StgValue>
</operation>

<operation id="5125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4539 %tmp_338 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_197, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="5126" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:4540 %icmp_ln220_48 = icmp_eq  i3 %tmp_338, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_48"/></StgValue>
</operation>

<operation id="5127" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4541 %icmp_ln220_49 = icmp_eq  i9 %maxe_219, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_49"/></StgValue>
</operation>

<operation id="5128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4542 %tmp_85 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_49, i1 1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="5129" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4543 %lz_48 = add i32 %tmp_85, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_48"/></StgValue>
</operation>

<operation id="5130" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4544 %icmp_ln222_24 = icmp_sgt  i32 %lz_48, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_24"/></StgValue>
</operation>

<operation id="5131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4545 %zext_ln223_24 = zext i9 %maxe_219

]]></Node>
<StgValue><ssdm name="zext_ln223_24"/></StgValue>
</operation>

<operation id="5132" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4546 %icmp_ln223_24 = icmp_slt  i32 %lz_48, i32 %zext_ln223_24

]]></Node>
<StgValue><ssdm name="icmp_ln223_24"/></StgValue>
</operation>

<operation id="5133" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4547 %xor_ln223_24 = xor i1 %icmp_ln223_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_24"/></StgValue>
</operation>

<operation id="5134" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4548 %lz_49 = select i1 %xor_ln223_24, i32 %zext_ln223_24, i32 %lz_48

]]></Node>
<StgValue><ssdm name="lz_49"/></StgValue>
</operation>

<operation id="5135" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4549 %M_198 = shl i32 %zext_ln198_49, i32 %lz_49

]]></Node>
<StgValue><ssdm name="M_198"/></StgValue>
</operation>

<operation id="5136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4550 %trunc_ln198_49 = trunc i32 %M_198

]]></Node>
<StgValue><ssdm name="trunc_ln198_49"/></StgValue>
</operation>

<operation id="5137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4551 %trunc_ln225_24 = trunc i32 %lz_49

]]></Node>
<StgValue><ssdm name="trunc_ln225_24"/></StgValue>
</operation>

<operation id="5138" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4552 %maxe_220 = sub i16 %zext_ln217_24, i16 %trunc_ln225_24

]]></Node>
<StgValue><ssdm name="maxe_220"/></StgValue>
</operation>

<operation id="5139" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4553 %xor_ln220_24 = xor i1 %icmp_ln220_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_24"/></StgValue>
</operation>

<operation id="5140" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4554 %and_ln222_48 = and i1 %icmp_ln222_24, i1 %xor_ln220_24

]]></Node>
<StgValue><ssdm name="and_ln222_48"/></StgValue>
</operation>

<operation id="5141" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4555 %and_ln222_49 = and i1 %and_ln222_48, i1 %icmp_ln220_48

]]></Node>
<StgValue><ssdm name="and_ln222_49"/></StgValue>
</operation>

<operation id="5142" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4556 %maxe_221 = select i1 %and_ln222_49, i16 %maxe_220, i16 %zext_ln217_24

]]></Node>
<StgValue><ssdm name="maxe_221"/></StgValue>
</operation>

<operation id="5143" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4557 %and_ln220_24 = and i1 %icmp_ln220_48, i1 %icmp_ln220_49

]]></Node>
<StgValue><ssdm name="and_ln220_24"/></StgValue>
</operation>

<operation id="5144" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4558 %maxe_222 = select i1 %and_ln220_24, i16 0, i16 %maxe_221

]]></Node>
<StgValue><ssdm name="maxe_222"/></StgValue>
</operation>

<operation id="5145" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4559 %M_199 = select i1 %and_ln222_49, i16 %trunc_ln198_49, i16 %trunc_ln198_48

]]></Node>
<StgValue><ssdm name="M_199"/></StgValue>
</operation>

<operation id="5146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4560 %round_up_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_199, i32 8

]]></Node>
<StgValue><ssdm name="round_up_73"/></StgValue>
</operation>

<operation id="5147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4561 %frac_keep_24 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_199, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_24"/></StgValue>
</operation>

<operation id="5148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4562 %trunc_ln231_23 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_199, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_23"/></StgValue>
</operation>

<operation id="5149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4563 %zext_ln231_24 = zext i8 %frac_keep_24

]]></Node>
<StgValue><ssdm name="zext_ln231_24"/></StgValue>
</operation>

<operation id="5150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4564 %tmp_161 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_49

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="5151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4565 %trunc_ln240_24 = trunc i16 %M_199

]]></Node>
<StgValue><ssdm name="trunc_ln240_24"/></StgValue>
</operation>

<operation id="5152" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4566 %or_ln240_78 = or i2 %trunc_ln240_24, i2 %tmp_161

]]></Node>
<StgValue><ssdm name="or_ln240_78"/></StgValue>
</operation>

<operation id="5153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4567 %tmp_340 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_199, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="5154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4568 %or_ln240_23 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_340, i2 %or_ln240_78

]]></Node>
<StgValue><ssdm name="or_ln240_23"/></StgValue>
</operation>

<operation id="5155" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4569 %icmp_ln240_24 = icmp_ne  i7 %or_ln240_23, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_24"/></StgValue>
</operation>

<operation id="5156" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4570 %round_up_74 = or i1 %icmp_ln240_24, i1 %round_up_73

]]></Node>
<StgValue><ssdm name="round_up_74"/></StgValue>
</operation>

<operation id="5157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4571 %tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_199, i32 7

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="5158" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4572 %round_up_75 = and i1 %round_up_74, i1 %tmp_341

]]></Node>
<StgValue><ssdm name="round_up_75"/></StgValue>
</operation>

<operation id="5159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4573 %zext_ln238_24 = zext i1 %round_up_75

]]></Node>
<StgValue><ssdm name="zext_ln238_24"/></StgValue>
</operation>

<operation id="5160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4574 %zext_ln244_48 = zext i1 %round_up_75

]]></Node>
<StgValue><ssdm name="zext_ln244_48"/></StgValue>
</operation>

<operation id="5161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4575 %zext_ln244_49 = zext i1 %round_up_75

]]></Node>
<StgValue><ssdm name="zext_ln244_49"/></StgValue>
</operation>

<operation id="5162" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4576 %rounded_24 = add i9 %zext_ln238_24, i9 %zext_ln231_24

]]></Node>
<StgValue><ssdm name="rounded_24"/></StgValue>
</operation>

<operation id="5163" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4577 %add_ln244_25 = add i8 %zext_ln244_49, i8 %frac_keep_24

]]></Node>
<StgValue><ssdm name="add_ln244_25"/></StgValue>
</operation>

<operation id="5164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4578 %tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_24, i32 8

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="5165" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4579 %maxe_223 = add i16 %maxe_222, i16 1

]]></Node>
<StgValue><ssdm name="maxe_223"/></StgValue>
</operation>

<operation id="5166" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4580 %maxe_224 = select i1 %tmp_342, i16 %maxe_223, i16 %maxe_222

]]></Node>
<StgValue><ssdm name="maxe_224"/></StgValue>
</operation>

<operation id="5167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4581 %trunc_ln247_23 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_25, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_23"/></StgValue>
</operation>

<operation id="5168" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4582 %add_ln247_48 = add i7 %zext_ln244_48, i7 %trunc_ln231_23

]]></Node>
<StgValue><ssdm name="add_ln247_48"/></StgValue>
</operation>

<operation id="5169" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4583 %m7_24 = select i1 %tmp_342, i7 %trunc_ln247_23, i7 %add_ln247_48

]]></Node>
<StgValue><ssdm name="m7_24"/></StgValue>
</operation>

<operation id="5170" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4584 %icmp_ln250_24 = icmp_ugt  i16 %maxe_224, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_24"/></StgValue>
</operation>

<operation id="5171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4585 %shl_ln23_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_101, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_46"/></StgValue>
</operation>

<operation id="5172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4586 %or_ln23_48 = or i16 %shl_ln23_46, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_48"/></StgValue>
</operation>

<operation id="5173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4587 %shl_ln23_47 = shl i16 %maxe_224, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_47"/></StgValue>
</operation>

<operation id="5174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4588 %tmp192 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_101, i8 0, i7 %m7_24

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="5175" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4589 %or_ln23_49 = or i16 %tmp192, i16 %shl_ln23_47

]]></Node>
<StgValue><ssdm name="or_ln23_49"/></StgValue>
</operation>

<operation id="5176" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4590 %or_ln142_56 = or i1 %icmp_ln134_24, i1 %or_ln142_24

]]></Node>
<StgValue><ssdm name="or_ln142_56"/></StgValue>
</operation>

<operation id="5177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4591 %or_ln145_103 = or i1 %or_ln142_56, i1 %icmp_ln145_24

]]></Node>
<StgValue><ssdm name="or_ln145_103"/></StgValue>
</operation>

<operation id="5178" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4592 %xor_ln145_24 = xor i1 %or_ln145_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_24"/></StgValue>
</operation>

<operation id="5179" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4593 %and_ln172_24 = and i1 %icmp_ln172_24, i1 %xor_ln145_24

]]></Node>
<StgValue><ssdm name="and_ln172_24"/></StgValue>
</operation>

<operation id="5180" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4594 %select_ln172_24 = select i1 %and_ln172_24, i16 %select_ln174_24, i16 %or_ln23_49

]]></Node>
<StgValue><ssdm name="select_ln172_24"/></StgValue>
</operation>

<operation id="5181" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4595 %or_ln172_24 = or i1 %or_ln145_103, i1 %icmp_ln172_24

]]></Node>
<StgValue><ssdm name="or_ln172_24"/></StgValue>
</operation>

<operation id="5182" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4596 %or_ln207_24 = or i1 %or_ln172_24, i1 %icmp_ln207_24

]]></Node>
<StgValue><ssdm name="or_ln207_24"/></StgValue>
</operation>

<operation id="5183" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4597 %xor_ln207_24 = xor i1 %or_ln207_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_24"/></StgValue>
</operation>

<operation id="5184" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4598 %and_ln250_24 = and i1 %icmp_ln250_24, i1 %xor_ln207_24

]]></Node>
<StgValue><ssdm name="and_ln250_24"/></StgValue>
</operation>

<operation id="5185" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4599 %select_ln250_24 = select i1 %and_ln250_24, i16 %or_ln23_48, i16 %select_ln172_24

]]></Node>
<StgValue><ssdm name="select_ln250_24"/></StgValue>
</operation>

<operation id="5186" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4600 %and_ln135_48 = and i1 %icmp_ln134_24, i1 %icmp_ln135_24

]]></Node>
<StgValue><ssdm name="and_ln135_48"/></StgValue>
</operation>

<operation id="5187" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4601 %select_ln135_24 = select i1 %and_ln135_48, i16 %select_ln138_24, i16 %select_ln250_24

]]></Node>
<StgValue><ssdm name="select_ln135_24"/></StgValue>
</operation>

<operation id="5188" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4602 %xor_ln135_24 = xor i1 %icmp_ln135_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_24"/></StgValue>
</operation>

<operation id="5189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4603 %and_ln135_49 = and i1 %icmp_ln134_24, i1 %xor_ln135_24

]]></Node>
<StgValue><ssdm name="and_ln135_49"/></StgValue>
</operation>

<operation id="5190" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4604 %xor_ln142_24 = xor i1 %or_ln142_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_24"/></StgValue>
</operation>

<operation id="5191" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4605 %and_ln145_24 = and i1 %icmp_ln145_24, i1 %xor_ln142_24

]]></Node>
<StgValue><ssdm name="and_ln145_24"/></StgValue>
</operation>

<operation id="5192" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4606 %or_ln145_104 = or i1 %and_ln135_49, i1 %and_ln145_24

]]></Node>
<StgValue><ssdm name="or_ln145_104"/></StgValue>
</operation>

<operation id="5193" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4607 %select_ln145_24 = select i1 %or_ln145_104, i16 %a_bits_assign_24_load, i16 %select_ln135_24

]]></Node>
<StgValue><ssdm name="select_ln145_24"/></StgValue>
</operation>

<operation id="5194" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4608 %xor_ln134_24 = xor i1 %icmp_ln134_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_24"/></StgValue>
</operation>

<operation id="5195" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4609 %and_ln142_24 = and i1 %or_ln142_24, i1 %xor_ln134_24

]]></Node>
<StgValue><ssdm name="and_ln142_24"/></StgValue>
</operation>

<operation id="5196" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4610 %select_ln142_24 = select i1 %and_ln142_24, i16 %e_b_24, i16 %select_ln145_24

]]></Node>
<StgValue><ssdm name="select_ln142_24"/></StgValue>
</operation>

<operation id="5197" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4611 %xor_ln172_24 = xor i1 %or_ln172_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_24"/></StgValue>
</operation>

<operation id="5198" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4612 %and_ln207_24 = and i1 %icmp_ln207_24, i1 %xor_ln172_24

]]></Node>
<StgValue><ssdm name="and_ln207_24"/></StgValue>
</operation>

<operation id="5199" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4613 %select_ln207_24 = select i1 %and_ln207_24, i16 0, i16 %select_ln142_24

]]></Node>
<StgValue><ssdm name="select_ln207_24"/></StgValue>
</operation>

<operation id="5200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4616 %tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_25_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="5201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4618 %ea_25 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_25_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_25"/></StgValue>
</operation>

<operation id="5202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4620 %zext_ln129_50 = zext i7 %ma_25

]]></Node>
<StgValue><ssdm name="zext_ln129_50"/></StgValue>
</operation>

<operation id="5203" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4622 %icmp_ln134_25 = icmp_eq  i8 %ea_25, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_25"/></StgValue>
</operation>

<operation id="5204" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4623 %icmp_ln135_25 = icmp_eq  i7 %ma_25, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_25"/></StgValue>
</operation>

<operation id="5205" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4624 %icmp_ln142_25 = icmp_eq  i8 %eb_25, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_25"/></StgValue>
</operation>

<operation id="5206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4625 %trunc_ln144_24 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_25_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_24"/></StgValue>
</operation>

<operation id="5207" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4626 %or_ln144_55 = or i7 %trunc_ln144_24, i7 %ma_25

]]></Node>
<StgValue><ssdm name="or_ln144_55"/></StgValue>
</operation>

<operation id="5208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4627 %tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_25_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="5209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4628 %or_ln144_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_345, i7 %or_ln144_55

]]></Node>
<StgValue><ssdm name="or_ln144_24"/></StgValue>
</operation>

<operation id="5210" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4629 %icmp_ln144_25 = icmp_eq  i8 %or_ln144_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_25"/></StgValue>
</operation>

<operation id="5211" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4630 %or_ln142_25 = or i1 %icmp_ln142_25, i1 %icmp_ln144_25

]]></Node>
<StgValue><ssdm name="or_ln142_25"/></StgValue>
</operation>

<operation id="5212" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4632 %xor_ln138_25 = xor i1 %tmp_343, i1 %tmp_344

]]></Node>
<StgValue><ssdm name="xor_ln138_25"/></StgValue>
</operation>

<operation id="5213" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4633 %and_ln138_50 = and i1 %icmp_ln138_25, i1 %xor_ln138_25

]]></Node>
<StgValue><ssdm name="and_ln138_50"/></StgValue>
</operation>

<operation id="5214" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4634 %and_ln138_51 = and i1 %and_ln138_50, i1 %icmp_ln142_25

]]></Node>
<StgValue><ssdm name="and_ln138_51"/></StgValue>
</operation>

<operation id="5215" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4635 %select_ln138_25 = select i1 %and_ln138_51, i16 32641, i16 %a_bits_assign_25_load

]]></Node>
<StgValue><ssdm name="select_ln138_25"/></StgValue>
</operation>

<operation id="5216" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4641 %icmp_ln158_50 = icmp_ne  i8 %ea_25, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_50"/></StgValue>
</operation>

<operation id="5217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4642 %or_ln158_49 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_25

]]></Node>
<StgValue><ssdm name="or_ln158_49"/></StgValue>
</operation>

<operation id="5218" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4645 %select_ln158_50 = select i1 %icmp_ln158_50, i8 %or_ln158_49, i8 %zext_ln129_50

]]></Node>
<StgValue><ssdm name="select_ln158_50"/></StgValue>
</operation>

<operation id="5219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4646 %A_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_50, i8 0

]]></Node>
<StgValue><ssdm name="A_50"/></StgValue>
</operation>

<operation id="5220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4648 %B_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_51, i8 0

]]></Node>
<StgValue><ssdm name="B_50"/></StgValue>
</operation>

<operation id="5221" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4649 %icmp_ln162_25 = icmp_eq  i8 %ea_25, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_25"/></StgValue>
</operation>

<operation id="5222" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4650 %ea1_25 = select i1 %icmp_ln162_25, i8 1, i8 %ea_25

]]></Node>
<StgValue><ssdm name="ea1_25"/></StgValue>
</operation>

<operation id="5223" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4653 %icmp_ln166_25 = icmp_ult  i8 %ea1_25, i8 %eb1_25

]]></Node>
<StgValue><ssdm name="icmp_ln166_25"/></StgValue>
</operation>

<operation id="5224" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4654 %xor_ln166_25 = xor i1 %icmp_ln166_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_25"/></StgValue>
</operation>

<operation id="5225" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4655 %maxe_225 = select i1 %xor_ln166_25, i8 %ea_25, i8 %eb_25

]]></Node>
<StgValue><ssdm name="maxe_225"/></StgValue>
</operation>

<operation id="5226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4656 %zext_ln167_50 = zext i8 %ea1_25

]]></Node>
<StgValue><ssdm name="zext_ln167_50"/></StgValue>
</operation>

<operation id="5227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4657 %zext_ln167_51 = zext i8 %eb1_25

]]></Node>
<StgValue><ssdm name="zext_ln167_51"/></StgValue>
</operation>

<operation id="5228" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4658 %sub_ln167_50 = sub i9 %zext_ln167_50, i9 %zext_ln167_51

]]></Node>
<StgValue><ssdm name="sub_ln167_50"/></StgValue>
</operation>

<operation id="5229" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4659 %sub_ln167_51 = sub i9 %zext_ln167_51, i9 %zext_ln167_50

]]></Node>
<StgValue><ssdm name="sub_ln167_51"/></StgValue>
</operation>

<operation id="5230" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4660 %diff_25 = select i1 %xor_ln166_25, i9 %sub_ln167_50, i9 %sub_ln167_51

]]></Node>
<StgValue><ssdm name="diff_25"/></StgValue>
</operation>

<operation id="5231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4661 %sext_ln167_25 = sext i9 %diff_25

]]></Node>
<StgValue><ssdm name="sext_ln167_25"/></StgValue>
</operation>

<operation id="5232" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4662 %icmp_ln172_25 = icmp_sgt  i9 %diff_25, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_25"/></StgValue>
</operation>

<operation id="5233" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4663 %select_ln174_25 = select i1 %xor_ln166_25, i16 %a_bits_assign_25_load, i16 %e_b_25

]]></Node>
<StgValue><ssdm name="select_ln174_25"/></StgValue>
</operation>

<operation id="5234" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4664 %icmp_ln178_25 = icmp_ult  i8 %ea1_25, i8 %eb1_25

]]></Node>
<StgValue><ssdm name="icmp_ln178_25"/></StgValue>
</operation>

<operation id="5235" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4665 %maxe_226 = select i1 %icmp_ln178_25, i8 %eb_25, i8 %maxe_225

]]></Node>
<StgValue><ssdm name="maxe_226"/></StgValue>
</operation>

<operation id="5236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4666 %zext_ln178_75 = zext i8 %maxe_226

]]></Node>
<StgValue><ssdm name="zext_ln178_75"/></StgValue>
</operation>

<operation id="5237" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4667 %B_51 = select i1 %icmp_ln178_25, i16 %A_50, i16 %B_50

]]></Node>
<StgValue><ssdm name="B_51"/></StgValue>
</operation>

<operation id="5238" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4668 %A_51 = select i1 %icmp_ln178_25, i16 %B_50, i16 %A_50

]]></Node>
<StgValue><ssdm name="A_51"/></StgValue>
</operation>

<operation id="5239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4669 %zext_ln178_77 = zext i16 %A_51

]]></Node>
<StgValue><ssdm name="zext_ln178_77"/></StgValue>
</operation>

<operation id="5240" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4670 %sb_25 = select i1 %icmp_ln178_25, i1 %tmp_343, i1 %tmp_344

]]></Node>
<StgValue><ssdm name="sb_25"/></StgValue>
</operation>

<operation id="5241" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4671 %sa_25 = select i1 %icmp_ln178_25, i1 %tmp_344, i1 %tmp_343

]]></Node>
<StgValue><ssdm name="sa_25"/></StgValue>
</operation>

<operation id="5242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4672 %tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_25, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="5243" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4673 %icmp_ln182_25 = icmp_slt  i8 %tmp_347, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_25"/></StgValue>
</operation>

<operation id="5244" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4674 %icmp_ln184_25 = icmp_eq  i9 %diff_25, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_25"/></StgValue>
</operation>

<operation id="5245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4675 %lshr_ln184_24 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_51, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_24"/></StgValue>
</operation>

<operation id="5246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4676 %zext_ln184_25 = zext i15 %lshr_ln184_24

]]></Node>
<StgValue><ssdm name="zext_ln184_25"/></StgValue>
</operation>

<operation id="5247" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4677 %B_aln_75 = select i1 %icmp_ln184_25, i16 %B_51, i16 %zext_ln184_25

]]></Node>
<StgValue><ssdm name="B_aln_75"/></StgValue>
</operation>

<operation id="5248" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4678 %shl_ln191_25 = shl i32 1, i32 %sext_ln167_25

]]></Node>
<StgValue><ssdm name="shl_ln191_25"/></StgValue>
</operation>

<operation id="5249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4679 %trunc_ln191_25 = trunc i32 %shl_ln191_25

]]></Node>
<StgValue><ssdm name="trunc_ln191_25"/></StgValue>
</operation>

<operation id="5250" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4680 %add_ln191_25 = add i16 %trunc_ln191_25, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_25"/></StgValue>
</operation>

<operation id="5251" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4681 %lost_25 = and i16 %add_ln191_25, i16 %B_51

]]></Node>
<StgValue><ssdm name="lost_25"/></StgValue>
</operation>

<operation id="5252" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4682 %sticky_50 = icmp_ne  i16 %lost_25, i16 0

]]></Node>
<StgValue><ssdm name="sticky_50"/></StgValue>
</operation>

<operation id="5253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4683 %sext_ln167_25cast = trunc i32 %sext_ln167_25

]]></Node>
<StgValue><ssdm name="sext_ln167_25cast"/></StgValue>
</operation>

<operation id="5254" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4684 %B_aln_76 = lshr i16 %B_51, i16 %sext_ln167_25cast

]]></Node>
<StgValue><ssdm name="B_aln_76"/></StgValue>
</operation>

<operation id="5255" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4685 %B_aln_77 = select i1 %icmp_ln182_25, i16 %B_aln_75, i16 %B_aln_76

]]></Node>
<StgValue><ssdm name="B_aln_77"/></StgValue>
</operation>

<operation id="5256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4686 %zext_ln181_25 = zext i16 %B_aln_77

]]></Node>
<StgValue><ssdm name="zext_ln181_25"/></StgValue>
</operation>

<operation id="5257" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4687 %xor_ln182_25 = xor i1 %icmp_ln182_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_25"/></StgValue>
</operation>

<operation id="5258" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4688 %sticky_51 = and i1 %sticky_50, i1 %xor_ln182_25

]]></Node>
<StgValue><ssdm name="sticky_51"/></StgValue>
</operation>

<operation id="5259" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4689 %xor_ln200_25 = xor i1 %sa_25, i1 %sb_25

]]></Node>
<StgValue><ssdm name="xor_ln200_25"/></StgValue>
</operation>

<operation id="5260" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4690 %M_200 = add i17 %zext_ln181_25, i17 %zext_ln178_77

]]></Node>
<StgValue><ssdm name="M_200"/></StgValue>
</operation>

<operation id="5261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4691 %zext_ln198_50 = zext i17 %M_200

]]></Node>
<StgValue><ssdm name="zext_ln198_50"/></StgValue>
</operation>

<operation id="5262" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4692 %icmp_ln203_25 = icmp_ult  i16 %A_51, i16 %B_aln_77

]]></Node>
<StgValue><ssdm name="icmp_ln203_25"/></StgValue>
</operation>

<operation id="5263" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4693 %xor_ln203_25 = xor i1 %icmp_ln203_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_25"/></StgValue>
</operation>

<operation id="5264" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4882" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4694 %M_201 = sub i17 %zext_ln178_77, i17 %zext_ln181_25

]]></Node>
<StgValue><ssdm name="M_201"/></StgValue>
</operation>

<operation id="5265" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4695 %M_202 = sub i17 %zext_ln181_25, i17 %zext_ln178_77

]]></Node>
<StgValue><ssdm name="M_202"/></StgValue>
</operation>

<operation id="5266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4696 %M_203 = select i1 %xor_ln203_25, i17 %M_201, i17 %M_202

]]></Node>
<StgValue><ssdm name="M_203"/></StgValue>
</operation>

<operation id="5267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4697 %sext_ln203_25 = sext i17 %M_203

]]></Node>
<StgValue><ssdm name="sext_ln203_25"/></StgValue>
</operation>

<operation id="5268" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4698 %s_104 = select i1 %xor_ln203_25, i1 %sa_25, i1 %sb_25

]]></Node>
<StgValue><ssdm name="s_104"/></StgValue>
</operation>

<operation id="5269" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4699 %M_204 = select i1 %xor_ln200_25, i18 %sext_ln203_25, i18 %zext_ln198_50

]]></Node>
<StgValue><ssdm name="M_204"/></StgValue>
</operation>

<operation id="5270" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4700 %s_105 = select i1 %xor_ln200_25, i1 %s_104, i1 %sb_25

]]></Node>
<StgValue><ssdm name="s_105"/></StgValue>
</operation>

<operation id="5271" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4701 %icmp_ln207_25 = icmp_eq  i18 %M_204, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_25"/></StgValue>
</operation>

<operation id="5272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4702 %tmp_348 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_204, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="5273" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4703 %icmp_ln217_25 = icmp_ne  i2 %tmp_348, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_25"/></StgValue>
</operation>

<operation id="5274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4704 %trunc_ln217_24 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_204, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_24"/></StgValue>
</operation>

<operation id="5275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4705 %sext_ln217_25 = sext i17 %trunc_ln217_24

]]></Node>
<StgValue><ssdm name="sext_ln217_25"/></StgValue>
</operation>

<operation id="5276" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4706 %maxe_227 = add i9 %zext_ln178_75, i9 1

]]></Node>
<StgValue><ssdm name="maxe_227"/></StgValue>
</operation>

<operation id="5277" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4707 %maxe_228 = select i1 %icmp_ln217_25, i9 %maxe_227, i9 %zext_ln178_75

]]></Node>
<StgValue><ssdm name="maxe_228"/></StgValue>
</operation>

<operation id="5278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4708 %zext_ln217_25 = zext i9 %maxe_228

]]></Node>
<StgValue><ssdm name="zext_ln217_25"/></StgValue>
</operation>

<operation id="5279" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4709 %M_205 = select i1 %icmp_ln217_25, i18 %sext_ln217_25, i18 %M_204

]]></Node>
<StgValue><ssdm name="M_205"/></StgValue>
</operation>

<operation id="5280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4710 %sext_ln198_25 = sext i18 %M_205

]]></Node>
<StgValue><ssdm name="sext_ln198_25"/></StgValue>
</operation>

<operation id="5281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:4711 %zext_ln198_51 = zext i31 %sext_ln198_25

]]></Node>
<StgValue><ssdm name="zext_ln198_51"/></StgValue>
</operation>

<operation id="5282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4900" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4712 %trunc_ln198_50 = trunc i18 %M_205

]]></Node>
<StgValue><ssdm name="trunc_ln198_50"/></StgValue>
</operation>

<operation id="5283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4901" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4713 %tmp_349 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_205, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="5284" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4902" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:4714 %icmp_ln220_50 = icmp_eq  i3 %tmp_349, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_50"/></StgValue>
</operation>

<operation id="5285" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4903" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4715 %icmp_ln220_51 = icmp_eq  i9 %maxe_228, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_51"/></StgValue>
</operation>

<operation id="5286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4904" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4716 %tmp_86 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_51, i1 1

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="5287" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4717 %lz_50 = add i32 %tmp_86, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_50"/></StgValue>
</operation>

<operation id="5288" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4906" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4718 %icmp_ln222_25 = icmp_sgt  i32 %lz_50, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_25"/></StgValue>
</operation>

<operation id="5289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4907" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4719 %zext_ln223_25 = zext i9 %maxe_228

]]></Node>
<StgValue><ssdm name="zext_ln223_25"/></StgValue>
</operation>

<operation id="5290" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4908" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4720 %icmp_ln223_25 = icmp_slt  i32 %lz_50, i32 %zext_ln223_25

]]></Node>
<StgValue><ssdm name="icmp_ln223_25"/></StgValue>
</operation>

<operation id="5291" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4721 %xor_ln223_25 = xor i1 %icmp_ln223_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_25"/></StgValue>
</operation>

<operation id="5292" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4910" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4722 %lz_51 = select i1 %xor_ln223_25, i32 %zext_ln223_25, i32 %lz_50

]]></Node>
<StgValue><ssdm name="lz_51"/></StgValue>
</operation>

<operation id="5293" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4723 %M_206 = shl i32 %zext_ln198_51, i32 %lz_51

]]></Node>
<StgValue><ssdm name="M_206"/></StgValue>
</operation>

<operation id="5294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4912" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4724 %trunc_ln198_51 = trunc i32 %M_206

]]></Node>
<StgValue><ssdm name="trunc_ln198_51"/></StgValue>
</operation>

<operation id="5295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4913" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4725 %trunc_ln225_25 = trunc i32 %lz_51

]]></Node>
<StgValue><ssdm name="trunc_ln225_25"/></StgValue>
</operation>

<operation id="5296" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4726 %maxe_229 = sub i16 %zext_ln217_25, i16 %trunc_ln225_25

]]></Node>
<StgValue><ssdm name="maxe_229"/></StgValue>
</operation>

<operation id="5297" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4727 %xor_ln220_25 = xor i1 %icmp_ln220_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_25"/></StgValue>
</operation>

<operation id="5298" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4728 %and_ln222_50 = and i1 %icmp_ln222_25, i1 %xor_ln220_25

]]></Node>
<StgValue><ssdm name="and_ln222_50"/></StgValue>
</operation>

<operation id="5299" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4729 %and_ln222_51 = and i1 %and_ln222_50, i1 %icmp_ln220_50

]]></Node>
<StgValue><ssdm name="and_ln222_51"/></StgValue>
</operation>

<operation id="5300" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4918" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4730 %maxe_230 = select i1 %and_ln222_51, i16 %maxe_229, i16 %zext_ln217_25

]]></Node>
<StgValue><ssdm name="maxe_230"/></StgValue>
</operation>

<operation id="5301" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4731 %and_ln220_25 = and i1 %icmp_ln220_50, i1 %icmp_ln220_51

]]></Node>
<StgValue><ssdm name="and_ln220_25"/></StgValue>
</operation>

<operation id="5302" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4920" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4732 %maxe_231 = select i1 %and_ln220_25, i16 0, i16 %maxe_230

]]></Node>
<StgValue><ssdm name="maxe_231"/></StgValue>
</operation>

<operation id="5303" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4921" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4733 %M_207 = select i1 %and_ln222_51, i16 %trunc_ln198_51, i16 %trunc_ln198_50

]]></Node>
<StgValue><ssdm name="M_207"/></StgValue>
</operation>

<operation id="5304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4922" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4734 %round_up_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_207, i32 8

]]></Node>
<StgValue><ssdm name="round_up_76"/></StgValue>
</operation>

<operation id="5305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4923" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4735 %frac_keep_25 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_207, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_25"/></StgValue>
</operation>

<operation id="5306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4924" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4736 %trunc_ln231_24 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_207, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_24"/></StgValue>
</operation>

<operation id="5307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4925" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4737 %zext_ln231_25 = zext i8 %frac_keep_25

]]></Node>
<StgValue><ssdm name="zext_ln231_25"/></StgValue>
</operation>

<operation id="5308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4926" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4738 %tmp_165 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_51

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="5309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4927" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4739 %trunc_ln240_25 = trunc i16 %M_207

]]></Node>
<StgValue><ssdm name="trunc_ln240_25"/></StgValue>
</operation>

<operation id="5310" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4928" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4740 %or_ln240_80 = or i2 %trunc_ln240_25, i2 %tmp_165

]]></Node>
<StgValue><ssdm name="or_ln240_80"/></StgValue>
</operation>

<operation id="5311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4929" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4741 %tmp_351 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_207, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="5312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4930" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4742 %or_ln240_24 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_351, i2 %or_ln240_80

]]></Node>
<StgValue><ssdm name="or_ln240_24"/></StgValue>
</operation>

<operation id="5313" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4931" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4743 %icmp_ln240_25 = icmp_ne  i7 %or_ln240_24, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_25"/></StgValue>
</operation>

<operation id="5314" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4744 %round_up_77 = or i1 %icmp_ln240_25, i1 %round_up_76

]]></Node>
<StgValue><ssdm name="round_up_77"/></StgValue>
</operation>

<operation id="5315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4933" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4745 %tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_207, i32 7

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="5316" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4746 %round_up_78 = and i1 %round_up_77, i1 %tmp_352

]]></Node>
<StgValue><ssdm name="round_up_78"/></StgValue>
</operation>

<operation id="5317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4935" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4747 %zext_ln238_25 = zext i1 %round_up_78

]]></Node>
<StgValue><ssdm name="zext_ln238_25"/></StgValue>
</operation>

<operation id="5318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4936" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4748 %zext_ln244_50 = zext i1 %round_up_78

]]></Node>
<StgValue><ssdm name="zext_ln244_50"/></StgValue>
</operation>

<operation id="5319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4937" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4749 %zext_ln244_51 = zext i1 %round_up_78

]]></Node>
<StgValue><ssdm name="zext_ln244_51"/></StgValue>
</operation>

<operation id="5320" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4750 %rounded_25 = add i9 %zext_ln238_25, i9 %zext_ln231_25

]]></Node>
<StgValue><ssdm name="rounded_25"/></StgValue>
</operation>

<operation id="5321" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4751 %add_ln244_26 = add i8 %zext_ln244_51, i8 %frac_keep_25

]]></Node>
<StgValue><ssdm name="add_ln244_26"/></StgValue>
</operation>

<operation id="5322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4940" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4752 %tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_25, i32 8

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="5323" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4753 %maxe_232 = add i16 %maxe_231, i16 1

]]></Node>
<StgValue><ssdm name="maxe_232"/></StgValue>
</operation>

<operation id="5324" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4942" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4754 %maxe_233 = select i1 %tmp_353, i16 %maxe_232, i16 %maxe_231

]]></Node>
<StgValue><ssdm name="maxe_233"/></StgValue>
</operation>

<operation id="5325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4943" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4755 %trunc_ln247_24 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_26, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_24"/></StgValue>
</operation>

<operation id="5326" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4944" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4756 %add_ln247_50 = add i7 %zext_ln244_50, i7 %trunc_ln231_24

]]></Node>
<StgValue><ssdm name="add_ln247_50"/></StgValue>
</operation>

<operation id="5327" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4945" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4757 %m7_25 = select i1 %tmp_353, i7 %trunc_ln247_24, i7 %add_ln247_50

]]></Node>
<StgValue><ssdm name="m7_25"/></StgValue>
</operation>

<operation id="5328" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4946" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4758 %icmp_ln250_25 = icmp_ugt  i16 %maxe_233, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_25"/></StgValue>
</operation>

<operation id="5329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4947" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4759 %shl_ln23_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_105, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_48"/></StgValue>
</operation>

<operation id="5330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4760 %or_ln23_50 = or i16 %shl_ln23_48, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_50"/></StgValue>
</operation>

<operation id="5331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4761 %shl_ln23_49 = shl i16 %maxe_233, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_49"/></StgValue>
</operation>

<operation id="5332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4950" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4762 %tmp197 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_105, i8 0, i7 %m7_25

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="5333" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4763 %or_ln23_51 = or i16 %tmp197, i16 %shl_ln23_49

]]></Node>
<StgValue><ssdm name="or_ln23_51"/></StgValue>
</operation>

<operation id="5334" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4764 %or_ln142_57 = or i1 %icmp_ln134_25, i1 %or_ln142_25

]]></Node>
<StgValue><ssdm name="or_ln142_57"/></StgValue>
</operation>

<operation id="5335" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4765 %or_ln145_106 = or i1 %or_ln142_57, i1 %icmp_ln145_25

]]></Node>
<StgValue><ssdm name="or_ln145_106"/></StgValue>
</operation>

<operation id="5336" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4766 %xor_ln145_25 = xor i1 %or_ln145_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_25"/></StgValue>
</operation>

<operation id="5337" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4767 %and_ln172_25 = and i1 %icmp_ln172_25, i1 %xor_ln145_25

]]></Node>
<StgValue><ssdm name="and_ln172_25"/></StgValue>
</operation>

<operation id="5338" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4956" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4768 %select_ln172_25 = select i1 %and_ln172_25, i16 %select_ln174_25, i16 %or_ln23_51

]]></Node>
<StgValue><ssdm name="select_ln172_25"/></StgValue>
</operation>

<operation id="5339" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4769 %or_ln172_25 = or i1 %or_ln145_106, i1 %icmp_ln172_25

]]></Node>
<StgValue><ssdm name="or_ln172_25"/></StgValue>
</operation>

<operation id="5340" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4770 %or_ln207_25 = or i1 %or_ln172_25, i1 %icmp_ln207_25

]]></Node>
<StgValue><ssdm name="or_ln207_25"/></StgValue>
</operation>

<operation id="5341" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4771 %xor_ln207_25 = xor i1 %or_ln207_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_25"/></StgValue>
</operation>

<operation id="5342" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4772 %and_ln250_25 = and i1 %icmp_ln250_25, i1 %xor_ln207_25

]]></Node>
<StgValue><ssdm name="and_ln250_25"/></StgValue>
</operation>

<operation id="5343" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4961" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4773 %select_ln250_25 = select i1 %and_ln250_25, i16 %or_ln23_50, i16 %select_ln172_25

]]></Node>
<StgValue><ssdm name="select_ln250_25"/></StgValue>
</operation>

<operation id="5344" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4774 %and_ln135_50 = and i1 %icmp_ln134_25, i1 %icmp_ln135_25

]]></Node>
<StgValue><ssdm name="and_ln135_50"/></StgValue>
</operation>

<operation id="5345" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4963" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4775 %select_ln135_25 = select i1 %and_ln135_50, i16 %select_ln138_25, i16 %select_ln250_25

]]></Node>
<StgValue><ssdm name="select_ln135_25"/></StgValue>
</operation>

<operation id="5346" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4776 %xor_ln135_25 = xor i1 %icmp_ln135_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_25"/></StgValue>
</operation>

<operation id="5347" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4777 %and_ln135_51 = and i1 %icmp_ln134_25, i1 %xor_ln135_25

]]></Node>
<StgValue><ssdm name="and_ln135_51"/></StgValue>
</operation>

<operation id="5348" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4778 %xor_ln142_25 = xor i1 %or_ln142_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_25"/></StgValue>
</operation>

<operation id="5349" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4779 %and_ln145_25 = and i1 %icmp_ln145_25, i1 %xor_ln142_25

]]></Node>
<StgValue><ssdm name="and_ln145_25"/></StgValue>
</operation>

<operation id="5350" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4780 %or_ln145_107 = or i1 %and_ln135_51, i1 %and_ln145_25

]]></Node>
<StgValue><ssdm name="or_ln145_107"/></StgValue>
</operation>

<operation id="5351" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4781 %select_ln145_25 = select i1 %or_ln145_107, i16 %a_bits_assign_25_load, i16 %select_ln135_25

]]></Node>
<StgValue><ssdm name="select_ln145_25"/></StgValue>
</operation>

<operation id="5352" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4782 %xor_ln134_25 = xor i1 %icmp_ln134_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_25"/></StgValue>
</operation>

<operation id="5353" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4783 %and_ln142_25 = and i1 %or_ln142_25, i1 %xor_ln134_25

]]></Node>
<StgValue><ssdm name="and_ln142_25"/></StgValue>
</operation>

<operation id="5354" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4972" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4784 %select_ln142_25 = select i1 %and_ln142_25, i16 %e_b_25, i16 %select_ln145_25

]]></Node>
<StgValue><ssdm name="select_ln142_25"/></StgValue>
</operation>

<operation id="5355" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4785 %xor_ln172_25 = xor i1 %or_ln172_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_25"/></StgValue>
</operation>

<operation id="5356" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4786 %and_ln207_25 = and i1 %icmp_ln207_25, i1 %xor_ln172_25

]]></Node>
<StgValue><ssdm name="and_ln207_25"/></StgValue>
</operation>

<operation id="5357" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4975" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4787 %select_ln207_25 = select i1 %and_ln207_25, i16 0, i16 %select_ln142_25

]]></Node>
<StgValue><ssdm name="select_ln207_25"/></StgValue>
</operation>

<operation id="5358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4978" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4790 %tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_26_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="5359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4980" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4792 %ea_26 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_26_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_26"/></StgValue>
</operation>

<operation id="5360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4982" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4794 %zext_ln129_52 = zext i7 %ma_26

]]></Node>
<StgValue><ssdm name="zext_ln129_52"/></StgValue>
</operation>

<operation id="5361" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4984" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4796 %icmp_ln134_26 = icmp_eq  i8 %ea_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_26"/></StgValue>
</operation>

<operation id="5362" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4985" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4797 %icmp_ln135_26 = icmp_eq  i7 %ma_26, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_26"/></StgValue>
</operation>

<operation id="5363" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4986" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4798 %icmp_ln142_26 = icmp_eq  i8 %eb_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_26"/></StgValue>
</operation>

<operation id="5364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4987" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4799 %trunc_ln144_25 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_26_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_25"/></StgValue>
</operation>

<operation id="5365" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4988" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4800 %or_ln144_56 = or i7 %trunc_ln144_25, i7 %ma_26

]]></Node>
<StgValue><ssdm name="or_ln144_56"/></StgValue>
</operation>

<operation id="5366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4989" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4801 %tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_26_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="5367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4990" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4802 %or_ln144_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_356, i7 %or_ln144_56

]]></Node>
<StgValue><ssdm name="or_ln144_25"/></StgValue>
</operation>

<operation id="5368" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4991" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4803 %icmp_ln144_26 = icmp_eq  i8 %or_ln144_25, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_26"/></StgValue>
</operation>

<operation id="5369" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4804 %or_ln142_26 = or i1 %icmp_ln142_26, i1 %icmp_ln144_26

]]></Node>
<StgValue><ssdm name="or_ln142_26"/></StgValue>
</operation>

<operation id="5370" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4806 %xor_ln138_26 = xor i1 %tmp_354, i1 %tmp_355

]]></Node>
<StgValue><ssdm name="xor_ln138_26"/></StgValue>
</operation>

<operation id="5371" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4807 %and_ln138_52 = and i1 %icmp_ln138_26, i1 %xor_ln138_26

]]></Node>
<StgValue><ssdm name="and_ln138_52"/></StgValue>
</operation>

<operation id="5372" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4808 %and_ln138_53 = and i1 %and_ln138_52, i1 %icmp_ln142_26

]]></Node>
<StgValue><ssdm name="and_ln138_53"/></StgValue>
</operation>

<operation id="5373" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4997" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4809 %select_ln138_26 = select i1 %and_ln138_53, i16 32641, i16 %a_bits_assign_26_load

]]></Node>
<StgValue><ssdm name="select_ln138_26"/></StgValue>
</operation>

<operation id="5374" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5003" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4815 %icmp_ln158_52 = icmp_ne  i8 %ea_26, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_52"/></StgValue>
</operation>

<operation id="5375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5004" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4816 %or_ln158_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_26

]]></Node>
<StgValue><ssdm name="or_ln158_51"/></StgValue>
</operation>

<operation id="5376" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5007" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4819 %select_ln158_52 = select i1 %icmp_ln158_52, i8 %or_ln158_51, i8 %zext_ln129_52

]]></Node>
<StgValue><ssdm name="select_ln158_52"/></StgValue>
</operation>

<operation id="5377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5008" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4820 %A_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_52, i8 0

]]></Node>
<StgValue><ssdm name="A_52"/></StgValue>
</operation>

<operation id="5378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5010" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4822 %B_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_53, i8 0

]]></Node>
<StgValue><ssdm name="B_52"/></StgValue>
</operation>

<operation id="5379" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5011" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4823 %icmp_ln162_26 = icmp_eq  i8 %ea_26, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_26"/></StgValue>
</operation>

<operation id="5380" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5012" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4824 %ea1_26 = select i1 %icmp_ln162_26, i8 1, i8 %ea_26

]]></Node>
<StgValue><ssdm name="ea1_26"/></StgValue>
</operation>

<operation id="5381" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5015" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4827 %icmp_ln166_26 = icmp_ult  i8 %ea1_26, i8 %eb1_26

]]></Node>
<StgValue><ssdm name="icmp_ln166_26"/></StgValue>
</operation>

<operation id="5382" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4828 %xor_ln166_26 = xor i1 %icmp_ln166_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_26"/></StgValue>
</operation>

<operation id="5383" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5017" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4829 %maxe_234 = select i1 %xor_ln166_26, i8 %ea_26, i8 %eb_26

]]></Node>
<StgValue><ssdm name="maxe_234"/></StgValue>
</operation>

<operation id="5384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5018" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4830 %zext_ln167_52 = zext i8 %ea1_26

]]></Node>
<StgValue><ssdm name="zext_ln167_52"/></StgValue>
</operation>

<operation id="5385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5019" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4831 %zext_ln167_53 = zext i8 %eb1_26

]]></Node>
<StgValue><ssdm name="zext_ln167_53"/></StgValue>
</operation>

<operation id="5386" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5020" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4832 %sub_ln167_52 = sub i9 %zext_ln167_52, i9 %zext_ln167_53

]]></Node>
<StgValue><ssdm name="sub_ln167_52"/></StgValue>
</operation>

<operation id="5387" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5021" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4833 %sub_ln167_53 = sub i9 %zext_ln167_53, i9 %zext_ln167_52

]]></Node>
<StgValue><ssdm name="sub_ln167_53"/></StgValue>
</operation>

<operation id="5388" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5022" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4834 %diff_26 = select i1 %xor_ln166_26, i9 %sub_ln167_52, i9 %sub_ln167_53

]]></Node>
<StgValue><ssdm name="diff_26"/></StgValue>
</operation>

<operation id="5389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5023" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4835 %sext_ln167_26 = sext i9 %diff_26

]]></Node>
<StgValue><ssdm name="sext_ln167_26"/></StgValue>
</operation>

<operation id="5390" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5024" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4836 %icmp_ln172_26 = icmp_sgt  i9 %diff_26, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_26"/></StgValue>
</operation>

<operation id="5391" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5025" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4837 %select_ln174_26 = select i1 %xor_ln166_26, i16 %a_bits_assign_26_load, i16 %e_b_26

]]></Node>
<StgValue><ssdm name="select_ln174_26"/></StgValue>
</operation>

<operation id="5392" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5026" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4838 %icmp_ln178_26 = icmp_ult  i8 %ea1_26, i8 %eb1_26

]]></Node>
<StgValue><ssdm name="icmp_ln178_26"/></StgValue>
</operation>

<operation id="5393" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5027" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4839 %maxe_235 = select i1 %icmp_ln178_26, i8 %eb_26, i8 %maxe_234

]]></Node>
<StgValue><ssdm name="maxe_235"/></StgValue>
</operation>

<operation id="5394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5028" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4840 %zext_ln178_78 = zext i8 %maxe_235

]]></Node>
<StgValue><ssdm name="zext_ln178_78"/></StgValue>
</operation>

<operation id="5395" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5029" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4841 %B_53 = select i1 %icmp_ln178_26, i16 %A_52, i16 %B_52

]]></Node>
<StgValue><ssdm name="B_53"/></StgValue>
</operation>

<operation id="5396" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5030" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4842 %A_53 = select i1 %icmp_ln178_26, i16 %B_52, i16 %A_52

]]></Node>
<StgValue><ssdm name="A_53"/></StgValue>
</operation>

<operation id="5397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5031" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4843 %zext_ln178_80 = zext i16 %A_53

]]></Node>
<StgValue><ssdm name="zext_ln178_80"/></StgValue>
</operation>

<operation id="5398" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5032" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4844 %sb_26 = select i1 %icmp_ln178_26, i1 %tmp_354, i1 %tmp_355

]]></Node>
<StgValue><ssdm name="sb_26"/></StgValue>
</operation>

<operation id="5399" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5033" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4845 %sa_26 = select i1 %icmp_ln178_26, i1 %tmp_355, i1 %tmp_354

]]></Node>
<StgValue><ssdm name="sa_26"/></StgValue>
</operation>

<operation id="5400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5034" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4846 %tmp_358 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_26, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="5401" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5035" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4847 %icmp_ln182_26 = icmp_slt  i8 %tmp_358, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_26"/></StgValue>
</operation>

<operation id="5402" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5036" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4848 %icmp_ln184_26 = icmp_eq  i9 %diff_26, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_26"/></StgValue>
</operation>

<operation id="5403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5037" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4849 %lshr_ln184_25 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_53, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_25"/></StgValue>
</operation>

<operation id="5404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5038" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4850 %zext_ln184_26 = zext i15 %lshr_ln184_25

]]></Node>
<StgValue><ssdm name="zext_ln184_26"/></StgValue>
</operation>

<operation id="5405" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5039" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4851 %B_aln_78 = select i1 %icmp_ln184_26, i16 %B_53, i16 %zext_ln184_26

]]></Node>
<StgValue><ssdm name="B_aln_78"/></StgValue>
</operation>

<operation id="5406" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4852 %shl_ln191_26 = shl i32 1, i32 %sext_ln167_26

]]></Node>
<StgValue><ssdm name="shl_ln191_26"/></StgValue>
</operation>

<operation id="5407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5041" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4853 %trunc_ln191_26 = trunc i32 %shl_ln191_26

]]></Node>
<StgValue><ssdm name="trunc_ln191_26"/></StgValue>
</operation>

<operation id="5408" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4854 %add_ln191_26 = add i16 %trunc_ln191_26, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_26"/></StgValue>
</operation>

<operation id="5409" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4855 %lost_26 = and i16 %add_ln191_26, i16 %B_53

]]></Node>
<StgValue><ssdm name="lost_26"/></StgValue>
</operation>

<operation id="5410" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5044" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4856 %sticky_52 = icmp_ne  i16 %lost_26, i16 0

]]></Node>
<StgValue><ssdm name="sticky_52"/></StgValue>
</operation>

<operation id="5411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5045" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4857 %sext_ln167_26cast = trunc i32 %sext_ln167_26

]]></Node>
<StgValue><ssdm name="sext_ln167_26cast"/></StgValue>
</operation>

<operation id="5412" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4858 %B_aln_79 = lshr i16 %B_53, i16 %sext_ln167_26cast

]]></Node>
<StgValue><ssdm name="B_aln_79"/></StgValue>
</operation>

<operation id="5413" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5047" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4859 %B_aln_80 = select i1 %icmp_ln182_26, i16 %B_aln_78, i16 %B_aln_79

]]></Node>
<StgValue><ssdm name="B_aln_80"/></StgValue>
</operation>

<operation id="5414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5048" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4860 %zext_ln181_26 = zext i16 %B_aln_80

]]></Node>
<StgValue><ssdm name="zext_ln181_26"/></StgValue>
</operation>

<operation id="5415" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4861 %xor_ln182_26 = xor i1 %icmp_ln182_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_26"/></StgValue>
</operation>

<operation id="5416" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4862 %sticky_53 = and i1 %sticky_52, i1 %xor_ln182_26

]]></Node>
<StgValue><ssdm name="sticky_53"/></StgValue>
</operation>

<operation id="5417" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4863 %xor_ln200_26 = xor i1 %sa_26, i1 %sb_26

]]></Node>
<StgValue><ssdm name="xor_ln200_26"/></StgValue>
</operation>

<operation id="5418" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5052" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4864 %M_208 = add i17 %zext_ln181_26, i17 %zext_ln178_80

]]></Node>
<StgValue><ssdm name="M_208"/></StgValue>
</operation>

<operation id="5419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5053" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4865 %zext_ln198_52 = zext i17 %M_208

]]></Node>
<StgValue><ssdm name="zext_ln198_52"/></StgValue>
</operation>

<operation id="5420" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5054" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4866 %icmp_ln203_26 = icmp_ult  i16 %A_53, i16 %B_aln_80

]]></Node>
<StgValue><ssdm name="icmp_ln203_26"/></StgValue>
</operation>

<operation id="5421" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4867 %xor_ln203_26 = xor i1 %icmp_ln203_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_26"/></StgValue>
</operation>

<operation id="5422" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5056" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4868 %M_209 = sub i17 %zext_ln178_80, i17 %zext_ln181_26

]]></Node>
<StgValue><ssdm name="M_209"/></StgValue>
</operation>

<operation id="5423" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5057" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4869 %M_210 = sub i17 %zext_ln181_26, i17 %zext_ln178_80

]]></Node>
<StgValue><ssdm name="M_210"/></StgValue>
</operation>

<operation id="5424" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5058" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4870 %M_211 = select i1 %xor_ln203_26, i17 %M_209, i17 %M_210

]]></Node>
<StgValue><ssdm name="M_211"/></StgValue>
</operation>

<operation id="5425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5059" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4871 %sext_ln203_26 = sext i17 %M_211

]]></Node>
<StgValue><ssdm name="sext_ln203_26"/></StgValue>
</operation>

<operation id="5426" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5060" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4872 %s_108 = select i1 %xor_ln203_26, i1 %sa_26, i1 %sb_26

]]></Node>
<StgValue><ssdm name="s_108"/></StgValue>
</operation>

<operation id="5427" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5061" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4873 %M_212 = select i1 %xor_ln200_26, i18 %sext_ln203_26, i18 %zext_ln198_52

]]></Node>
<StgValue><ssdm name="M_212"/></StgValue>
</operation>

<operation id="5428" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5062" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4874 %s_109 = select i1 %xor_ln200_26, i1 %s_108, i1 %sb_26

]]></Node>
<StgValue><ssdm name="s_109"/></StgValue>
</operation>

<operation id="5429" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5063" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4875 %icmp_ln207_26 = icmp_eq  i18 %M_212, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_26"/></StgValue>
</operation>

<operation id="5430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5064" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4876 %tmp_359 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_212, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="5431" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5065" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4877 %icmp_ln217_26 = icmp_ne  i2 %tmp_359, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_26"/></StgValue>
</operation>

<operation id="5432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5066" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4878 %trunc_ln217_25 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_212, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_25"/></StgValue>
</operation>

<operation id="5433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5067" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:4879 %sext_ln217_26 = sext i17 %trunc_ln217_25

]]></Node>
<StgValue><ssdm name="sext_ln217_26"/></StgValue>
</operation>

<operation id="5434" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5068" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4880 %maxe_236 = add i9 %zext_ln178_78, i9 1

]]></Node>
<StgValue><ssdm name="maxe_236"/></StgValue>
</operation>

<operation id="5435" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5069" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4881 %maxe_237 = select i1 %icmp_ln217_26, i9 %maxe_236, i9 %zext_ln178_78

]]></Node>
<StgValue><ssdm name="maxe_237"/></StgValue>
</operation>

<operation id="5436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5070" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4882 %zext_ln217_26 = zext i9 %maxe_237

]]></Node>
<StgValue><ssdm name="zext_ln217_26"/></StgValue>
</operation>

<operation id="5437" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5071" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4883 %M_213 = select i1 %icmp_ln217_26, i18 %sext_ln217_26, i18 %M_212

]]></Node>
<StgValue><ssdm name="M_213"/></StgValue>
</operation>

<operation id="5438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5072" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4884 %sext_ln198_26 = sext i18 %M_213

]]></Node>
<StgValue><ssdm name="sext_ln198_26"/></StgValue>
</operation>

<operation id="5439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5073" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:4885 %zext_ln198_53 = zext i31 %sext_ln198_26

]]></Node>
<StgValue><ssdm name="zext_ln198_53"/></StgValue>
</operation>

<operation id="5440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5074" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:4886 %trunc_ln198_52 = trunc i18 %M_213

]]></Node>
<StgValue><ssdm name="trunc_ln198_52"/></StgValue>
</operation>

<operation id="5441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5075" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4887 %tmp_360 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_213, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="5442" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5076" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:4888 %icmp_ln220_52 = icmp_eq  i3 %tmp_360, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_52"/></StgValue>
</operation>

<operation id="5443" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5077" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4889 %icmp_ln220_53 = icmp_eq  i9 %maxe_237, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_53"/></StgValue>
</operation>

<operation id="5444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5078" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4890 %tmp_87 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_53, i1 1

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="5445" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4891 %lz_52 = add i32 %tmp_87, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_52"/></StgValue>
</operation>

<operation id="5446" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5080" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4892 %icmp_ln222_26 = icmp_sgt  i32 %lz_52, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_26"/></StgValue>
</operation>

<operation id="5447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5081" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4893 %zext_ln223_26 = zext i9 %maxe_237

]]></Node>
<StgValue><ssdm name="zext_ln223_26"/></StgValue>
</operation>

<operation id="5448" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5082" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4894 %icmp_ln223_26 = icmp_slt  i32 %lz_52, i32 %zext_ln223_26

]]></Node>
<StgValue><ssdm name="icmp_ln223_26"/></StgValue>
</operation>

<operation id="5449" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4895 %xor_ln223_26 = xor i1 %icmp_ln223_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_26"/></StgValue>
</operation>

<operation id="5450" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5084" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4896 %lz_53 = select i1 %xor_ln223_26, i32 %zext_ln223_26, i32 %lz_52

]]></Node>
<StgValue><ssdm name="lz_53"/></StgValue>
</operation>

<operation id="5451" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4897 %M_214 = shl i32 %zext_ln198_53, i32 %lz_53

]]></Node>
<StgValue><ssdm name="M_214"/></StgValue>
</operation>

<operation id="5452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5086" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4898 %trunc_ln198_53 = trunc i32 %M_214

]]></Node>
<StgValue><ssdm name="trunc_ln198_53"/></StgValue>
</operation>

<operation id="5453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5087" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4899 %trunc_ln225_26 = trunc i32 %lz_53

]]></Node>
<StgValue><ssdm name="trunc_ln225_26"/></StgValue>
</operation>

<operation id="5454" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5088" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4900 %maxe_238 = sub i16 %zext_ln217_26, i16 %trunc_ln225_26

]]></Node>
<StgValue><ssdm name="maxe_238"/></StgValue>
</operation>

<operation id="5455" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4901 %xor_ln220_26 = xor i1 %icmp_ln220_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_26"/></StgValue>
</operation>

<operation id="5456" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4902 %and_ln222_52 = and i1 %icmp_ln222_26, i1 %xor_ln220_26

]]></Node>
<StgValue><ssdm name="and_ln222_52"/></StgValue>
</operation>

<operation id="5457" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4903 %and_ln222_53 = and i1 %and_ln222_52, i1 %icmp_ln220_52

]]></Node>
<StgValue><ssdm name="and_ln222_53"/></StgValue>
</operation>

<operation id="5458" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5092" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4904 %maxe_239 = select i1 %and_ln222_53, i16 %maxe_238, i16 %zext_ln217_26

]]></Node>
<StgValue><ssdm name="maxe_239"/></StgValue>
</operation>

<operation id="5459" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4905 %and_ln220_26 = and i1 %icmp_ln220_52, i1 %icmp_ln220_53

]]></Node>
<StgValue><ssdm name="and_ln220_26"/></StgValue>
</operation>

<operation id="5460" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5094" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4906 %maxe_240 = select i1 %and_ln220_26, i16 0, i16 %maxe_239

]]></Node>
<StgValue><ssdm name="maxe_240"/></StgValue>
</operation>

<operation id="5461" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5095" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4907 %M_215 = select i1 %and_ln222_53, i16 %trunc_ln198_53, i16 %trunc_ln198_52

]]></Node>
<StgValue><ssdm name="M_215"/></StgValue>
</operation>

<operation id="5462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5096" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4908 %round_up_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_215, i32 8

]]></Node>
<StgValue><ssdm name="round_up_79"/></StgValue>
</operation>

<operation id="5463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5097" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4909 %frac_keep_26 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_215, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_26"/></StgValue>
</operation>

<operation id="5464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5098" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4910 %trunc_ln231_25 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_215, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_25"/></StgValue>
</operation>

<operation id="5465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5099" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4911 %zext_ln231_26 = zext i8 %frac_keep_26

]]></Node>
<StgValue><ssdm name="zext_ln231_26"/></StgValue>
</operation>

<operation id="5466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5100" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4912 %tmp_170 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_53

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="5467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5101" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4913 %trunc_ln240_26 = trunc i16 %M_215

]]></Node>
<StgValue><ssdm name="trunc_ln240_26"/></StgValue>
</operation>

<operation id="5468" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4914 %or_ln240_82 = or i2 %trunc_ln240_26, i2 %tmp_170

]]></Node>
<StgValue><ssdm name="or_ln240_82"/></StgValue>
</operation>

<operation id="5469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5103" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4915 %tmp_362 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_215, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="5470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5104" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:4916 %or_ln240_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_362, i2 %or_ln240_82

]]></Node>
<StgValue><ssdm name="or_ln240_25"/></StgValue>
</operation>

<operation id="5471" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5105" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4917 %icmp_ln240_26 = icmp_ne  i7 %or_ln240_25, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_26"/></StgValue>
</operation>

<operation id="5472" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4918 %round_up_80 = or i1 %icmp_ln240_26, i1 %round_up_79

]]></Node>
<StgValue><ssdm name="round_up_80"/></StgValue>
</operation>

<operation id="5473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4919 %tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_215, i32 7

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="5474" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4920 %round_up_81 = and i1 %round_up_80, i1 %tmp_363

]]></Node>
<StgValue><ssdm name="round_up_81"/></StgValue>
</operation>

<operation id="5475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5109" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4921 %zext_ln238_26 = zext i1 %round_up_81

]]></Node>
<StgValue><ssdm name="zext_ln238_26"/></StgValue>
</operation>

<operation id="5476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5110" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4922 %zext_ln244_52 = zext i1 %round_up_81

]]></Node>
<StgValue><ssdm name="zext_ln244_52"/></StgValue>
</operation>

<operation id="5477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5111" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4923 %zext_ln244_53 = zext i1 %round_up_81

]]></Node>
<StgValue><ssdm name="zext_ln244_53"/></StgValue>
</operation>

<operation id="5478" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:4924 %rounded_26 = add i9 %zext_ln238_26, i9 %zext_ln231_26

]]></Node>
<StgValue><ssdm name="rounded_26"/></StgValue>
</operation>

<operation id="5479" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4925 %add_ln244_27 = add i8 %zext_ln244_53, i8 %frac_keep_26

]]></Node>
<StgValue><ssdm name="add_ln244_27"/></StgValue>
</operation>

<operation id="5480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5114" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4926 %tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_26, i32 8

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="5481" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4927 %maxe_241 = add i16 %maxe_240, i16 1

]]></Node>
<StgValue><ssdm name="maxe_241"/></StgValue>
</operation>

<operation id="5482" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4928 %maxe_242 = select i1 %tmp_364, i16 %maxe_241, i16 %maxe_240

]]></Node>
<StgValue><ssdm name="maxe_242"/></StgValue>
</operation>

<operation id="5483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5117" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4929 %trunc_ln247_25 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_27, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_25"/></StgValue>
</operation>

<operation id="5484" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4930 %add_ln247_52 = add i7 %zext_ln244_52, i7 %trunc_ln231_25

]]></Node>
<StgValue><ssdm name="add_ln247_52"/></StgValue>
</operation>

<operation id="5485" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5119" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4931 %m7_26 = select i1 %tmp_364, i7 %trunc_ln247_25, i7 %add_ln247_52

]]></Node>
<StgValue><ssdm name="m7_26"/></StgValue>
</operation>

<operation id="5486" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4932 %icmp_ln250_26 = icmp_ugt  i16 %maxe_242, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_26"/></StgValue>
</operation>

<operation id="5487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5121" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:4933 %shl_ln23_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_109, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_50"/></StgValue>
</operation>

<operation id="5488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4934 %or_ln23_52 = or i16 %shl_ln23_50, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_52"/></StgValue>
</operation>

<operation id="5489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4935 %shl_ln23_51 = shl i16 %maxe_242, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_51"/></StgValue>
</operation>

<operation id="5490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5124" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4936 %tmp202 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_109, i8 0, i7 %m7_26

]]></Node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="5491" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4937 %or_ln23_53 = or i16 %tmp202, i16 %shl_ln23_51

]]></Node>
<StgValue><ssdm name="or_ln23_53"/></StgValue>
</operation>

<operation id="5492" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4938 %or_ln142_58 = or i1 %icmp_ln134_26, i1 %or_ln142_26

]]></Node>
<StgValue><ssdm name="or_ln142_58"/></StgValue>
</operation>

<operation id="5493" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4939 %or_ln145_109 = or i1 %or_ln142_58, i1 %icmp_ln145_26

]]></Node>
<StgValue><ssdm name="or_ln145_109"/></StgValue>
</operation>

<operation id="5494" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4940 %xor_ln145_26 = xor i1 %or_ln145_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_26"/></StgValue>
</operation>

<operation id="5495" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4941 %and_ln172_26 = and i1 %icmp_ln172_26, i1 %xor_ln145_26

]]></Node>
<StgValue><ssdm name="and_ln172_26"/></StgValue>
</operation>

<operation id="5496" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5130" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4942 %select_ln172_26 = select i1 %and_ln172_26, i16 %select_ln174_26, i16 %or_ln23_53

]]></Node>
<StgValue><ssdm name="select_ln172_26"/></StgValue>
</operation>

<operation id="5497" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4943 %or_ln172_26 = or i1 %or_ln145_109, i1 %icmp_ln172_26

]]></Node>
<StgValue><ssdm name="or_ln172_26"/></StgValue>
</operation>

<operation id="5498" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4944 %or_ln207_26 = or i1 %or_ln172_26, i1 %icmp_ln207_26

]]></Node>
<StgValue><ssdm name="or_ln207_26"/></StgValue>
</operation>

<operation id="5499" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4945 %xor_ln207_26 = xor i1 %or_ln207_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_26"/></StgValue>
</operation>

<operation id="5500" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4946 %and_ln250_26 = and i1 %icmp_ln250_26, i1 %xor_ln207_26

]]></Node>
<StgValue><ssdm name="and_ln250_26"/></StgValue>
</operation>

<operation id="5501" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4947 %select_ln250_26 = select i1 %and_ln250_26, i16 %or_ln23_52, i16 %select_ln172_26

]]></Node>
<StgValue><ssdm name="select_ln250_26"/></StgValue>
</operation>

<operation id="5502" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4948 %and_ln135_52 = and i1 %icmp_ln134_26, i1 %icmp_ln135_26

]]></Node>
<StgValue><ssdm name="and_ln135_52"/></StgValue>
</operation>

<operation id="5503" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4949 %select_ln135_26 = select i1 %and_ln135_52, i16 %select_ln138_26, i16 %select_ln250_26

]]></Node>
<StgValue><ssdm name="select_ln135_26"/></StgValue>
</operation>

<operation id="5504" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4950 %xor_ln135_26 = xor i1 %icmp_ln135_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_26"/></StgValue>
</operation>

<operation id="5505" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4951 %and_ln135_53 = and i1 %icmp_ln134_26, i1 %xor_ln135_26

]]></Node>
<StgValue><ssdm name="and_ln135_53"/></StgValue>
</operation>

<operation id="5506" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4952 %xor_ln142_26 = xor i1 %or_ln142_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_26"/></StgValue>
</operation>

<operation id="5507" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4953 %and_ln145_26 = and i1 %icmp_ln145_26, i1 %xor_ln142_26

]]></Node>
<StgValue><ssdm name="and_ln145_26"/></StgValue>
</operation>

<operation id="5508" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4954 %or_ln145_110 = or i1 %and_ln135_53, i1 %and_ln145_26

]]></Node>
<StgValue><ssdm name="or_ln145_110"/></StgValue>
</operation>

<operation id="5509" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5143" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4955 %select_ln145_26 = select i1 %or_ln145_110, i16 %a_bits_assign_26_load, i16 %select_ln135_26

]]></Node>
<StgValue><ssdm name="select_ln145_26"/></StgValue>
</operation>

<operation id="5510" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4956 %xor_ln134_26 = xor i1 %icmp_ln134_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_26"/></StgValue>
</operation>

<operation id="5511" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4957 %and_ln142_26 = and i1 %or_ln142_26, i1 %xor_ln134_26

]]></Node>
<StgValue><ssdm name="and_ln142_26"/></StgValue>
</operation>

<operation id="5512" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4958 %select_ln142_26 = select i1 %and_ln142_26, i16 %e_b_26, i16 %select_ln145_26

]]></Node>
<StgValue><ssdm name="select_ln142_26"/></StgValue>
</operation>

<operation id="5513" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4959 %xor_ln172_26 = xor i1 %or_ln172_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_26"/></StgValue>
</operation>

<operation id="5514" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4960 %and_ln207_26 = and i1 %icmp_ln207_26, i1 %xor_ln172_26

]]></Node>
<StgValue><ssdm name="and_ln207_26"/></StgValue>
</operation>

<operation id="5515" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5149" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4961 %select_ln207_26 = select i1 %and_ln207_26, i16 0, i16 %select_ln142_26

]]></Node>
<StgValue><ssdm name="select_ln207_26"/></StgValue>
</operation>

<operation id="5516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5152" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4964 %tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_27_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="5517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5154" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4966 %ea_27 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_27_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_27"/></StgValue>
</operation>

<operation id="5518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5156" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4968 %zext_ln129_54 = zext i7 %ma_27

]]></Node>
<StgValue><ssdm name="zext_ln129_54"/></StgValue>
</operation>

<operation id="5519" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4970 %icmp_ln134_27 = icmp_eq  i8 %ea_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_27"/></StgValue>
</operation>

<operation id="5520" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5159" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4971 %icmp_ln135_27 = icmp_eq  i7 %ma_27, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_27"/></StgValue>
</operation>

<operation id="5521" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4972 %icmp_ln142_27 = icmp_eq  i8 %eb_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_27"/></StgValue>
</operation>

<operation id="5522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5161" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4973 %trunc_ln144_26 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_27_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_26"/></StgValue>
</operation>

<operation id="5523" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4974 %or_ln144_57 = or i7 %trunc_ln144_26, i7 %ma_27

]]></Node>
<StgValue><ssdm name="or_ln144_57"/></StgValue>
</operation>

<operation id="5524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5163" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:4975 %tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_27_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="5525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5164" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4976 %or_ln144_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_367, i7 %or_ln144_57

]]></Node>
<StgValue><ssdm name="or_ln144_26"/></StgValue>
</operation>

<operation id="5526" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4977 %icmp_ln144_27 = icmp_eq  i8 %or_ln144_26, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_27"/></StgValue>
</operation>

<operation id="5527" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4978 %or_ln142_27 = or i1 %icmp_ln142_27, i1 %icmp_ln144_27

]]></Node>
<StgValue><ssdm name="or_ln142_27"/></StgValue>
</operation>

<operation id="5528" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4980 %xor_ln138_27 = xor i1 %tmp_365, i1 %tmp_366

]]></Node>
<StgValue><ssdm name="xor_ln138_27"/></StgValue>
</operation>

<operation id="5529" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4981 %and_ln138_54 = and i1 %icmp_ln138_27, i1 %xor_ln138_27

]]></Node>
<StgValue><ssdm name="and_ln138_54"/></StgValue>
</operation>

<operation id="5530" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:4982 %and_ln138_55 = and i1 %and_ln138_54, i1 %icmp_ln142_27

]]></Node>
<StgValue><ssdm name="and_ln138_55"/></StgValue>
</operation>

<operation id="5531" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:4983 %select_ln138_27 = select i1 %and_ln138_55, i16 32641, i16 %a_bits_assign_27_load

]]></Node>
<StgValue><ssdm name="select_ln138_27"/></StgValue>
</operation>

<operation id="5532" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4989 %icmp_ln158_54 = icmp_ne  i8 %ea_27, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_54"/></StgValue>
</operation>

<operation id="5533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5178" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:4990 %or_ln158_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_27

]]></Node>
<StgValue><ssdm name="or_ln158_53"/></StgValue>
</operation>

<operation id="5534" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4993 %select_ln158_54 = select i1 %icmp_ln158_54, i8 %or_ln158_53, i8 %zext_ln129_54

]]></Node>
<StgValue><ssdm name="select_ln158_54"/></StgValue>
</operation>

<operation id="5535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5182" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4994 %A_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_54, i8 0

]]></Node>
<StgValue><ssdm name="A_54"/></StgValue>
</operation>

<operation id="5536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5184" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4996 %B_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_55, i8 0

]]></Node>
<StgValue><ssdm name="B_54"/></StgValue>
</operation>

<operation id="5537" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4997 %icmp_ln162_27 = icmp_eq  i8 %ea_27, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_27"/></StgValue>
</operation>

<operation id="5538" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:4998 %ea1_27 = select i1 %icmp_ln162_27, i8 1, i8 %ea_27

]]></Node>
<StgValue><ssdm name="ea1_27"/></StgValue>
</operation>

<operation id="5539" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5001 %icmp_ln166_27 = icmp_ult  i8 %ea1_27, i8 %eb1_27

]]></Node>
<StgValue><ssdm name="icmp_ln166_27"/></StgValue>
</operation>

<operation id="5540" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5002 %xor_ln166_27 = xor i1 %icmp_ln166_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_27"/></StgValue>
</operation>

<operation id="5541" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5191" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5003 %maxe_243 = select i1 %xor_ln166_27, i8 %ea_27, i8 %eb_27

]]></Node>
<StgValue><ssdm name="maxe_243"/></StgValue>
</operation>

<operation id="5542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5192" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5004 %zext_ln167_54 = zext i8 %ea1_27

]]></Node>
<StgValue><ssdm name="zext_ln167_54"/></StgValue>
</operation>

<operation id="5543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5193" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5005 %zext_ln167_55 = zext i8 %eb1_27

]]></Node>
<StgValue><ssdm name="zext_ln167_55"/></StgValue>
</operation>

<operation id="5544" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5006 %sub_ln167_54 = sub i9 %zext_ln167_54, i9 %zext_ln167_55

]]></Node>
<StgValue><ssdm name="sub_ln167_54"/></StgValue>
</operation>

<operation id="5545" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5007 %sub_ln167_55 = sub i9 %zext_ln167_55, i9 %zext_ln167_54

]]></Node>
<StgValue><ssdm name="sub_ln167_55"/></StgValue>
</operation>

<operation id="5546" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5196" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5008 %diff_27 = select i1 %xor_ln166_27, i9 %sub_ln167_54, i9 %sub_ln167_55

]]></Node>
<StgValue><ssdm name="diff_27"/></StgValue>
</operation>

<operation id="5547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5197" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5009 %sext_ln167_27 = sext i9 %diff_27

]]></Node>
<StgValue><ssdm name="sext_ln167_27"/></StgValue>
</operation>

<operation id="5548" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5198" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5010 %icmp_ln172_27 = icmp_sgt  i9 %diff_27, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_27"/></StgValue>
</operation>

<operation id="5549" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5011 %select_ln174_27 = select i1 %xor_ln166_27, i16 %a_bits_assign_27_load, i16 %e_b_27

]]></Node>
<StgValue><ssdm name="select_ln174_27"/></StgValue>
</operation>

<operation id="5550" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5012 %icmp_ln178_27 = icmp_ult  i8 %ea1_27, i8 %eb1_27

]]></Node>
<StgValue><ssdm name="icmp_ln178_27"/></StgValue>
</operation>

<operation id="5551" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5013 %maxe_244 = select i1 %icmp_ln178_27, i8 %eb_27, i8 %maxe_243

]]></Node>
<StgValue><ssdm name="maxe_244"/></StgValue>
</operation>

<operation id="5552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5202" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5014 %zext_ln178_81 = zext i8 %maxe_244

]]></Node>
<StgValue><ssdm name="zext_ln178_81"/></StgValue>
</operation>

<operation id="5553" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5015 %B_55 = select i1 %icmp_ln178_27, i16 %A_54, i16 %B_54

]]></Node>
<StgValue><ssdm name="B_55"/></StgValue>
</operation>

<operation id="5554" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5016 %A_55 = select i1 %icmp_ln178_27, i16 %B_54, i16 %A_54

]]></Node>
<StgValue><ssdm name="A_55"/></StgValue>
</operation>

<operation id="5555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5205" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5017 %zext_ln178_83 = zext i16 %A_55

]]></Node>
<StgValue><ssdm name="zext_ln178_83"/></StgValue>
</operation>

<operation id="5556" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5018 %sb_27 = select i1 %icmp_ln178_27, i1 %tmp_365, i1 %tmp_366

]]></Node>
<StgValue><ssdm name="sb_27"/></StgValue>
</operation>

<operation id="5557" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5207" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5019 %sa_27 = select i1 %icmp_ln178_27, i1 %tmp_366, i1 %tmp_365

]]></Node>
<StgValue><ssdm name="sa_27"/></StgValue>
</operation>

<operation id="5558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5208" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5020 %tmp_369 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_27, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="5559" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5209" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5021 %icmp_ln182_27 = icmp_slt  i8 %tmp_369, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_27"/></StgValue>
</operation>

<operation id="5560" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5210" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5022 %icmp_ln184_27 = icmp_eq  i9 %diff_27, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_27"/></StgValue>
</operation>

<operation id="5561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5211" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5023 %lshr_ln184_26 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_55, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_26"/></StgValue>
</operation>

<operation id="5562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5212" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5024 %zext_ln184_27 = zext i15 %lshr_ln184_26

]]></Node>
<StgValue><ssdm name="zext_ln184_27"/></StgValue>
</operation>

<operation id="5563" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5025 %B_aln_81 = select i1 %icmp_ln184_27, i16 %B_55, i16 %zext_ln184_27

]]></Node>
<StgValue><ssdm name="B_aln_81"/></StgValue>
</operation>

<operation id="5564" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5026 %shl_ln191_27 = shl i32 1, i32 %sext_ln167_27

]]></Node>
<StgValue><ssdm name="shl_ln191_27"/></StgValue>
</operation>

<operation id="5565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5215" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5027 %trunc_ln191_27 = trunc i32 %shl_ln191_27

]]></Node>
<StgValue><ssdm name="trunc_ln191_27"/></StgValue>
</operation>

<operation id="5566" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5028 %add_ln191_27 = add i16 %trunc_ln191_27, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_27"/></StgValue>
</operation>

<operation id="5567" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5029 %lost_27 = and i16 %add_ln191_27, i16 %B_55

]]></Node>
<StgValue><ssdm name="lost_27"/></StgValue>
</operation>

<operation id="5568" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5030 %sticky_54 = icmp_ne  i16 %lost_27, i16 0

]]></Node>
<StgValue><ssdm name="sticky_54"/></StgValue>
</operation>

<operation id="5569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5219" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5031 %sext_ln167_27cast = trunc i32 %sext_ln167_27

]]></Node>
<StgValue><ssdm name="sext_ln167_27cast"/></StgValue>
</operation>

<operation id="5570" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5032 %B_aln_82 = lshr i16 %B_55, i16 %sext_ln167_27cast

]]></Node>
<StgValue><ssdm name="B_aln_82"/></StgValue>
</operation>

<operation id="5571" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5033 %B_aln_83 = select i1 %icmp_ln182_27, i16 %B_aln_81, i16 %B_aln_82

]]></Node>
<StgValue><ssdm name="B_aln_83"/></StgValue>
</operation>

<operation id="5572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5222" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5034 %zext_ln181_27 = zext i16 %B_aln_83

]]></Node>
<StgValue><ssdm name="zext_ln181_27"/></StgValue>
</operation>

<operation id="5573" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5035 %xor_ln182_27 = xor i1 %icmp_ln182_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_27"/></StgValue>
</operation>

<operation id="5574" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5036 %sticky_55 = and i1 %sticky_54, i1 %xor_ln182_27

]]></Node>
<StgValue><ssdm name="sticky_55"/></StgValue>
</operation>

<operation id="5575" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5037 %xor_ln200_27 = xor i1 %sa_27, i1 %sb_27

]]></Node>
<StgValue><ssdm name="xor_ln200_27"/></StgValue>
</operation>

<operation id="5576" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5038 %M_216 = add i17 %zext_ln181_27, i17 %zext_ln178_83

]]></Node>
<StgValue><ssdm name="M_216"/></StgValue>
</operation>

<operation id="5577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5227" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5039 %zext_ln198_54 = zext i17 %M_216

]]></Node>
<StgValue><ssdm name="zext_ln198_54"/></StgValue>
</operation>

<operation id="5578" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5040 %icmp_ln203_27 = icmp_ult  i16 %A_55, i16 %B_aln_83

]]></Node>
<StgValue><ssdm name="icmp_ln203_27"/></StgValue>
</operation>

<operation id="5579" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5041 %xor_ln203_27 = xor i1 %icmp_ln203_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_27"/></StgValue>
</operation>

<operation id="5580" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5042 %M_217 = sub i17 %zext_ln178_83, i17 %zext_ln181_27

]]></Node>
<StgValue><ssdm name="M_217"/></StgValue>
</operation>

<operation id="5581" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5043 %M_218 = sub i17 %zext_ln181_27, i17 %zext_ln178_83

]]></Node>
<StgValue><ssdm name="M_218"/></StgValue>
</operation>

<operation id="5582" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5232" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5044 %M_219 = select i1 %xor_ln203_27, i17 %M_217, i17 %M_218

]]></Node>
<StgValue><ssdm name="M_219"/></StgValue>
</operation>

<operation id="5583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5233" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5045 %sext_ln203_27 = sext i17 %M_219

]]></Node>
<StgValue><ssdm name="sext_ln203_27"/></StgValue>
</operation>

<operation id="5584" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5234" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5046 %s_112 = select i1 %xor_ln203_27, i1 %sa_27, i1 %sb_27

]]></Node>
<StgValue><ssdm name="s_112"/></StgValue>
</operation>

<operation id="5585" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5235" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5047 %M_220 = select i1 %xor_ln200_27, i18 %sext_ln203_27, i18 %zext_ln198_54

]]></Node>
<StgValue><ssdm name="M_220"/></StgValue>
</operation>

<operation id="5586" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5048 %s_113 = select i1 %xor_ln200_27, i1 %s_112, i1 %sb_27

]]></Node>
<StgValue><ssdm name="s_113"/></StgValue>
</operation>

<operation id="5587" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5237" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5049 %icmp_ln207_27 = icmp_eq  i18 %M_220, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_27"/></StgValue>
</operation>

<operation id="5588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5238" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5050 %tmp_370 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_220, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="5589" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5239" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5051 %icmp_ln217_27 = icmp_ne  i2 %tmp_370, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_27"/></StgValue>
</operation>

<operation id="5590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5240" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5052 %trunc_ln217_26 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_220, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_26"/></StgValue>
</operation>

<operation id="5591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5241" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5053 %sext_ln217_27 = sext i17 %trunc_ln217_26

]]></Node>
<StgValue><ssdm name="sext_ln217_27"/></StgValue>
</operation>

<operation id="5592" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5054 %maxe_245 = add i9 %zext_ln178_81, i9 1

]]></Node>
<StgValue><ssdm name="maxe_245"/></StgValue>
</operation>

<operation id="5593" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5243" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5055 %maxe_246 = select i1 %icmp_ln217_27, i9 %maxe_245, i9 %zext_ln178_81

]]></Node>
<StgValue><ssdm name="maxe_246"/></StgValue>
</operation>

<operation id="5594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5244" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5056 %zext_ln217_27 = zext i9 %maxe_246

]]></Node>
<StgValue><ssdm name="zext_ln217_27"/></StgValue>
</operation>

<operation id="5595" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5245" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5057 %M_221 = select i1 %icmp_ln217_27, i18 %sext_ln217_27, i18 %M_220

]]></Node>
<StgValue><ssdm name="M_221"/></StgValue>
</operation>

<operation id="5596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5246" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5058 %sext_ln198_27 = sext i18 %M_221

]]></Node>
<StgValue><ssdm name="sext_ln198_27"/></StgValue>
</operation>

<operation id="5597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5247" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:5059 %zext_ln198_55 = zext i31 %sext_ln198_27

]]></Node>
<StgValue><ssdm name="zext_ln198_55"/></StgValue>
</operation>

<operation id="5598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5248" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5060 %trunc_ln198_54 = trunc i18 %M_221

]]></Node>
<StgValue><ssdm name="trunc_ln198_54"/></StgValue>
</operation>

<operation id="5599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5249" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5061 %tmp_371 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_221, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="5600" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5250" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:5062 %icmp_ln220_54 = icmp_eq  i3 %tmp_371, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_54"/></StgValue>
</operation>

<operation id="5601" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5251" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5063 %icmp_ln220_55 = icmp_eq  i9 %maxe_246, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_55"/></StgValue>
</operation>

<operation id="5602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5064 %tmp_88 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_55, i1 1

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="5603" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5065 %lz_54 = add i32 %tmp_88, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_54"/></StgValue>
</operation>

<operation id="5604" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5066 %icmp_ln222_27 = icmp_sgt  i32 %lz_54, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_27"/></StgValue>
</operation>

<operation id="5605" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5255" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5067 %zext_ln223_27 = zext i9 %maxe_246

]]></Node>
<StgValue><ssdm name="zext_ln223_27"/></StgValue>
</operation>

<operation id="5606" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5068 %icmp_ln223_27 = icmp_slt  i32 %lz_54, i32 %zext_ln223_27

]]></Node>
<StgValue><ssdm name="icmp_ln223_27"/></StgValue>
</operation>

<operation id="5607" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5069 %xor_ln223_27 = xor i1 %icmp_ln223_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_27"/></StgValue>
</operation>

<operation id="5608" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5070 %lz_55 = select i1 %xor_ln223_27, i32 %zext_ln223_27, i32 %lz_54

]]></Node>
<StgValue><ssdm name="lz_55"/></StgValue>
</operation>

<operation id="5609" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5071 %M_222 = shl i32 %zext_ln198_55, i32 %lz_55

]]></Node>
<StgValue><ssdm name="M_222"/></StgValue>
</operation>

<operation id="5610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5260" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5072 %trunc_ln198_55 = trunc i32 %M_222

]]></Node>
<StgValue><ssdm name="trunc_ln198_55"/></StgValue>
</operation>

<operation id="5611" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5261" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5073 %trunc_ln225_27 = trunc i32 %lz_55

]]></Node>
<StgValue><ssdm name="trunc_ln225_27"/></StgValue>
</operation>

<operation id="5612" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5074 %maxe_247 = sub i16 %zext_ln217_27, i16 %trunc_ln225_27

]]></Node>
<StgValue><ssdm name="maxe_247"/></StgValue>
</operation>

<operation id="5613" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5075 %xor_ln220_27 = xor i1 %icmp_ln220_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_27"/></StgValue>
</operation>

<operation id="5614" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5076 %and_ln222_54 = and i1 %icmp_ln222_27, i1 %xor_ln220_27

]]></Node>
<StgValue><ssdm name="and_ln222_54"/></StgValue>
</operation>

<operation id="5615" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5077 %and_ln222_55 = and i1 %and_ln222_54, i1 %icmp_ln220_54

]]></Node>
<StgValue><ssdm name="and_ln222_55"/></StgValue>
</operation>

<operation id="5616" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5078 %maxe_248 = select i1 %and_ln222_55, i16 %maxe_247, i16 %zext_ln217_27

]]></Node>
<StgValue><ssdm name="maxe_248"/></StgValue>
</operation>

<operation id="5617" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5079 %and_ln220_27 = and i1 %icmp_ln220_54, i1 %icmp_ln220_55

]]></Node>
<StgValue><ssdm name="and_ln220_27"/></StgValue>
</operation>

<operation id="5618" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5080 %maxe_249 = select i1 %and_ln220_27, i16 0, i16 %maxe_248

]]></Node>
<StgValue><ssdm name="maxe_249"/></StgValue>
</operation>

<operation id="5619" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5269" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5081 %M_223 = select i1 %and_ln222_55, i16 %trunc_ln198_55, i16 %trunc_ln198_54

]]></Node>
<StgValue><ssdm name="M_223"/></StgValue>
</operation>

<operation id="5620" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5270" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5082 %round_up_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_223, i32 8

]]></Node>
<StgValue><ssdm name="round_up_82"/></StgValue>
</operation>

<operation id="5621" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5271" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5083 %frac_keep_27 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_223, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_27"/></StgValue>
</operation>

<operation id="5622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5272" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5084 %trunc_ln231_26 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_223, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_26"/></StgValue>
</operation>

<operation id="5623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5273" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5085 %zext_ln231_27 = zext i8 %frac_keep_27

]]></Node>
<StgValue><ssdm name="zext_ln231_27"/></StgValue>
</operation>

<operation id="5624" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5274" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5086 %tmp_174 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_55

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="5625" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5275" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5087 %trunc_ln240_27 = trunc i16 %M_223

]]></Node>
<StgValue><ssdm name="trunc_ln240_27"/></StgValue>
</operation>

<operation id="5626" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5088 %or_ln240_84 = or i2 %trunc_ln240_27, i2 %tmp_174

]]></Node>
<StgValue><ssdm name="or_ln240_84"/></StgValue>
</operation>

<operation id="5627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5277" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5089 %tmp_373 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_223, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="5628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5278" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5090 %or_ln240_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_373, i2 %or_ln240_84

]]></Node>
<StgValue><ssdm name="or_ln240_26"/></StgValue>
</operation>

<operation id="5629" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5279" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5091 %icmp_ln240_27 = icmp_ne  i7 %or_ln240_26, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_27"/></StgValue>
</operation>

<operation id="5630" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5092 %round_up_83 = or i1 %icmp_ln240_27, i1 %round_up_82

]]></Node>
<StgValue><ssdm name="round_up_83"/></StgValue>
</operation>

<operation id="5631" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5093 %tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_223, i32 7

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="5632" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5094 %round_up_84 = and i1 %round_up_83, i1 %tmp_374

]]></Node>
<StgValue><ssdm name="round_up_84"/></StgValue>
</operation>

<operation id="5633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5283" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5095 %zext_ln238_27 = zext i1 %round_up_84

]]></Node>
<StgValue><ssdm name="zext_ln238_27"/></StgValue>
</operation>

<operation id="5634" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5284" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5096 %zext_ln244_54 = zext i1 %round_up_84

]]></Node>
<StgValue><ssdm name="zext_ln244_54"/></StgValue>
</operation>

<operation id="5635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5285" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5097 %zext_ln244_55 = zext i1 %round_up_84

]]></Node>
<StgValue><ssdm name="zext_ln244_55"/></StgValue>
</operation>

<operation id="5636" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5286" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5098 %rounded_27 = add i9 %zext_ln238_27, i9 %zext_ln231_27

]]></Node>
<StgValue><ssdm name="rounded_27"/></StgValue>
</operation>

<operation id="5637" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5099 %add_ln244_28 = add i8 %zext_ln244_55, i8 %frac_keep_27

]]></Node>
<StgValue><ssdm name="add_ln244_28"/></StgValue>
</operation>

<operation id="5638" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5288" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5100 %tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_27, i32 8

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="5639" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5101 %maxe_250 = add i16 %maxe_249, i16 1

]]></Node>
<StgValue><ssdm name="maxe_250"/></StgValue>
</operation>

<operation id="5640" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5102 %maxe_251 = select i1 %tmp_375, i16 %maxe_250, i16 %maxe_249

]]></Node>
<StgValue><ssdm name="maxe_251"/></StgValue>
</operation>

<operation id="5641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5291" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5103 %trunc_ln247_26 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_28, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_26"/></StgValue>
</operation>

<operation id="5642" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5292" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5104 %add_ln247_54 = add i7 %zext_ln244_54, i7 %trunc_ln231_26

]]></Node>
<StgValue><ssdm name="add_ln247_54"/></StgValue>
</operation>

<operation id="5643" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5293" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5105 %m7_27 = select i1 %tmp_375, i7 %trunc_ln247_26, i7 %add_ln247_54

]]></Node>
<StgValue><ssdm name="m7_27"/></StgValue>
</operation>

<operation id="5644" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5294" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5106 %icmp_ln250_27 = icmp_ugt  i16 %maxe_251, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_27"/></StgValue>
</operation>

<operation id="5645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5295" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5107 %shl_ln23_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_113, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_52"/></StgValue>
</operation>

<operation id="5646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5108 %or_ln23_54 = or i16 %shl_ln23_52, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_54"/></StgValue>
</operation>

<operation id="5647" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5109 %shl_ln23_53 = shl i16 %maxe_251, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_53"/></StgValue>
</operation>

<operation id="5648" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5298" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5110 %tmp207 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_113, i8 0, i7 %m7_27

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="5649" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5111 %or_ln23_55 = or i16 %tmp207, i16 %shl_ln23_53

]]></Node>
<StgValue><ssdm name="or_ln23_55"/></StgValue>
</operation>

<operation id="5650" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5112 %or_ln142_59 = or i1 %icmp_ln134_27, i1 %or_ln142_27

]]></Node>
<StgValue><ssdm name="or_ln142_59"/></StgValue>
</operation>

<operation id="5651" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5113 %or_ln145_112 = or i1 %or_ln142_59, i1 %icmp_ln145_27

]]></Node>
<StgValue><ssdm name="or_ln145_112"/></StgValue>
</operation>

<operation id="5652" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5114 %xor_ln145_27 = xor i1 %or_ln145_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_27"/></StgValue>
</operation>

<operation id="5653" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5115 %and_ln172_27 = and i1 %icmp_ln172_27, i1 %xor_ln145_27

]]></Node>
<StgValue><ssdm name="and_ln172_27"/></StgValue>
</operation>

<operation id="5654" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5116 %select_ln172_27 = select i1 %and_ln172_27, i16 %select_ln174_27, i16 %or_ln23_55

]]></Node>
<StgValue><ssdm name="select_ln172_27"/></StgValue>
</operation>

<operation id="5655" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5117 %or_ln172_27 = or i1 %or_ln145_112, i1 %icmp_ln172_27

]]></Node>
<StgValue><ssdm name="or_ln172_27"/></StgValue>
</operation>

<operation id="5656" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5118 %or_ln207_27 = or i1 %or_ln172_27, i1 %icmp_ln207_27

]]></Node>
<StgValue><ssdm name="or_ln207_27"/></StgValue>
</operation>

<operation id="5657" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5119 %xor_ln207_27 = xor i1 %or_ln207_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_27"/></StgValue>
</operation>

<operation id="5658" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5120 %and_ln250_27 = and i1 %icmp_ln250_27, i1 %xor_ln207_27

]]></Node>
<StgValue><ssdm name="and_ln250_27"/></StgValue>
</operation>

<operation id="5659" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5121 %select_ln250_27 = select i1 %and_ln250_27, i16 %or_ln23_54, i16 %select_ln172_27

]]></Node>
<StgValue><ssdm name="select_ln250_27"/></StgValue>
</operation>

<operation id="5660" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5122 %and_ln135_54 = and i1 %icmp_ln134_27, i1 %icmp_ln135_27

]]></Node>
<StgValue><ssdm name="and_ln135_54"/></StgValue>
</operation>

<operation id="5661" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5123 %select_ln135_27 = select i1 %and_ln135_54, i16 %select_ln138_27, i16 %select_ln250_27

]]></Node>
<StgValue><ssdm name="select_ln135_27"/></StgValue>
</operation>

<operation id="5662" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5124 %xor_ln135_27 = xor i1 %icmp_ln135_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_27"/></StgValue>
</operation>

<operation id="5663" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5125 %and_ln135_55 = and i1 %icmp_ln134_27, i1 %xor_ln135_27

]]></Node>
<StgValue><ssdm name="and_ln135_55"/></StgValue>
</operation>

<operation id="5664" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5126 %xor_ln142_27 = xor i1 %or_ln142_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_27"/></StgValue>
</operation>

<operation id="5665" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5127 %and_ln145_27 = and i1 %icmp_ln145_27, i1 %xor_ln142_27

]]></Node>
<StgValue><ssdm name="and_ln145_27"/></StgValue>
</operation>

<operation id="5666" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5128 %or_ln145_113 = or i1 %and_ln135_55, i1 %and_ln145_27

]]></Node>
<StgValue><ssdm name="or_ln145_113"/></StgValue>
</operation>

<operation id="5667" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5317" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5129 %select_ln145_27 = select i1 %or_ln145_113, i16 %a_bits_assign_27_load, i16 %select_ln135_27

]]></Node>
<StgValue><ssdm name="select_ln145_27"/></StgValue>
</operation>

<operation id="5668" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5130 %xor_ln134_27 = xor i1 %icmp_ln134_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_27"/></StgValue>
</operation>

<operation id="5669" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5131 %and_ln142_27 = and i1 %or_ln142_27, i1 %xor_ln134_27

]]></Node>
<StgValue><ssdm name="and_ln142_27"/></StgValue>
</operation>

<operation id="5670" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5320" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5132 %select_ln142_27 = select i1 %and_ln142_27, i16 %e_b_27, i16 %select_ln145_27

]]></Node>
<StgValue><ssdm name="select_ln142_27"/></StgValue>
</operation>

<operation id="5671" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5133 %xor_ln172_27 = xor i1 %or_ln172_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_27"/></StgValue>
</operation>

<operation id="5672" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5134 %and_ln207_27 = and i1 %icmp_ln207_27, i1 %xor_ln172_27

]]></Node>
<StgValue><ssdm name="and_ln207_27"/></StgValue>
</operation>

<operation id="5673" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5323" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5135 %select_ln207_27 = select i1 %and_ln207_27, i16 0, i16 %select_ln142_27

]]></Node>
<StgValue><ssdm name="select_ln207_27"/></StgValue>
</operation>

<operation id="5674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5138 %tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_28_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="5675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5328" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5140 %ea_28 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_28_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_28"/></StgValue>
</operation>

<operation id="5676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5330" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5142 %zext_ln129_56 = zext i7 %ma_28

]]></Node>
<StgValue><ssdm name="zext_ln129_56"/></StgValue>
</operation>

<operation id="5677" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5144 %icmp_ln134_28 = icmp_eq  i8 %ea_28, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_28"/></StgValue>
</operation>

<operation id="5678" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5333" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5145 %icmp_ln135_28 = icmp_eq  i7 %ma_28, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_28"/></StgValue>
</operation>

<operation id="5679" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5334" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5146 %icmp_ln142_28 = icmp_eq  i8 %eb_28, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_28"/></StgValue>
</operation>

<operation id="5680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5335" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5147 %trunc_ln144_27 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_28_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_27"/></StgValue>
</operation>

<operation id="5681" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5336" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5148 %or_ln144_58 = or i7 %trunc_ln144_27, i7 %ma_28

]]></Node>
<StgValue><ssdm name="or_ln144_58"/></StgValue>
</operation>

<operation id="5682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5337" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5149 %tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_28_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="5683" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5338" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5150 %or_ln144_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_378, i7 %or_ln144_58

]]></Node>
<StgValue><ssdm name="or_ln144_27"/></StgValue>
</operation>

<operation id="5684" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5339" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5151 %icmp_ln144_28 = icmp_eq  i8 %or_ln144_27, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_28"/></StgValue>
</operation>

<operation id="5685" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5152 %or_ln142_28 = or i1 %icmp_ln142_28, i1 %icmp_ln144_28

]]></Node>
<StgValue><ssdm name="or_ln142_28"/></StgValue>
</operation>

<operation id="5686" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5154 %xor_ln138_28 = xor i1 %tmp_376, i1 %tmp_377

]]></Node>
<StgValue><ssdm name="xor_ln138_28"/></StgValue>
</operation>

<operation id="5687" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5155 %and_ln138_56 = and i1 %icmp_ln138_28, i1 %xor_ln138_28

]]></Node>
<StgValue><ssdm name="and_ln138_56"/></StgValue>
</operation>

<operation id="5688" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5156 %and_ln138_57 = and i1 %and_ln138_56, i1 %icmp_ln142_28

]]></Node>
<StgValue><ssdm name="and_ln138_57"/></StgValue>
</operation>

<operation id="5689" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5157 %select_ln138_28 = select i1 %and_ln138_57, i16 32641, i16 %a_bits_assign_28_load

]]></Node>
<StgValue><ssdm name="select_ln138_28"/></StgValue>
</operation>

<operation id="5690" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5163 %icmp_ln158_56 = icmp_ne  i8 %ea_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_56"/></StgValue>
</operation>

<operation id="5691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5352" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5164 %or_ln158_55 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_28

]]></Node>
<StgValue><ssdm name="or_ln158_55"/></StgValue>
</operation>

<operation id="5692" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5167 %select_ln158_56 = select i1 %icmp_ln158_56, i8 %or_ln158_55, i8 %zext_ln129_56

]]></Node>
<StgValue><ssdm name="select_ln158_56"/></StgValue>
</operation>

<operation id="5693" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5356" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5168 %A_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_56, i8 0

]]></Node>
<StgValue><ssdm name="A_56"/></StgValue>
</operation>

<operation id="5694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5358" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5170 %B_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_57, i8 0

]]></Node>
<StgValue><ssdm name="B_56"/></StgValue>
</operation>

<operation id="5695" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5359" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5171 %icmp_ln162_28 = icmp_eq  i8 %ea_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_28"/></StgValue>
</operation>

<operation id="5696" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5360" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5172 %ea1_28 = select i1 %icmp_ln162_28, i8 1, i8 %ea_28

]]></Node>
<StgValue><ssdm name="ea1_28"/></StgValue>
</operation>

<operation id="5697" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5363" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5175 %icmp_ln166_28 = icmp_ult  i8 %ea1_28, i8 %eb1_28

]]></Node>
<StgValue><ssdm name="icmp_ln166_28"/></StgValue>
</operation>

<operation id="5698" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5176 %xor_ln166_28 = xor i1 %icmp_ln166_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_28"/></StgValue>
</operation>

<operation id="5699" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5365" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5177 %maxe_252 = select i1 %xor_ln166_28, i8 %ea_28, i8 %eb_28

]]></Node>
<StgValue><ssdm name="maxe_252"/></StgValue>
</operation>

<operation id="5700" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5366" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5178 %zext_ln167_56 = zext i8 %ea1_28

]]></Node>
<StgValue><ssdm name="zext_ln167_56"/></StgValue>
</operation>

<operation id="5701" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5367" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5179 %zext_ln167_57 = zext i8 %eb1_28

]]></Node>
<StgValue><ssdm name="zext_ln167_57"/></StgValue>
</operation>

<operation id="5702" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5368" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5180 %sub_ln167_56 = sub i9 %zext_ln167_56, i9 %zext_ln167_57

]]></Node>
<StgValue><ssdm name="sub_ln167_56"/></StgValue>
</operation>

<operation id="5703" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5181 %sub_ln167_57 = sub i9 %zext_ln167_57, i9 %zext_ln167_56

]]></Node>
<StgValue><ssdm name="sub_ln167_57"/></StgValue>
</operation>

<operation id="5704" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5370" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5182 %diff_28 = select i1 %xor_ln166_28, i9 %sub_ln167_56, i9 %sub_ln167_57

]]></Node>
<StgValue><ssdm name="diff_28"/></StgValue>
</operation>

<operation id="5705" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5371" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5183 %sext_ln167_28 = sext i9 %diff_28

]]></Node>
<StgValue><ssdm name="sext_ln167_28"/></StgValue>
</operation>

<operation id="5706" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5372" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5184 %icmp_ln172_28 = icmp_sgt  i9 %diff_28, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_28"/></StgValue>
</operation>

<operation id="5707" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5185 %select_ln174_28 = select i1 %xor_ln166_28, i16 %a_bits_assign_28_load, i16 %e_b_28

]]></Node>
<StgValue><ssdm name="select_ln174_28"/></StgValue>
</operation>

<operation id="5708" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5374" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5186 %icmp_ln178_28 = icmp_ult  i8 %ea1_28, i8 %eb1_28

]]></Node>
<StgValue><ssdm name="icmp_ln178_28"/></StgValue>
</operation>

<operation id="5709" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5375" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5187 %maxe_253 = select i1 %icmp_ln178_28, i8 %eb_28, i8 %maxe_252

]]></Node>
<StgValue><ssdm name="maxe_253"/></StgValue>
</operation>

<operation id="5710" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5376" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5188 %zext_ln178_84 = zext i8 %maxe_253

]]></Node>
<StgValue><ssdm name="zext_ln178_84"/></StgValue>
</operation>

<operation id="5711" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5189 %B_57 = select i1 %icmp_ln178_28, i16 %A_56, i16 %B_56

]]></Node>
<StgValue><ssdm name="B_57"/></StgValue>
</operation>

<operation id="5712" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5378" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5190 %A_57 = select i1 %icmp_ln178_28, i16 %B_56, i16 %A_56

]]></Node>
<StgValue><ssdm name="A_57"/></StgValue>
</operation>

<operation id="5713" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5379" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5191 %zext_ln178_86 = zext i16 %A_57

]]></Node>
<StgValue><ssdm name="zext_ln178_86"/></StgValue>
</operation>

<operation id="5714" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5380" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5192 %sb_28 = select i1 %icmp_ln178_28, i1 %tmp_376, i1 %tmp_377

]]></Node>
<StgValue><ssdm name="sb_28"/></StgValue>
</operation>

<operation id="5715" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5381" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5193 %sa_28 = select i1 %icmp_ln178_28, i1 %tmp_377, i1 %tmp_376

]]></Node>
<StgValue><ssdm name="sa_28"/></StgValue>
</operation>

<operation id="5716" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5382" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5194 %tmp_380 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_28, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="5717" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5383" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5195 %icmp_ln182_28 = icmp_slt  i8 %tmp_380, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_28"/></StgValue>
</operation>

<operation id="5718" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5384" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5196 %icmp_ln184_28 = icmp_eq  i9 %diff_28, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_28"/></StgValue>
</operation>

<operation id="5719" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5385" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5197 %lshr_ln184_27 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_57, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_27"/></StgValue>
</operation>

<operation id="5720" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5386" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5198 %zext_ln184_28 = zext i15 %lshr_ln184_27

]]></Node>
<StgValue><ssdm name="zext_ln184_28"/></StgValue>
</operation>

<operation id="5721" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5387" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5199 %B_aln_84 = select i1 %icmp_ln184_28, i16 %B_57, i16 %zext_ln184_28

]]></Node>
<StgValue><ssdm name="B_aln_84"/></StgValue>
</operation>

<operation id="5722" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5200 %shl_ln191_28 = shl i32 1, i32 %sext_ln167_28

]]></Node>
<StgValue><ssdm name="shl_ln191_28"/></StgValue>
</operation>

<operation id="5723" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5389" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5201 %trunc_ln191_28 = trunc i32 %shl_ln191_28

]]></Node>
<StgValue><ssdm name="trunc_ln191_28"/></StgValue>
</operation>

<operation id="5724" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5202 %add_ln191_28 = add i16 %trunc_ln191_28, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_28"/></StgValue>
</operation>

<operation id="5725" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5203 %lost_28 = and i16 %add_ln191_28, i16 %B_57

]]></Node>
<StgValue><ssdm name="lost_28"/></StgValue>
</operation>

<operation id="5726" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5392" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5204 %sticky_56 = icmp_ne  i16 %lost_28, i16 0

]]></Node>
<StgValue><ssdm name="sticky_56"/></StgValue>
</operation>

<operation id="5727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5393" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5205 %sext_ln167_28cast = trunc i32 %sext_ln167_28

]]></Node>
<StgValue><ssdm name="sext_ln167_28cast"/></StgValue>
</operation>

<operation id="5728" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5206 %B_aln_85 = lshr i16 %B_57, i16 %sext_ln167_28cast

]]></Node>
<StgValue><ssdm name="B_aln_85"/></StgValue>
</operation>

<operation id="5729" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5207 %B_aln_86 = select i1 %icmp_ln182_28, i16 %B_aln_84, i16 %B_aln_85

]]></Node>
<StgValue><ssdm name="B_aln_86"/></StgValue>
</operation>

<operation id="5730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5396" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5208 %zext_ln181_28 = zext i16 %B_aln_86

]]></Node>
<StgValue><ssdm name="zext_ln181_28"/></StgValue>
</operation>

<operation id="5731" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5209 %xor_ln182_28 = xor i1 %icmp_ln182_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_28"/></StgValue>
</operation>

<operation id="5732" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5210 %sticky_57 = and i1 %sticky_56, i1 %xor_ln182_28

]]></Node>
<StgValue><ssdm name="sticky_57"/></StgValue>
</operation>

<operation id="5733" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5211 %xor_ln200_28 = xor i1 %sa_28, i1 %sb_28

]]></Node>
<StgValue><ssdm name="xor_ln200_28"/></StgValue>
</operation>

<operation id="5734" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5212 %M_224 = add i17 %zext_ln181_28, i17 %zext_ln178_86

]]></Node>
<StgValue><ssdm name="M_224"/></StgValue>
</operation>

<operation id="5735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5401" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5213 %zext_ln198_56 = zext i17 %M_224

]]></Node>
<StgValue><ssdm name="zext_ln198_56"/></StgValue>
</operation>

<operation id="5736" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5402" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5214 %icmp_ln203_28 = icmp_ult  i16 %A_57, i16 %B_aln_86

]]></Node>
<StgValue><ssdm name="icmp_ln203_28"/></StgValue>
</operation>

<operation id="5737" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5215 %xor_ln203_28 = xor i1 %icmp_ln203_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_28"/></StgValue>
</operation>

<operation id="5738" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5404" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5216 %M_225 = sub i17 %zext_ln178_86, i17 %zext_ln181_28

]]></Node>
<StgValue><ssdm name="M_225"/></StgValue>
</operation>

<operation id="5739" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5405" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5217 %M_226 = sub i17 %zext_ln181_28, i17 %zext_ln178_86

]]></Node>
<StgValue><ssdm name="M_226"/></StgValue>
</operation>

<operation id="5740" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5406" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5218 %M_227 = select i1 %xor_ln203_28, i17 %M_225, i17 %M_226

]]></Node>
<StgValue><ssdm name="M_227"/></StgValue>
</operation>

<operation id="5741" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5407" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5219 %sext_ln203_28 = sext i17 %M_227

]]></Node>
<StgValue><ssdm name="sext_ln203_28"/></StgValue>
</operation>

<operation id="5742" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5220 %s_116 = select i1 %xor_ln203_28, i1 %sa_28, i1 %sb_28

]]></Node>
<StgValue><ssdm name="s_116"/></StgValue>
</operation>

<operation id="5743" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5409" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5221 %M_228 = select i1 %xor_ln200_28, i18 %sext_ln203_28, i18 %zext_ln198_56

]]></Node>
<StgValue><ssdm name="M_228"/></StgValue>
</operation>

<operation id="5744" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5410" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5222 %s_117 = select i1 %xor_ln200_28, i1 %s_116, i1 %sb_28

]]></Node>
<StgValue><ssdm name="s_117"/></StgValue>
</operation>

<operation id="5745" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5411" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5223 %icmp_ln207_28 = icmp_eq  i18 %M_228, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_28"/></StgValue>
</operation>

<operation id="5746" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5412" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5224 %tmp_381 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_228, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="5747" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5413" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5225 %icmp_ln217_28 = icmp_ne  i2 %tmp_381, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_28"/></StgValue>
</operation>

<operation id="5748" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5414" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5226 %trunc_ln217_27 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_228, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_27"/></StgValue>
</operation>

<operation id="5749" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5415" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5227 %sext_ln217_28 = sext i17 %trunc_ln217_27

]]></Node>
<StgValue><ssdm name="sext_ln217_28"/></StgValue>
</operation>

<operation id="5750" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5416" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5228 %maxe_254 = add i9 %zext_ln178_84, i9 1

]]></Node>
<StgValue><ssdm name="maxe_254"/></StgValue>
</operation>

<operation id="5751" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5417" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5229 %maxe_255 = select i1 %icmp_ln217_28, i9 %maxe_254, i9 %zext_ln178_84

]]></Node>
<StgValue><ssdm name="maxe_255"/></StgValue>
</operation>

<operation id="5752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5418" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5230 %zext_ln217_28 = zext i9 %maxe_255

]]></Node>
<StgValue><ssdm name="zext_ln217_28"/></StgValue>
</operation>

<operation id="5753" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5419" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5231 %M_229 = select i1 %icmp_ln217_28, i18 %sext_ln217_28, i18 %M_228

]]></Node>
<StgValue><ssdm name="M_229"/></StgValue>
</operation>

<operation id="5754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5420" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5232 %sext_ln198_28 = sext i18 %M_229

]]></Node>
<StgValue><ssdm name="sext_ln198_28"/></StgValue>
</operation>

<operation id="5755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5421" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:5233 %zext_ln198_57 = zext i31 %sext_ln198_28

]]></Node>
<StgValue><ssdm name="zext_ln198_57"/></StgValue>
</operation>

<operation id="5756" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5422" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5234 %trunc_ln198_56 = trunc i18 %M_229

]]></Node>
<StgValue><ssdm name="trunc_ln198_56"/></StgValue>
</operation>

<operation id="5757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5423" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5235 %tmp_382 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_229, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="5758" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5424" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:5236 %icmp_ln220_56 = icmp_eq  i3 %tmp_382, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_56"/></StgValue>
</operation>

<operation id="5759" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5425" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5237 %icmp_ln220_57 = icmp_eq  i9 %maxe_255, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_57"/></StgValue>
</operation>

<operation id="5760" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5426" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5238 %tmp_89 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_57, i1 1

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="5761" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5239 %lz_56 = add i32 %tmp_89, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_56"/></StgValue>
</operation>

<operation id="5762" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5240 %icmp_ln222_28 = icmp_sgt  i32 %lz_56, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_28"/></StgValue>
</operation>

<operation id="5763" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5429" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5241 %zext_ln223_28 = zext i9 %maxe_255

]]></Node>
<StgValue><ssdm name="zext_ln223_28"/></StgValue>
</operation>

<operation id="5764" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5430" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5242 %icmp_ln223_28 = icmp_slt  i32 %lz_56, i32 %zext_ln223_28

]]></Node>
<StgValue><ssdm name="icmp_ln223_28"/></StgValue>
</operation>

<operation id="5765" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5243 %xor_ln223_28 = xor i1 %icmp_ln223_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_28"/></StgValue>
</operation>

<operation id="5766" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5244 %lz_57 = select i1 %xor_ln223_28, i32 %zext_ln223_28, i32 %lz_56

]]></Node>
<StgValue><ssdm name="lz_57"/></StgValue>
</operation>

<operation id="5767" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5245 %M_230 = shl i32 %zext_ln198_57, i32 %lz_57

]]></Node>
<StgValue><ssdm name="M_230"/></StgValue>
</operation>

<operation id="5768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5434" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5246 %trunc_ln198_57 = trunc i32 %M_230

]]></Node>
<StgValue><ssdm name="trunc_ln198_57"/></StgValue>
</operation>

<operation id="5769" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5435" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5247 %trunc_ln225_28 = trunc i32 %lz_57

]]></Node>
<StgValue><ssdm name="trunc_ln225_28"/></StgValue>
</operation>

<operation id="5770" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5248 %maxe_256 = sub i16 %zext_ln217_28, i16 %trunc_ln225_28

]]></Node>
<StgValue><ssdm name="maxe_256"/></StgValue>
</operation>

<operation id="5771" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5249 %xor_ln220_28 = xor i1 %icmp_ln220_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_28"/></StgValue>
</operation>

<operation id="5772" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5250 %and_ln222_56 = and i1 %icmp_ln222_28, i1 %xor_ln220_28

]]></Node>
<StgValue><ssdm name="and_ln222_56"/></StgValue>
</operation>

<operation id="5773" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5251 %and_ln222_57 = and i1 %and_ln222_56, i1 %icmp_ln220_56

]]></Node>
<StgValue><ssdm name="and_ln222_57"/></StgValue>
</operation>

<operation id="5774" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5252 %maxe_257 = select i1 %and_ln222_57, i16 %maxe_256, i16 %zext_ln217_28

]]></Node>
<StgValue><ssdm name="maxe_257"/></StgValue>
</operation>

<operation id="5775" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5253 %and_ln220_28 = and i1 %icmp_ln220_56, i1 %icmp_ln220_57

]]></Node>
<StgValue><ssdm name="and_ln220_28"/></StgValue>
</operation>

<operation id="5776" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5254 %maxe_258 = select i1 %and_ln220_28, i16 0, i16 %maxe_257

]]></Node>
<StgValue><ssdm name="maxe_258"/></StgValue>
</operation>

<operation id="5777" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5443" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5255 %M_231 = select i1 %and_ln222_57, i16 %trunc_ln198_57, i16 %trunc_ln198_56

]]></Node>
<StgValue><ssdm name="M_231"/></StgValue>
</operation>

<operation id="5778" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5444" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5256 %round_up_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_231, i32 8

]]></Node>
<StgValue><ssdm name="round_up_85"/></StgValue>
</operation>

<operation id="5779" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5445" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5257 %frac_keep_28 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_231, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_28"/></StgValue>
</operation>

<operation id="5780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5446" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5258 %trunc_ln231_27 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_231, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_27"/></StgValue>
</operation>

<operation id="5781" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5447" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5259 %zext_ln231_28 = zext i8 %frac_keep_28

]]></Node>
<StgValue><ssdm name="zext_ln231_28"/></StgValue>
</operation>

<operation id="5782" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5448" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5260 %tmp_175 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_57

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="5783" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5449" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5261 %trunc_ln240_28 = trunc i16 %M_231

]]></Node>
<StgValue><ssdm name="trunc_ln240_28"/></StgValue>
</operation>

<operation id="5784" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5450" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5262 %or_ln240_86 = or i2 %trunc_ln240_28, i2 %tmp_175

]]></Node>
<StgValue><ssdm name="or_ln240_86"/></StgValue>
</operation>

<operation id="5785" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5451" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5263 %tmp_384 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_231, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="5786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5452" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5264 %or_ln240_27 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_384, i2 %or_ln240_86

]]></Node>
<StgValue><ssdm name="or_ln240_27"/></StgValue>
</operation>

<operation id="5787" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5453" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5265 %icmp_ln240_28 = icmp_ne  i7 %or_ln240_27, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_28"/></StgValue>
</operation>

<operation id="5788" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5266 %round_up_86 = or i1 %icmp_ln240_28, i1 %round_up_85

]]></Node>
<StgValue><ssdm name="round_up_86"/></StgValue>
</operation>

<operation id="5789" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5455" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5267 %tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_231, i32 7

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="5790" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5268 %round_up_87 = and i1 %round_up_86, i1 %tmp_385

]]></Node>
<StgValue><ssdm name="round_up_87"/></StgValue>
</operation>

<operation id="5791" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5457" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5269 %zext_ln238_28 = zext i1 %round_up_87

]]></Node>
<StgValue><ssdm name="zext_ln238_28"/></StgValue>
</operation>

<operation id="5792" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5458" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5270 %zext_ln244_56 = zext i1 %round_up_87

]]></Node>
<StgValue><ssdm name="zext_ln244_56"/></StgValue>
</operation>

<operation id="5793" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5459" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5271 %zext_ln244_57 = zext i1 %round_up_87

]]></Node>
<StgValue><ssdm name="zext_ln244_57"/></StgValue>
</operation>

<operation id="5794" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5460" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5272 %rounded_28 = add i9 %zext_ln238_28, i9 %zext_ln231_28

]]></Node>
<StgValue><ssdm name="rounded_28"/></StgValue>
</operation>

<operation id="5795" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5461" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5273 %add_ln244_29 = add i8 %zext_ln244_57, i8 %frac_keep_28

]]></Node>
<StgValue><ssdm name="add_ln244_29"/></StgValue>
</operation>

<operation id="5796" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5462" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5274 %tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_28, i32 8

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="5797" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5275 %maxe_259 = add i16 %maxe_258, i16 1

]]></Node>
<StgValue><ssdm name="maxe_259"/></StgValue>
</operation>

<operation id="5798" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5464" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5276 %maxe_260 = select i1 %tmp_386, i16 %maxe_259, i16 %maxe_258

]]></Node>
<StgValue><ssdm name="maxe_260"/></StgValue>
</operation>

<operation id="5799" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5465" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5277 %trunc_ln247_27 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_29, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_27"/></StgValue>
</operation>

<operation id="5800" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5466" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5278 %add_ln247_56 = add i7 %zext_ln244_56, i7 %trunc_ln231_27

]]></Node>
<StgValue><ssdm name="add_ln247_56"/></StgValue>
</operation>

<operation id="5801" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5467" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5279 %m7_28 = select i1 %tmp_386, i7 %trunc_ln247_27, i7 %add_ln247_56

]]></Node>
<StgValue><ssdm name="m7_28"/></StgValue>
</operation>

<operation id="5802" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5468" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5280 %icmp_ln250_28 = icmp_ugt  i16 %maxe_260, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_28"/></StgValue>
</operation>

<operation id="5803" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5469" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5281 %shl_ln23_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_117, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_54"/></StgValue>
</operation>

<operation id="5804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5282 %or_ln23_56 = or i16 %shl_ln23_54, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_56"/></StgValue>
</operation>

<operation id="5805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5283 %shl_ln23_55 = shl i16 %maxe_260, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_55"/></StgValue>
</operation>

<operation id="5806" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5472" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5284 %tmp212 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_117, i8 0, i7 %m7_28

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="5807" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5285 %or_ln23_57 = or i16 %tmp212, i16 %shl_ln23_55

]]></Node>
<StgValue><ssdm name="or_ln23_57"/></StgValue>
</operation>

<operation id="5808" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5286 %or_ln142_60 = or i1 %icmp_ln134_28, i1 %or_ln142_28

]]></Node>
<StgValue><ssdm name="or_ln142_60"/></StgValue>
</operation>

<operation id="5809" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5287 %or_ln145_115 = or i1 %or_ln142_60, i1 %icmp_ln145_28

]]></Node>
<StgValue><ssdm name="or_ln145_115"/></StgValue>
</operation>

<operation id="5810" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5288 %xor_ln145_28 = xor i1 %or_ln145_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_28"/></StgValue>
</operation>

<operation id="5811" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5289 %and_ln172_28 = and i1 %icmp_ln172_28, i1 %xor_ln145_28

]]></Node>
<StgValue><ssdm name="and_ln172_28"/></StgValue>
</operation>

<operation id="5812" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5290 %select_ln172_28 = select i1 %and_ln172_28, i16 %select_ln174_28, i16 %or_ln23_57

]]></Node>
<StgValue><ssdm name="select_ln172_28"/></StgValue>
</operation>

<operation id="5813" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5291 %or_ln172_28 = or i1 %or_ln145_115, i1 %icmp_ln172_28

]]></Node>
<StgValue><ssdm name="or_ln172_28"/></StgValue>
</operation>

<operation id="5814" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5292 %or_ln207_28 = or i1 %or_ln172_28, i1 %icmp_ln207_28

]]></Node>
<StgValue><ssdm name="or_ln207_28"/></StgValue>
</operation>

<operation id="5815" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5293 %xor_ln207_28 = xor i1 %or_ln207_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_28"/></StgValue>
</operation>

<operation id="5816" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5294 %and_ln250_28 = and i1 %icmp_ln250_28, i1 %xor_ln207_28

]]></Node>
<StgValue><ssdm name="and_ln250_28"/></StgValue>
</operation>

<operation id="5817" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5483" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5295 %select_ln250_28 = select i1 %and_ln250_28, i16 %or_ln23_56, i16 %select_ln172_28

]]></Node>
<StgValue><ssdm name="select_ln250_28"/></StgValue>
</operation>

<operation id="5818" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5296 %and_ln135_56 = and i1 %icmp_ln134_28, i1 %icmp_ln135_28

]]></Node>
<StgValue><ssdm name="and_ln135_56"/></StgValue>
</operation>

<operation id="5819" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5485" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5297 %select_ln135_28 = select i1 %and_ln135_56, i16 %select_ln138_28, i16 %select_ln250_28

]]></Node>
<StgValue><ssdm name="select_ln135_28"/></StgValue>
</operation>

<operation id="5820" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5298 %xor_ln135_28 = xor i1 %icmp_ln135_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_28"/></StgValue>
</operation>

<operation id="5821" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5299 %and_ln135_57 = and i1 %icmp_ln134_28, i1 %xor_ln135_28

]]></Node>
<StgValue><ssdm name="and_ln135_57"/></StgValue>
</operation>

<operation id="5822" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5300 %xor_ln142_28 = xor i1 %or_ln142_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_28"/></StgValue>
</operation>

<operation id="5823" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5301 %and_ln145_28 = and i1 %icmp_ln145_28, i1 %xor_ln142_28

]]></Node>
<StgValue><ssdm name="and_ln145_28"/></StgValue>
</operation>

<operation id="5824" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5302 %or_ln145_116 = or i1 %and_ln135_57, i1 %and_ln145_28

]]></Node>
<StgValue><ssdm name="or_ln145_116"/></StgValue>
</operation>

<operation id="5825" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5491" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5303 %select_ln145_28 = select i1 %or_ln145_116, i16 %a_bits_assign_28_load, i16 %select_ln135_28

]]></Node>
<StgValue><ssdm name="select_ln145_28"/></StgValue>
</operation>

<operation id="5826" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5304 %xor_ln134_28 = xor i1 %icmp_ln134_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_28"/></StgValue>
</operation>

<operation id="5827" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5305 %and_ln142_28 = and i1 %or_ln142_28, i1 %xor_ln134_28

]]></Node>
<StgValue><ssdm name="and_ln142_28"/></StgValue>
</operation>

<operation id="5828" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5494" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5306 %select_ln142_28 = select i1 %and_ln142_28, i16 %e_b_28, i16 %select_ln145_28

]]></Node>
<StgValue><ssdm name="select_ln142_28"/></StgValue>
</operation>

<operation id="5829" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5307 %xor_ln172_28 = xor i1 %or_ln172_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_28"/></StgValue>
</operation>

<operation id="5830" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5308 %and_ln207_28 = and i1 %icmp_ln207_28, i1 %xor_ln172_28

]]></Node>
<StgValue><ssdm name="and_ln207_28"/></StgValue>
</operation>

<operation id="5831" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5497" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5309 %select_ln207_28 = select i1 %and_ln207_28, i16 0, i16 %select_ln142_28

]]></Node>
<StgValue><ssdm name="select_ln207_28"/></StgValue>
</operation>

<operation id="5832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5500" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5312 %tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_29_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="5833" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5502" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5314 %ea_29 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_29_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_29"/></StgValue>
</operation>

<operation id="5834" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5504" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5316 %zext_ln129_58 = zext i7 %ma_29

]]></Node>
<StgValue><ssdm name="zext_ln129_58"/></StgValue>
</operation>

<operation id="5835" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5506" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5318 %icmp_ln134_29 = icmp_eq  i8 %ea_29, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_29"/></StgValue>
</operation>

<operation id="5836" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5507" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5319 %icmp_ln135_29 = icmp_eq  i7 %ma_29, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_29"/></StgValue>
</operation>

<operation id="5837" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5508" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5320 %icmp_ln142_29 = icmp_eq  i8 %eb_29, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_29"/></StgValue>
</operation>

<operation id="5838" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5509" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5321 %trunc_ln144_28 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_29_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_28"/></StgValue>
</operation>

<operation id="5839" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5510" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5322 %or_ln144_59 = or i7 %trunc_ln144_28, i7 %ma_29

]]></Node>
<StgValue><ssdm name="or_ln144_59"/></StgValue>
</operation>

<operation id="5840" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5511" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5323 %tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_29_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="5841" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5512" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5324 %or_ln144_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_389, i7 %or_ln144_59

]]></Node>
<StgValue><ssdm name="or_ln144_28"/></StgValue>
</operation>

<operation id="5842" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5513" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5325 %icmp_ln144_29 = icmp_eq  i8 %or_ln144_28, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_29"/></StgValue>
</operation>

<operation id="5843" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5326 %or_ln142_29 = or i1 %icmp_ln142_29, i1 %icmp_ln144_29

]]></Node>
<StgValue><ssdm name="or_ln142_29"/></StgValue>
</operation>

<operation id="5844" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5328 %xor_ln138_29 = xor i1 %tmp_387, i1 %tmp_388

]]></Node>
<StgValue><ssdm name="xor_ln138_29"/></StgValue>
</operation>

<operation id="5845" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5329 %and_ln138_58 = and i1 %icmp_ln138_29, i1 %xor_ln138_29

]]></Node>
<StgValue><ssdm name="and_ln138_58"/></StgValue>
</operation>

<operation id="5846" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5330 %and_ln138_59 = and i1 %and_ln138_58, i1 %icmp_ln142_29

]]></Node>
<StgValue><ssdm name="and_ln138_59"/></StgValue>
</operation>

<operation id="5847" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5331 %select_ln138_29 = select i1 %and_ln138_59, i16 32641, i16 %a_bits_assign_29_load

]]></Node>
<StgValue><ssdm name="select_ln138_29"/></StgValue>
</operation>

<operation id="5848" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5525" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5337 %icmp_ln158_58 = icmp_ne  i8 %ea_29, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_58"/></StgValue>
</operation>

<operation id="5849" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5526" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5338 %or_ln158_57 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_29

]]></Node>
<StgValue><ssdm name="or_ln158_57"/></StgValue>
</operation>

<operation id="5850" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5529" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5341 %select_ln158_58 = select i1 %icmp_ln158_58, i8 %or_ln158_57, i8 %zext_ln129_58

]]></Node>
<StgValue><ssdm name="select_ln158_58"/></StgValue>
</operation>

<operation id="5851" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5530" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5342 %A_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_58, i8 0

]]></Node>
<StgValue><ssdm name="A_58"/></StgValue>
</operation>

<operation id="5852" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5532" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5344 %B_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_59, i8 0

]]></Node>
<StgValue><ssdm name="B_58"/></StgValue>
</operation>

<operation id="5853" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5533" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5345 %icmp_ln162_29 = icmp_eq  i8 %ea_29, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_29"/></StgValue>
</operation>

<operation id="5854" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5534" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5346 %ea1_29 = select i1 %icmp_ln162_29, i8 1, i8 %ea_29

]]></Node>
<StgValue><ssdm name="ea1_29"/></StgValue>
</operation>

<operation id="5855" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5537" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5349 %icmp_ln166_29 = icmp_ult  i8 %ea1_29, i8 %eb1_29

]]></Node>
<StgValue><ssdm name="icmp_ln166_29"/></StgValue>
</operation>

<operation id="5856" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5350 %xor_ln166_29 = xor i1 %icmp_ln166_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_29"/></StgValue>
</operation>

<operation id="5857" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5539" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5351 %maxe_261 = select i1 %xor_ln166_29, i8 %ea_29, i8 %eb_29

]]></Node>
<StgValue><ssdm name="maxe_261"/></StgValue>
</operation>

<operation id="5858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5540" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5352 %zext_ln167_58 = zext i8 %ea1_29

]]></Node>
<StgValue><ssdm name="zext_ln167_58"/></StgValue>
</operation>

<operation id="5859" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5541" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5353 %zext_ln167_59 = zext i8 %eb1_29

]]></Node>
<StgValue><ssdm name="zext_ln167_59"/></StgValue>
</operation>

<operation id="5860" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5354 %sub_ln167_58 = sub i9 %zext_ln167_58, i9 %zext_ln167_59

]]></Node>
<StgValue><ssdm name="sub_ln167_58"/></StgValue>
</operation>

<operation id="5861" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5543" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5355 %sub_ln167_59 = sub i9 %zext_ln167_59, i9 %zext_ln167_58

]]></Node>
<StgValue><ssdm name="sub_ln167_59"/></StgValue>
</operation>

<operation id="5862" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5544" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5356 %diff_29 = select i1 %xor_ln166_29, i9 %sub_ln167_58, i9 %sub_ln167_59

]]></Node>
<StgValue><ssdm name="diff_29"/></StgValue>
</operation>

<operation id="5863" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5545" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5357 %sext_ln167_29 = sext i9 %diff_29

]]></Node>
<StgValue><ssdm name="sext_ln167_29"/></StgValue>
</operation>

<operation id="5864" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5546" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5358 %icmp_ln172_29 = icmp_sgt  i9 %diff_29, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_29"/></StgValue>
</operation>

<operation id="5865" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5547" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5359 %select_ln174_29 = select i1 %xor_ln166_29, i16 %a_bits_assign_29_load, i16 %e_b_29

]]></Node>
<StgValue><ssdm name="select_ln174_29"/></StgValue>
</operation>

<operation id="5866" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5548" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5360 %icmp_ln178_29 = icmp_ult  i8 %ea1_29, i8 %eb1_29

]]></Node>
<StgValue><ssdm name="icmp_ln178_29"/></StgValue>
</operation>

<operation id="5867" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5549" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5361 %maxe_262 = select i1 %icmp_ln178_29, i8 %eb_29, i8 %maxe_261

]]></Node>
<StgValue><ssdm name="maxe_262"/></StgValue>
</operation>

<operation id="5868" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5550" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5362 %zext_ln178_87 = zext i8 %maxe_262

]]></Node>
<StgValue><ssdm name="zext_ln178_87"/></StgValue>
</operation>

<operation id="5869" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5363 %B_59 = select i1 %icmp_ln178_29, i16 %A_58, i16 %B_58

]]></Node>
<StgValue><ssdm name="B_59"/></StgValue>
</operation>

<operation id="5870" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5552" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5364 %A_59 = select i1 %icmp_ln178_29, i16 %B_58, i16 %A_58

]]></Node>
<StgValue><ssdm name="A_59"/></StgValue>
</operation>

<operation id="5871" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5553" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5365 %zext_ln178_89 = zext i16 %A_59

]]></Node>
<StgValue><ssdm name="zext_ln178_89"/></StgValue>
</operation>

<operation id="5872" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5554" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5366 %sb_29 = select i1 %icmp_ln178_29, i1 %tmp_387, i1 %tmp_388

]]></Node>
<StgValue><ssdm name="sb_29"/></StgValue>
</operation>

<operation id="5873" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5555" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5367 %sa_29 = select i1 %icmp_ln178_29, i1 %tmp_388, i1 %tmp_387

]]></Node>
<StgValue><ssdm name="sa_29"/></StgValue>
</operation>

<operation id="5874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5556" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5368 %tmp_391 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_29, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="5875" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5557" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5369 %icmp_ln182_29 = icmp_slt  i8 %tmp_391, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_29"/></StgValue>
</operation>

<operation id="5876" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5558" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5370 %icmp_ln184_29 = icmp_eq  i9 %diff_29, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_29"/></StgValue>
</operation>

<operation id="5877" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5559" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5371 %lshr_ln184_28 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_59, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_28"/></StgValue>
</operation>

<operation id="5878" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5560" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5372 %zext_ln184_29 = zext i15 %lshr_ln184_28

]]></Node>
<StgValue><ssdm name="zext_ln184_29"/></StgValue>
</operation>

<operation id="5879" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5561" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5373 %B_aln_87 = select i1 %icmp_ln184_29, i16 %B_59, i16 %zext_ln184_29

]]></Node>
<StgValue><ssdm name="B_aln_87"/></StgValue>
</operation>

<operation id="5880" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5374 %shl_ln191_29 = shl i32 1, i32 %sext_ln167_29

]]></Node>
<StgValue><ssdm name="shl_ln191_29"/></StgValue>
</operation>

<operation id="5881" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5563" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5375 %trunc_ln191_29 = trunc i32 %shl_ln191_29

]]></Node>
<StgValue><ssdm name="trunc_ln191_29"/></StgValue>
</operation>

<operation id="5882" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5376 %add_ln191_29 = add i16 %trunc_ln191_29, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_29"/></StgValue>
</operation>

<operation id="5883" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5377 %lost_29 = and i16 %add_ln191_29, i16 %B_59

]]></Node>
<StgValue><ssdm name="lost_29"/></StgValue>
</operation>

<operation id="5884" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5566" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5378 %sticky_58 = icmp_ne  i16 %lost_29, i16 0

]]></Node>
<StgValue><ssdm name="sticky_58"/></StgValue>
</operation>

<operation id="5885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5567" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5379 %sext_ln167_29cast = trunc i32 %sext_ln167_29

]]></Node>
<StgValue><ssdm name="sext_ln167_29cast"/></StgValue>
</operation>

<operation id="5886" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5380 %B_aln_88 = lshr i16 %B_59, i16 %sext_ln167_29cast

]]></Node>
<StgValue><ssdm name="B_aln_88"/></StgValue>
</operation>

<operation id="5887" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5569" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5381 %B_aln_89 = select i1 %icmp_ln182_29, i16 %B_aln_87, i16 %B_aln_88

]]></Node>
<StgValue><ssdm name="B_aln_89"/></StgValue>
</operation>

<operation id="5888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5570" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5382 %zext_ln181_29 = zext i16 %B_aln_89

]]></Node>
<StgValue><ssdm name="zext_ln181_29"/></StgValue>
</operation>

<operation id="5889" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5383 %xor_ln182_29 = xor i1 %icmp_ln182_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_29"/></StgValue>
</operation>

<operation id="5890" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5384 %sticky_59 = and i1 %sticky_58, i1 %xor_ln182_29

]]></Node>
<StgValue><ssdm name="sticky_59"/></StgValue>
</operation>

<operation id="5891" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5385 %xor_ln200_29 = xor i1 %sa_29, i1 %sb_29

]]></Node>
<StgValue><ssdm name="xor_ln200_29"/></StgValue>
</operation>

<operation id="5892" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5574" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5386 %M_232 = add i17 %zext_ln181_29, i17 %zext_ln178_89

]]></Node>
<StgValue><ssdm name="M_232"/></StgValue>
</operation>

<operation id="5893" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5575" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5387 %zext_ln198_58 = zext i17 %M_232

]]></Node>
<StgValue><ssdm name="zext_ln198_58"/></StgValue>
</operation>

<operation id="5894" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5576" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5388 %icmp_ln203_29 = icmp_ult  i16 %A_59, i16 %B_aln_89

]]></Node>
<StgValue><ssdm name="icmp_ln203_29"/></StgValue>
</operation>

<operation id="5895" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5389 %xor_ln203_29 = xor i1 %icmp_ln203_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_29"/></StgValue>
</operation>

<operation id="5896" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5578" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5390 %M_233 = sub i17 %zext_ln178_89, i17 %zext_ln181_29

]]></Node>
<StgValue><ssdm name="M_233"/></StgValue>
</operation>

<operation id="5897" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5579" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5391 %M_234 = sub i17 %zext_ln181_29, i17 %zext_ln178_89

]]></Node>
<StgValue><ssdm name="M_234"/></StgValue>
</operation>

<operation id="5898" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5580" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5392 %M_235 = select i1 %xor_ln203_29, i17 %M_233, i17 %M_234

]]></Node>
<StgValue><ssdm name="M_235"/></StgValue>
</operation>

<operation id="5899" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5581" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5393 %sext_ln203_29 = sext i17 %M_235

]]></Node>
<StgValue><ssdm name="sext_ln203_29"/></StgValue>
</operation>

<operation id="5900" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5582" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5394 %s_120 = select i1 %xor_ln203_29, i1 %sa_29, i1 %sb_29

]]></Node>
<StgValue><ssdm name="s_120"/></StgValue>
</operation>

<operation id="5901" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5583" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5395 %M_236 = select i1 %xor_ln200_29, i18 %sext_ln203_29, i18 %zext_ln198_58

]]></Node>
<StgValue><ssdm name="M_236"/></StgValue>
</operation>

<operation id="5902" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5584" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5396 %s_121 = select i1 %xor_ln200_29, i1 %s_120, i1 %sb_29

]]></Node>
<StgValue><ssdm name="s_121"/></StgValue>
</operation>

<operation id="5903" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5585" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5397 %icmp_ln207_29 = icmp_eq  i18 %M_236, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_29"/></StgValue>
</operation>

<operation id="5904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5586" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5398 %tmp_392 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_236, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="5905" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5587" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5399 %icmp_ln217_29 = icmp_ne  i2 %tmp_392, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_29"/></StgValue>
</operation>

<operation id="5906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5588" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5400 %trunc_ln217_28 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_236, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_28"/></StgValue>
</operation>

<operation id="5907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5589" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5401 %sext_ln217_29 = sext i17 %trunc_ln217_28

]]></Node>
<StgValue><ssdm name="sext_ln217_29"/></StgValue>
</operation>

<operation id="5908" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5590" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5402 %maxe_263 = add i9 %zext_ln178_87, i9 1

]]></Node>
<StgValue><ssdm name="maxe_263"/></StgValue>
</operation>

<operation id="5909" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5591" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5403 %maxe_264 = select i1 %icmp_ln217_29, i9 %maxe_263, i9 %zext_ln178_87

]]></Node>
<StgValue><ssdm name="maxe_264"/></StgValue>
</operation>

<operation id="5910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5592" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5404 %zext_ln217_29 = zext i9 %maxe_264

]]></Node>
<StgValue><ssdm name="zext_ln217_29"/></StgValue>
</operation>

<operation id="5911" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5593" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5405 %M_237 = select i1 %icmp_ln217_29, i18 %sext_ln217_29, i18 %M_236

]]></Node>
<StgValue><ssdm name="M_237"/></StgValue>
</operation>

<operation id="5912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5594" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5406 %sext_ln198_29 = sext i18 %M_237

]]></Node>
<StgValue><ssdm name="sext_ln198_29"/></StgValue>
</operation>

<operation id="5913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5595" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:5407 %zext_ln198_59 = zext i31 %sext_ln198_29

]]></Node>
<StgValue><ssdm name="zext_ln198_59"/></StgValue>
</operation>

<operation id="5914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5596" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5408 %trunc_ln198_58 = trunc i18 %M_237

]]></Node>
<StgValue><ssdm name="trunc_ln198_58"/></StgValue>
</operation>

<operation id="5915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5597" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5409 %tmp_393 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_237, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="5916" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5598" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:5410 %icmp_ln220_58 = icmp_eq  i3 %tmp_393, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_58"/></StgValue>
</operation>

<operation id="5917" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5599" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5411 %icmp_ln220_59 = icmp_eq  i9 %maxe_264, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_59"/></StgValue>
</operation>

<operation id="5918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5600" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5412 %tmp_90 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_59, i1 1

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="5919" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5413 %lz_58 = add i32 %tmp_90, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_58"/></StgValue>
</operation>

<operation id="5920" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5602" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5414 %icmp_ln222_29 = icmp_sgt  i32 %lz_58, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_29"/></StgValue>
</operation>

<operation id="5921" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5603" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5415 %zext_ln223_29 = zext i9 %maxe_264

]]></Node>
<StgValue><ssdm name="zext_ln223_29"/></StgValue>
</operation>

<operation id="5922" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5604" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5416 %icmp_ln223_29 = icmp_slt  i32 %lz_58, i32 %zext_ln223_29

]]></Node>
<StgValue><ssdm name="icmp_ln223_29"/></StgValue>
</operation>

<operation id="5923" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5417 %xor_ln223_29 = xor i1 %icmp_ln223_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_29"/></StgValue>
</operation>

<operation id="5924" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5606" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5418 %lz_59 = select i1 %xor_ln223_29, i32 %zext_ln223_29, i32 %lz_58

]]></Node>
<StgValue><ssdm name="lz_59"/></StgValue>
</operation>

<operation id="5925" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5419 %M_238 = shl i32 %zext_ln198_59, i32 %lz_59

]]></Node>
<StgValue><ssdm name="M_238"/></StgValue>
</operation>

<operation id="5926" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5608" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5420 %trunc_ln198_59 = trunc i32 %M_238

]]></Node>
<StgValue><ssdm name="trunc_ln198_59"/></StgValue>
</operation>

<operation id="5927" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5609" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5421 %trunc_ln225_29 = trunc i32 %lz_59

]]></Node>
<StgValue><ssdm name="trunc_ln225_29"/></StgValue>
</operation>

<operation id="5928" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5422 %maxe_265 = sub i16 %zext_ln217_29, i16 %trunc_ln225_29

]]></Node>
<StgValue><ssdm name="maxe_265"/></StgValue>
</operation>

<operation id="5929" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5423 %xor_ln220_29 = xor i1 %icmp_ln220_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_29"/></StgValue>
</operation>

<operation id="5930" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5424 %and_ln222_58 = and i1 %icmp_ln222_29, i1 %xor_ln220_29

]]></Node>
<StgValue><ssdm name="and_ln222_58"/></StgValue>
</operation>

<operation id="5931" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5425 %and_ln222_59 = and i1 %and_ln222_58, i1 %icmp_ln220_58

]]></Node>
<StgValue><ssdm name="and_ln222_59"/></StgValue>
</operation>

<operation id="5932" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5614" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5426 %maxe_266 = select i1 %and_ln222_59, i16 %maxe_265, i16 %zext_ln217_29

]]></Node>
<StgValue><ssdm name="maxe_266"/></StgValue>
</operation>

<operation id="5933" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5427 %and_ln220_29 = and i1 %icmp_ln220_58, i1 %icmp_ln220_59

]]></Node>
<StgValue><ssdm name="and_ln220_29"/></StgValue>
</operation>

<operation id="5934" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5616" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5428 %maxe_267 = select i1 %and_ln220_29, i16 0, i16 %maxe_266

]]></Node>
<StgValue><ssdm name="maxe_267"/></StgValue>
</operation>

<operation id="5935" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5617" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5429 %M_239 = select i1 %and_ln222_59, i16 %trunc_ln198_59, i16 %trunc_ln198_58

]]></Node>
<StgValue><ssdm name="M_239"/></StgValue>
</operation>

<operation id="5936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5618" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5430 %round_up_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_239, i32 8

]]></Node>
<StgValue><ssdm name="round_up_88"/></StgValue>
</operation>

<operation id="5937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5619" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5431 %frac_keep_29 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_239, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_29"/></StgValue>
</operation>

<operation id="5938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5620" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5432 %trunc_ln231_28 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_239, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_28"/></StgValue>
</operation>

<operation id="5939" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5621" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5433 %zext_ln231_29 = zext i8 %frac_keep_29

]]></Node>
<StgValue><ssdm name="zext_ln231_29"/></StgValue>
</operation>

<operation id="5940" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5622" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5434 %tmp_180 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_59

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="5941" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5623" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5435 %trunc_ln240_29 = trunc i16 %M_239

]]></Node>
<StgValue><ssdm name="trunc_ln240_29"/></StgValue>
</operation>

<operation id="5942" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5624" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5436 %or_ln240_88 = or i2 %trunc_ln240_29, i2 %tmp_180

]]></Node>
<StgValue><ssdm name="or_ln240_88"/></StgValue>
</operation>

<operation id="5943" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5625" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5437 %tmp_395 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_239, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="5944" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5626" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5438 %or_ln240_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_395, i2 %or_ln240_88

]]></Node>
<StgValue><ssdm name="or_ln240_28"/></StgValue>
</operation>

<operation id="5945" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5627" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5439 %icmp_ln240_29 = icmp_ne  i7 %or_ln240_28, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_29"/></StgValue>
</operation>

<operation id="5946" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5440 %round_up_89 = or i1 %icmp_ln240_29, i1 %round_up_88

]]></Node>
<StgValue><ssdm name="round_up_89"/></StgValue>
</operation>

<operation id="5947" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5629" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5441 %tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_239, i32 7

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="5948" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5442 %round_up_90 = and i1 %round_up_89, i1 %tmp_396

]]></Node>
<StgValue><ssdm name="round_up_90"/></StgValue>
</operation>

<operation id="5949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5631" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5443 %zext_ln238_29 = zext i1 %round_up_90

]]></Node>
<StgValue><ssdm name="zext_ln238_29"/></StgValue>
</operation>

<operation id="5950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5632" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5444 %zext_ln244_58 = zext i1 %round_up_90

]]></Node>
<StgValue><ssdm name="zext_ln244_58"/></StgValue>
</operation>

<operation id="5951" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5633" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5445 %zext_ln244_59 = zext i1 %round_up_90

]]></Node>
<StgValue><ssdm name="zext_ln244_59"/></StgValue>
</operation>

<operation id="5952" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5446 %rounded_29 = add i9 %zext_ln238_29, i9 %zext_ln231_29

]]></Node>
<StgValue><ssdm name="rounded_29"/></StgValue>
</operation>

<operation id="5953" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5635" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5447 %add_ln244_30 = add i8 %zext_ln244_59, i8 %frac_keep_29

]]></Node>
<StgValue><ssdm name="add_ln244_30"/></StgValue>
</operation>

<operation id="5954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5636" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5448 %tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_29, i32 8

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="5955" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5449 %maxe_268 = add i16 %maxe_267, i16 1

]]></Node>
<StgValue><ssdm name="maxe_268"/></StgValue>
</operation>

<operation id="5956" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5638" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5450 %maxe_269 = select i1 %tmp_397, i16 %maxe_268, i16 %maxe_267

]]></Node>
<StgValue><ssdm name="maxe_269"/></StgValue>
</operation>

<operation id="5957" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5639" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5451 %trunc_ln247_28 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_30, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_28"/></StgValue>
</operation>

<operation id="5958" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5640" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5452 %add_ln247_58 = add i7 %zext_ln244_58, i7 %trunc_ln231_28

]]></Node>
<StgValue><ssdm name="add_ln247_58"/></StgValue>
</operation>

<operation id="5959" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5641" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5453 %m7_29 = select i1 %tmp_397, i7 %trunc_ln247_28, i7 %add_ln247_58

]]></Node>
<StgValue><ssdm name="m7_29"/></StgValue>
</operation>

<operation id="5960" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5642" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5454 %icmp_ln250_29 = icmp_ugt  i16 %maxe_269, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_29"/></StgValue>
</operation>

<operation id="5961" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5643" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5455 %shl_ln23_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_121, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_56"/></StgValue>
</operation>

<operation id="5962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5456 %or_ln23_58 = or i16 %shl_ln23_56, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_58"/></StgValue>
</operation>

<operation id="5963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5457 %shl_ln23_57 = shl i16 %maxe_269, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_57"/></StgValue>
</operation>

<operation id="5964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5646" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5458 %tmp217 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_121, i8 0, i7 %m7_29

]]></Node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="5965" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5459 %or_ln23_59 = or i16 %tmp217, i16 %shl_ln23_57

]]></Node>
<StgValue><ssdm name="or_ln23_59"/></StgValue>
</operation>

<operation id="5966" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5460 %or_ln142_61 = or i1 %icmp_ln134_29, i1 %or_ln142_29

]]></Node>
<StgValue><ssdm name="or_ln142_61"/></StgValue>
</operation>

<operation id="5967" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5461 %or_ln145_118 = or i1 %or_ln142_61, i1 %icmp_ln145_29

]]></Node>
<StgValue><ssdm name="or_ln145_118"/></StgValue>
</operation>

<operation id="5968" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5462 %xor_ln145_29 = xor i1 %or_ln145_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_29"/></StgValue>
</operation>

<operation id="5969" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5463 %and_ln172_29 = and i1 %icmp_ln172_29, i1 %xor_ln145_29

]]></Node>
<StgValue><ssdm name="and_ln172_29"/></StgValue>
</operation>

<operation id="5970" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5464 %select_ln172_29 = select i1 %and_ln172_29, i16 %select_ln174_29, i16 %or_ln23_59

]]></Node>
<StgValue><ssdm name="select_ln172_29"/></StgValue>
</operation>

<operation id="5971" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5465 %or_ln172_29 = or i1 %or_ln145_118, i1 %icmp_ln172_29

]]></Node>
<StgValue><ssdm name="or_ln172_29"/></StgValue>
</operation>

<operation id="5972" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5466 %or_ln207_29 = or i1 %or_ln172_29, i1 %icmp_ln207_29

]]></Node>
<StgValue><ssdm name="or_ln207_29"/></StgValue>
</operation>

<operation id="5973" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5467 %xor_ln207_29 = xor i1 %or_ln207_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_29"/></StgValue>
</operation>

<operation id="5974" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5468 %and_ln250_29 = and i1 %icmp_ln250_29, i1 %xor_ln207_29

]]></Node>
<StgValue><ssdm name="and_ln250_29"/></StgValue>
</operation>

<operation id="5975" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5657" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5469 %select_ln250_29 = select i1 %and_ln250_29, i16 %or_ln23_58, i16 %select_ln172_29

]]></Node>
<StgValue><ssdm name="select_ln250_29"/></StgValue>
</operation>

<operation id="5976" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5470 %and_ln135_58 = and i1 %icmp_ln134_29, i1 %icmp_ln135_29

]]></Node>
<StgValue><ssdm name="and_ln135_58"/></StgValue>
</operation>

<operation id="5977" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5659" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5471 %select_ln135_29 = select i1 %and_ln135_58, i16 %select_ln138_29, i16 %select_ln250_29

]]></Node>
<StgValue><ssdm name="select_ln135_29"/></StgValue>
</operation>

<operation id="5978" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5472 %xor_ln135_29 = xor i1 %icmp_ln135_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_29"/></StgValue>
</operation>

<operation id="5979" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5473 %and_ln135_59 = and i1 %icmp_ln134_29, i1 %xor_ln135_29

]]></Node>
<StgValue><ssdm name="and_ln135_59"/></StgValue>
</operation>

<operation id="5980" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5474 %xor_ln142_29 = xor i1 %or_ln142_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_29"/></StgValue>
</operation>

<operation id="5981" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5475 %and_ln145_29 = and i1 %icmp_ln145_29, i1 %xor_ln142_29

]]></Node>
<StgValue><ssdm name="and_ln145_29"/></StgValue>
</operation>

<operation id="5982" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5476 %or_ln145_119 = or i1 %and_ln135_59, i1 %and_ln145_29

]]></Node>
<StgValue><ssdm name="or_ln145_119"/></StgValue>
</operation>

<operation id="5983" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5665" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5477 %select_ln145_29 = select i1 %or_ln145_119, i16 %a_bits_assign_29_load, i16 %select_ln135_29

]]></Node>
<StgValue><ssdm name="select_ln145_29"/></StgValue>
</operation>

<operation id="5984" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5478 %xor_ln134_29 = xor i1 %icmp_ln134_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_29"/></StgValue>
</operation>

<operation id="5985" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5479 %and_ln142_29 = and i1 %or_ln142_29, i1 %xor_ln134_29

]]></Node>
<StgValue><ssdm name="and_ln142_29"/></StgValue>
</operation>

<operation id="5986" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5480 %select_ln142_29 = select i1 %and_ln142_29, i16 %e_b_29, i16 %select_ln145_29

]]></Node>
<StgValue><ssdm name="select_ln142_29"/></StgValue>
</operation>

<operation id="5987" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5481 %xor_ln172_29 = xor i1 %or_ln172_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_29"/></StgValue>
</operation>

<operation id="5988" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5482 %and_ln207_29 = and i1 %icmp_ln207_29, i1 %xor_ln172_29

]]></Node>
<StgValue><ssdm name="and_ln207_29"/></StgValue>
</operation>

<operation id="5989" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5671" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5483 %select_ln207_29 = select i1 %and_ln207_29, i16 0, i16 %select_ln142_29

]]></Node>
<StgValue><ssdm name="select_ln207_29"/></StgValue>
</operation>

<operation id="5990" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5674" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5486 %tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_30_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="5991" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5676" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5488 %ea_30 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_30_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_30"/></StgValue>
</operation>

<operation id="5992" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5678" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5490 %zext_ln129_60 = zext i7 %ma_30

]]></Node>
<StgValue><ssdm name="zext_ln129_60"/></StgValue>
</operation>

<operation id="5993" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5680" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5492 %icmp_ln134_30 = icmp_eq  i8 %ea_30, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_30"/></StgValue>
</operation>

<operation id="5994" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5681" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5493 %icmp_ln135_30 = icmp_eq  i7 %ma_30, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_30"/></StgValue>
</operation>

<operation id="5995" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5682" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5494 %icmp_ln142_30 = icmp_eq  i8 %eb_30, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_30"/></StgValue>
</operation>

<operation id="5996" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5683" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5495 %trunc_ln144_29 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_30_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_29"/></StgValue>
</operation>

<operation id="5997" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5684" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5496 %or_ln144_60 = or i7 %trunc_ln144_29, i7 %ma_30

]]></Node>
<StgValue><ssdm name="or_ln144_60"/></StgValue>
</operation>

<operation id="5998" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5685" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5497 %tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_30_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="5999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5686" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5498 %or_ln144_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_400, i7 %or_ln144_60

]]></Node>
<StgValue><ssdm name="or_ln144_29"/></StgValue>
</operation>

<operation id="6000" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5687" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5499 %icmp_ln144_30 = icmp_eq  i8 %or_ln144_29, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_30"/></StgValue>
</operation>

<operation id="6001" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5500 %or_ln142_30 = or i1 %icmp_ln142_30, i1 %icmp_ln144_30

]]></Node>
<StgValue><ssdm name="or_ln142_30"/></StgValue>
</operation>

<operation id="6002" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5502 %xor_ln138_30 = xor i1 %tmp_398, i1 %tmp_399

]]></Node>
<StgValue><ssdm name="xor_ln138_30"/></StgValue>
</operation>

<operation id="6003" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5503 %and_ln138_60 = and i1 %icmp_ln138_30, i1 %xor_ln138_30

]]></Node>
<StgValue><ssdm name="and_ln138_60"/></StgValue>
</operation>

<operation id="6004" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5504 %and_ln138_61 = and i1 %and_ln138_60, i1 %icmp_ln142_30

]]></Node>
<StgValue><ssdm name="and_ln138_61"/></StgValue>
</operation>

<operation id="6005" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5693" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5505 %select_ln138_30 = select i1 %and_ln138_61, i16 32641, i16 %a_bits_assign_30_load

]]></Node>
<StgValue><ssdm name="select_ln138_30"/></StgValue>
</operation>

<operation id="6006" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5699" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5511 %icmp_ln158_60 = icmp_ne  i8 %ea_30, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_60"/></StgValue>
</operation>

<operation id="6007" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5700" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5512 %or_ln158_59 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_30

]]></Node>
<StgValue><ssdm name="or_ln158_59"/></StgValue>
</operation>

<operation id="6008" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5703" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5515 %select_ln158_60 = select i1 %icmp_ln158_60, i8 %or_ln158_59, i8 %zext_ln129_60

]]></Node>
<StgValue><ssdm name="select_ln158_60"/></StgValue>
</operation>

<operation id="6009" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5704" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5516 %A_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_60, i8 0

]]></Node>
<StgValue><ssdm name="A_60"/></StgValue>
</operation>

<operation id="6010" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5706" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5518 %B_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_61, i8 0

]]></Node>
<StgValue><ssdm name="B_60"/></StgValue>
</operation>

<operation id="6011" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5707" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5519 %icmp_ln162_30 = icmp_eq  i8 %ea_30, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_30"/></StgValue>
</operation>

<operation id="6012" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5708" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5520 %ea1_30 = select i1 %icmp_ln162_30, i8 1, i8 %ea_30

]]></Node>
<StgValue><ssdm name="ea1_30"/></StgValue>
</operation>

<operation id="6013" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5711" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5523 %icmp_ln166_30 = icmp_ult  i8 %ea1_30, i8 %eb1_30

]]></Node>
<StgValue><ssdm name="icmp_ln166_30"/></StgValue>
</operation>

<operation id="6014" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5524 %xor_ln166_30 = xor i1 %icmp_ln166_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_30"/></StgValue>
</operation>

<operation id="6015" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5525 %maxe_270 = select i1 %xor_ln166_30, i8 %ea_30, i8 %eb_30

]]></Node>
<StgValue><ssdm name="maxe_270"/></StgValue>
</operation>

<operation id="6016" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5714" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5526 %zext_ln167_60 = zext i8 %ea1_30

]]></Node>
<StgValue><ssdm name="zext_ln167_60"/></StgValue>
</operation>

<operation id="6017" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5715" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5527 %zext_ln167_61 = zext i8 %eb1_30

]]></Node>
<StgValue><ssdm name="zext_ln167_61"/></StgValue>
</operation>

<operation id="6018" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5716" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5528 %sub_ln167_60 = sub i9 %zext_ln167_60, i9 %zext_ln167_61

]]></Node>
<StgValue><ssdm name="sub_ln167_60"/></StgValue>
</operation>

<operation id="6019" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5717" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5529 %sub_ln167_61 = sub i9 %zext_ln167_61, i9 %zext_ln167_60

]]></Node>
<StgValue><ssdm name="sub_ln167_61"/></StgValue>
</operation>

<operation id="6020" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5718" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5530 %diff_30 = select i1 %xor_ln166_30, i9 %sub_ln167_60, i9 %sub_ln167_61

]]></Node>
<StgValue><ssdm name="diff_30"/></StgValue>
</operation>

<operation id="6021" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5719" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5531 %sext_ln167_30 = sext i9 %diff_30

]]></Node>
<StgValue><ssdm name="sext_ln167_30"/></StgValue>
</operation>

<operation id="6022" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5720" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5532 %icmp_ln172_30 = icmp_sgt  i9 %diff_30, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_30"/></StgValue>
</operation>

<operation id="6023" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5721" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5533 %select_ln174_30 = select i1 %xor_ln166_30, i16 %a_bits_assign_30_load, i16 %e_b_30

]]></Node>
<StgValue><ssdm name="select_ln174_30"/></StgValue>
</operation>

<operation id="6024" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5722" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5534 %icmp_ln178_30 = icmp_ult  i8 %ea1_30, i8 %eb1_30

]]></Node>
<StgValue><ssdm name="icmp_ln178_30"/></StgValue>
</operation>

<operation id="6025" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5723" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5535 %maxe_271 = select i1 %icmp_ln178_30, i8 %eb_30, i8 %maxe_270

]]></Node>
<StgValue><ssdm name="maxe_271"/></StgValue>
</operation>

<operation id="6026" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5724" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5536 %zext_ln178_90 = zext i8 %maxe_271

]]></Node>
<StgValue><ssdm name="zext_ln178_90"/></StgValue>
</operation>

<operation id="6027" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5725" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5537 %B_61 = select i1 %icmp_ln178_30, i16 %A_60, i16 %B_60

]]></Node>
<StgValue><ssdm name="B_61"/></StgValue>
</operation>

<operation id="6028" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5726" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5538 %A_61 = select i1 %icmp_ln178_30, i16 %B_60, i16 %A_60

]]></Node>
<StgValue><ssdm name="A_61"/></StgValue>
</operation>

<operation id="6029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5727" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5539 %zext_ln178_92 = zext i16 %A_61

]]></Node>
<StgValue><ssdm name="zext_ln178_92"/></StgValue>
</operation>

<operation id="6030" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5728" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5540 %sb_30 = select i1 %icmp_ln178_30, i1 %tmp_398, i1 %tmp_399

]]></Node>
<StgValue><ssdm name="sb_30"/></StgValue>
</operation>

<operation id="6031" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5541 %sa_30 = select i1 %icmp_ln178_30, i1 %tmp_399, i1 %tmp_398

]]></Node>
<StgValue><ssdm name="sa_30"/></StgValue>
</operation>

<operation id="6032" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5730" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5542 %tmp_402 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_30, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="6033" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5731" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5543 %icmp_ln182_30 = icmp_slt  i8 %tmp_402, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_30"/></StgValue>
</operation>

<operation id="6034" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5732" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5544 %icmp_ln184_30 = icmp_eq  i9 %diff_30, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_30"/></StgValue>
</operation>

<operation id="6035" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5733" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5545 %lshr_ln184_29 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_61, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_29"/></StgValue>
</operation>

<operation id="6036" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5734" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5546 %zext_ln184_30 = zext i15 %lshr_ln184_29

]]></Node>
<StgValue><ssdm name="zext_ln184_30"/></StgValue>
</operation>

<operation id="6037" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5735" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5547 %B_aln_90 = select i1 %icmp_ln184_30, i16 %B_61, i16 %zext_ln184_30

]]></Node>
<StgValue><ssdm name="B_aln_90"/></StgValue>
</operation>

<operation id="6038" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5548 %shl_ln191_30 = shl i32 1, i32 %sext_ln167_30

]]></Node>
<StgValue><ssdm name="shl_ln191_30"/></StgValue>
</operation>

<operation id="6039" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5737" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5549 %trunc_ln191_30 = trunc i32 %shl_ln191_30

]]></Node>
<StgValue><ssdm name="trunc_ln191_30"/></StgValue>
</operation>

<operation id="6040" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5738" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5550 %add_ln191_30 = add i16 %trunc_ln191_30, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_30"/></StgValue>
</operation>

<operation id="6041" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5551 %lost_30 = and i16 %add_ln191_30, i16 %B_61

]]></Node>
<StgValue><ssdm name="lost_30"/></StgValue>
</operation>

<operation id="6042" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5740" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5552 %sticky_60 = icmp_ne  i16 %lost_30, i16 0

]]></Node>
<StgValue><ssdm name="sticky_60"/></StgValue>
</operation>

<operation id="6043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5741" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5553 %sext_ln167_30cast = trunc i32 %sext_ln167_30

]]></Node>
<StgValue><ssdm name="sext_ln167_30cast"/></StgValue>
</operation>

<operation id="6044" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5554 %B_aln_91 = lshr i16 %B_61, i16 %sext_ln167_30cast

]]></Node>
<StgValue><ssdm name="B_aln_91"/></StgValue>
</operation>

<operation id="6045" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5555 %B_aln_92 = select i1 %icmp_ln182_30, i16 %B_aln_90, i16 %B_aln_91

]]></Node>
<StgValue><ssdm name="B_aln_92"/></StgValue>
</operation>

<operation id="6046" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5744" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5556 %zext_ln181_30 = zext i16 %B_aln_92

]]></Node>
<StgValue><ssdm name="zext_ln181_30"/></StgValue>
</operation>

<operation id="6047" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5557 %xor_ln182_30 = xor i1 %icmp_ln182_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_30"/></StgValue>
</operation>

<operation id="6048" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5558 %sticky_61 = and i1 %sticky_60, i1 %xor_ln182_30

]]></Node>
<StgValue><ssdm name="sticky_61"/></StgValue>
</operation>

<operation id="6049" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5559 %xor_ln200_30 = xor i1 %sa_30, i1 %sb_30

]]></Node>
<StgValue><ssdm name="xor_ln200_30"/></StgValue>
</operation>

<operation id="6050" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5748" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5560 %M_240 = add i17 %zext_ln181_30, i17 %zext_ln178_92

]]></Node>
<StgValue><ssdm name="M_240"/></StgValue>
</operation>

<operation id="6051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5749" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5561 %zext_ln198_60 = zext i17 %M_240

]]></Node>
<StgValue><ssdm name="zext_ln198_60"/></StgValue>
</operation>

<operation id="6052" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5750" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5562 %icmp_ln203_30 = icmp_ult  i16 %A_61, i16 %B_aln_92

]]></Node>
<StgValue><ssdm name="icmp_ln203_30"/></StgValue>
</operation>

<operation id="6053" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5563 %xor_ln203_30 = xor i1 %icmp_ln203_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_30"/></StgValue>
</operation>

<operation id="6054" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5752" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5564 %M_241 = sub i17 %zext_ln178_92, i17 %zext_ln181_30

]]></Node>
<StgValue><ssdm name="M_241"/></StgValue>
</operation>

<operation id="6055" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5753" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5565 %M_242 = sub i17 %zext_ln181_30, i17 %zext_ln178_92

]]></Node>
<StgValue><ssdm name="M_242"/></StgValue>
</operation>

<operation id="6056" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5754" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5566 %M_243 = select i1 %xor_ln203_30, i17 %M_241, i17 %M_242

]]></Node>
<StgValue><ssdm name="M_243"/></StgValue>
</operation>

<operation id="6057" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5755" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5567 %sext_ln203_30 = sext i17 %M_243

]]></Node>
<StgValue><ssdm name="sext_ln203_30"/></StgValue>
</operation>

<operation id="6058" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5756" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5568 %s_124 = select i1 %xor_ln203_30, i1 %sa_30, i1 %sb_30

]]></Node>
<StgValue><ssdm name="s_124"/></StgValue>
</operation>

<operation id="6059" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5757" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5569 %M_244 = select i1 %xor_ln200_30, i18 %sext_ln203_30, i18 %zext_ln198_60

]]></Node>
<StgValue><ssdm name="M_244"/></StgValue>
</operation>

<operation id="6060" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5758" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5570 %s_125 = select i1 %xor_ln200_30, i1 %s_124, i1 %sb_30

]]></Node>
<StgValue><ssdm name="s_125"/></StgValue>
</operation>

<operation id="6061" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5759" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5571 %icmp_ln207_30 = icmp_eq  i18 %M_244, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_30"/></StgValue>
</operation>

<operation id="6062" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5760" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5572 %tmp_403 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_244, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="6063" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5761" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5573 %icmp_ln217_30 = icmp_ne  i2 %tmp_403, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_30"/></StgValue>
</operation>

<operation id="6064" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5762" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5574 %trunc_ln217_29 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_244, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_29"/></StgValue>
</operation>

<operation id="6065" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5763" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5575 %sext_ln217_30 = sext i17 %trunc_ln217_29

]]></Node>
<StgValue><ssdm name="sext_ln217_30"/></StgValue>
</operation>

<operation id="6066" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5576 %maxe_272 = add i9 %zext_ln178_90, i9 1

]]></Node>
<StgValue><ssdm name="maxe_272"/></StgValue>
</operation>

<operation id="6067" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5765" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5577 %maxe_273 = select i1 %icmp_ln217_30, i9 %maxe_272, i9 %zext_ln178_90

]]></Node>
<StgValue><ssdm name="maxe_273"/></StgValue>
</operation>

<operation id="6068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5766" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5578 %zext_ln217_30 = zext i9 %maxe_273

]]></Node>
<StgValue><ssdm name="zext_ln217_30"/></StgValue>
</operation>

<operation id="6069" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5767" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5579 %M_245 = select i1 %icmp_ln217_30, i18 %sext_ln217_30, i18 %M_244

]]></Node>
<StgValue><ssdm name="M_245"/></StgValue>
</operation>

<operation id="6070" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5768" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5580 %sext_ln198_30 = sext i18 %M_245

]]></Node>
<StgValue><ssdm name="sext_ln198_30"/></StgValue>
</operation>

<operation id="6071" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5769" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:5581 %zext_ln198_61 = zext i31 %sext_ln198_30

]]></Node>
<StgValue><ssdm name="zext_ln198_61"/></StgValue>
</operation>

<operation id="6072" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5770" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5582 %trunc_ln198_60 = trunc i18 %M_245

]]></Node>
<StgValue><ssdm name="trunc_ln198_60"/></StgValue>
</operation>

<operation id="6073" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5771" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5583 %tmp_404 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_245, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="6074" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5772" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:5584 %icmp_ln220_60 = icmp_eq  i3 %tmp_404, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_60"/></StgValue>
</operation>

<operation id="6075" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5773" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5585 %icmp_ln220_61 = icmp_eq  i9 %maxe_273, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_61"/></StgValue>
</operation>

<operation id="6076" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5774" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5586 %tmp_91 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_61, i1 1

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="6077" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5587 %lz_60 = add i32 %tmp_91, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_60"/></StgValue>
</operation>

<operation id="6078" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5776" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5588 %icmp_ln222_30 = icmp_sgt  i32 %lz_60, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_30"/></StgValue>
</operation>

<operation id="6079" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5777" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5589 %zext_ln223_30 = zext i9 %maxe_273

]]></Node>
<StgValue><ssdm name="zext_ln223_30"/></StgValue>
</operation>

<operation id="6080" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5778" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5590 %icmp_ln223_30 = icmp_slt  i32 %lz_60, i32 %zext_ln223_30

]]></Node>
<StgValue><ssdm name="icmp_ln223_30"/></StgValue>
</operation>

<operation id="6081" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5591 %xor_ln223_30 = xor i1 %icmp_ln223_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_30"/></StgValue>
</operation>

<operation id="6082" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5780" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5592 %lz_61 = select i1 %xor_ln223_30, i32 %zext_ln223_30, i32 %lz_60

]]></Node>
<StgValue><ssdm name="lz_61"/></StgValue>
</operation>

<operation id="6083" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5593 %M_246 = shl i32 %zext_ln198_61, i32 %lz_61

]]></Node>
<StgValue><ssdm name="M_246"/></StgValue>
</operation>

<operation id="6084" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5782" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5594 %trunc_ln198_61 = trunc i32 %M_246

]]></Node>
<StgValue><ssdm name="trunc_ln198_61"/></StgValue>
</operation>

<operation id="6085" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5783" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5595 %trunc_ln225_30 = trunc i32 %lz_61

]]></Node>
<StgValue><ssdm name="trunc_ln225_30"/></StgValue>
</operation>

<operation id="6086" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5596 %maxe_274 = sub i16 %zext_ln217_30, i16 %trunc_ln225_30

]]></Node>
<StgValue><ssdm name="maxe_274"/></StgValue>
</operation>

<operation id="6087" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5597 %xor_ln220_30 = xor i1 %icmp_ln220_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_30"/></StgValue>
</operation>

<operation id="6088" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5598 %and_ln222_60 = and i1 %icmp_ln222_30, i1 %xor_ln220_30

]]></Node>
<StgValue><ssdm name="and_ln222_60"/></StgValue>
</operation>

<operation id="6089" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5599 %and_ln222_61 = and i1 %and_ln222_60, i1 %icmp_ln220_60

]]></Node>
<StgValue><ssdm name="and_ln222_61"/></StgValue>
</operation>

<operation id="6090" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5788" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5600 %maxe_275 = select i1 %and_ln222_61, i16 %maxe_274, i16 %zext_ln217_30

]]></Node>
<StgValue><ssdm name="maxe_275"/></StgValue>
</operation>

<operation id="6091" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5601 %and_ln220_30 = and i1 %icmp_ln220_60, i1 %icmp_ln220_61

]]></Node>
<StgValue><ssdm name="and_ln220_30"/></StgValue>
</operation>

<operation id="6092" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5790" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5602 %maxe_276 = select i1 %and_ln220_30, i16 0, i16 %maxe_275

]]></Node>
<StgValue><ssdm name="maxe_276"/></StgValue>
</operation>

<operation id="6093" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5791" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5603 %M_247 = select i1 %and_ln222_61, i16 %trunc_ln198_61, i16 %trunc_ln198_60

]]></Node>
<StgValue><ssdm name="M_247"/></StgValue>
</operation>

<operation id="6094" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5792" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5604 %round_up_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_247, i32 8

]]></Node>
<StgValue><ssdm name="round_up_91"/></StgValue>
</operation>

<operation id="6095" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5793" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5605 %frac_keep_30 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_247, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_30"/></StgValue>
</operation>

<operation id="6096" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5794" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5606 %trunc_ln231_29 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_247, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_29"/></StgValue>
</operation>

<operation id="6097" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5795" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5607 %zext_ln231_30 = zext i8 %frac_keep_30

]]></Node>
<StgValue><ssdm name="zext_ln231_30"/></StgValue>
</operation>

<operation id="6098" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5796" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5608 %tmp_185 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_61

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="6099" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5797" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5609 %trunc_ln240_30 = trunc i16 %M_247

]]></Node>
<StgValue><ssdm name="trunc_ln240_30"/></StgValue>
</operation>

<operation id="6100" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5798" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5610 %or_ln240_90 = or i2 %trunc_ln240_30, i2 %tmp_185

]]></Node>
<StgValue><ssdm name="or_ln240_90"/></StgValue>
</operation>

<operation id="6101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5799" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5611 %tmp_406 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_247, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="6102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5800" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5612 %or_ln240_29 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_406, i2 %or_ln240_90

]]></Node>
<StgValue><ssdm name="or_ln240_29"/></StgValue>
</operation>

<operation id="6103" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5801" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5613 %icmp_ln240_30 = icmp_ne  i7 %or_ln240_29, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_30"/></StgValue>
</operation>

<operation id="6104" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5614 %round_up_92 = or i1 %icmp_ln240_30, i1 %round_up_91

]]></Node>
<StgValue><ssdm name="round_up_92"/></StgValue>
</operation>

<operation id="6105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5803" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5615 %tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_247, i32 7

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="6106" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5616 %round_up_93 = and i1 %round_up_92, i1 %tmp_407

]]></Node>
<StgValue><ssdm name="round_up_93"/></StgValue>
</operation>

<operation id="6107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5805" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5617 %zext_ln238_30 = zext i1 %round_up_93

]]></Node>
<StgValue><ssdm name="zext_ln238_30"/></StgValue>
</operation>

<operation id="6108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5806" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5618 %zext_ln244_60 = zext i1 %round_up_93

]]></Node>
<StgValue><ssdm name="zext_ln244_60"/></StgValue>
</operation>

<operation id="6109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5807" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5619 %zext_ln244_61 = zext i1 %round_up_93

]]></Node>
<StgValue><ssdm name="zext_ln244_61"/></StgValue>
</operation>

<operation id="6110" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5808" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5620 %rounded_30 = add i9 %zext_ln238_30, i9 %zext_ln231_30

]]></Node>
<StgValue><ssdm name="rounded_30"/></StgValue>
</operation>

<operation id="6111" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5809" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5621 %add_ln244_31 = add i8 %zext_ln244_61, i8 %frac_keep_30

]]></Node>
<StgValue><ssdm name="add_ln244_31"/></StgValue>
</operation>

<operation id="6112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5810" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5622 %tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_30, i32 8

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="6113" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5623 %maxe_277 = add i16 %maxe_276, i16 1

]]></Node>
<StgValue><ssdm name="maxe_277"/></StgValue>
</operation>

<operation id="6114" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5812" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5624 %maxe_278 = select i1 %tmp_408, i16 %maxe_277, i16 %maxe_276

]]></Node>
<StgValue><ssdm name="maxe_278"/></StgValue>
</operation>

<operation id="6115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5813" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5625 %trunc_ln247_29 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_31, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_29"/></StgValue>
</operation>

<operation id="6116" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5814" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5626 %add_ln247_60 = add i7 %zext_ln244_60, i7 %trunc_ln231_29

]]></Node>
<StgValue><ssdm name="add_ln247_60"/></StgValue>
</operation>

<operation id="6117" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5815" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5627 %m7_30 = select i1 %tmp_408, i7 %trunc_ln247_29, i7 %add_ln247_60

]]></Node>
<StgValue><ssdm name="m7_30"/></StgValue>
</operation>

<operation id="6118" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5816" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5628 %icmp_ln250_30 = icmp_ugt  i16 %maxe_278, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_30"/></StgValue>
</operation>

<operation id="6119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5817" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5629 %shl_ln23_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_125, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_58"/></StgValue>
</operation>

<operation id="6120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5630 %or_ln23_60 = or i16 %shl_ln23_58, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_60"/></StgValue>
</operation>

<operation id="6121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5631 %shl_ln23_59 = shl i16 %maxe_278, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_59"/></StgValue>
</operation>

<operation id="6122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5820" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5632 %tmp222 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_125, i8 0, i7 %m7_30

]]></Node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="6123" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5633 %or_ln23_61 = or i16 %tmp222, i16 %shl_ln23_59

]]></Node>
<StgValue><ssdm name="or_ln23_61"/></StgValue>
</operation>

<operation id="6124" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5634 %or_ln142_62 = or i1 %icmp_ln134_30, i1 %or_ln142_30

]]></Node>
<StgValue><ssdm name="or_ln142_62"/></StgValue>
</operation>

<operation id="6125" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5635 %or_ln145_121 = or i1 %or_ln142_62, i1 %icmp_ln145_30

]]></Node>
<StgValue><ssdm name="or_ln145_121"/></StgValue>
</operation>

<operation id="6126" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5636 %xor_ln145_30 = xor i1 %or_ln145_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_30"/></StgValue>
</operation>

<operation id="6127" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5637 %and_ln172_30 = and i1 %icmp_ln172_30, i1 %xor_ln145_30

]]></Node>
<StgValue><ssdm name="and_ln172_30"/></StgValue>
</operation>

<operation id="6128" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5826" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5638 %select_ln172_30 = select i1 %and_ln172_30, i16 %select_ln174_30, i16 %or_ln23_61

]]></Node>
<StgValue><ssdm name="select_ln172_30"/></StgValue>
</operation>

<operation id="6129" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5639 %or_ln172_30 = or i1 %or_ln145_121, i1 %icmp_ln172_30

]]></Node>
<StgValue><ssdm name="or_ln172_30"/></StgValue>
</operation>

<operation id="6130" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5640 %or_ln207_30 = or i1 %or_ln172_30, i1 %icmp_ln207_30

]]></Node>
<StgValue><ssdm name="or_ln207_30"/></StgValue>
</operation>

<operation id="6131" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5641 %xor_ln207_30 = xor i1 %or_ln207_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_30"/></StgValue>
</operation>

<operation id="6132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5642 %and_ln250_30 = and i1 %icmp_ln250_30, i1 %xor_ln207_30

]]></Node>
<StgValue><ssdm name="and_ln250_30"/></StgValue>
</operation>

<operation id="6133" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5643 %select_ln250_30 = select i1 %and_ln250_30, i16 %or_ln23_60, i16 %select_ln172_30

]]></Node>
<StgValue><ssdm name="select_ln250_30"/></StgValue>
</operation>

<operation id="6134" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5644 %and_ln135_60 = and i1 %icmp_ln134_30, i1 %icmp_ln135_30

]]></Node>
<StgValue><ssdm name="and_ln135_60"/></StgValue>
</operation>

<operation id="6135" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5833" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5645 %select_ln135_30 = select i1 %and_ln135_60, i16 %select_ln138_30, i16 %select_ln250_30

]]></Node>
<StgValue><ssdm name="select_ln135_30"/></StgValue>
</operation>

<operation id="6136" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5646 %xor_ln135_30 = xor i1 %icmp_ln135_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_30"/></StgValue>
</operation>

<operation id="6137" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5647 %and_ln135_61 = and i1 %icmp_ln134_30, i1 %xor_ln135_30

]]></Node>
<StgValue><ssdm name="and_ln135_61"/></StgValue>
</operation>

<operation id="6138" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5648 %xor_ln142_30 = xor i1 %or_ln142_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_30"/></StgValue>
</operation>

<operation id="6139" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5649 %and_ln145_30 = and i1 %icmp_ln145_30, i1 %xor_ln142_30

]]></Node>
<StgValue><ssdm name="and_ln145_30"/></StgValue>
</operation>

<operation id="6140" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5650 %or_ln145_122 = or i1 %and_ln135_61, i1 %and_ln145_30

]]></Node>
<StgValue><ssdm name="or_ln145_122"/></StgValue>
</operation>

<operation id="6141" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5839" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5651 %select_ln145_30 = select i1 %or_ln145_122, i16 %a_bits_assign_30_load, i16 %select_ln135_30

]]></Node>
<StgValue><ssdm name="select_ln145_30"/></StgValue>
</operation>

<operation id="6142" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5652 %xor_ln134_30 = xor i1 %icmp_ln134_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_30"/></StgValue>
</operation>

<operation id="6143" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5653 %and_ln142_30 = and i1 %or_ln142_30, i1 %xor_ln134_30

]]></Node>
<StgValue><ssdm name="and_ln142_30"/></StgValue>
</operation>

<operation id="6144" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5654 %select_ln142_30 = select i1 %and_ln142_30, i16 %e_b_30, i16 %select_ln145_30

]]></Node>
<StgValue><ssdm name="select_ln142_30"/></StgValue>
</operation>

<operation id="6145" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5655 %xor_ln172_30 = xor i1 %or_ln172_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_30"/></StgValue>
</operation>

<operation id="6146" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5656 %and_ln207_30 = and i1 %icmp_ln207_30, i1 %xor_ln172_30

]]></Node>
<StgValue><ssdm name="and_ln207_30"/></StgValue>
</operation>

<operation id="6147" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5657 %select_ln207_30 = select i1 %and_ln207_30, i16 0, i16 %select_ln142_30

]]></Node>
<StgValue><ssdm name="select_ln207_30"/></StgValue>
</operation>

<operation id="6148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5848" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5660 %tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_31_load, i32 15

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="6149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5850" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5662 %ea_31 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %a_bits_assign_31_load, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="ea_31"/></StgValue>
</operation>

<operation id="6150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5852" bw="8" op_0_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5664 %zext_ln129_62 = zext i7 %ma_31

]]></Node>
<StgValue><ssdm name="zext_ln129_62"/></StgValue>
</operation>

<operation id="6151" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5854" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5666 %icmp_ln134_31 = icmp_eq  i8 %ea_31, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134_31"/></StgValue>
</operation>

<operation id="6152" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5855" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5667 %icmp_ln135_31 = icmp_eq  i7 %ma_31, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln135_31"/></StgValue>
</operation>

<operation id="6153" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5856" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5668 %icmp_ln142_31 = icmp_eq  i8 %eb_31, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln142_31"/></StgValue>
</operation>

<operation id="6154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5857" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5669 %trunc_ln144_30 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %a_bits_assign_31_load, i32 7, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln144_30"/></StgValue>
</operation>

<operation id="6155" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5858" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5670 %or_ln144_61 = or i7 %trunc_ln144_30, i7 %ma_31

]]></Node>
<StgValue><ssdm name="or_ln144_61"/></StgValue>
</operation>

<operation id="6156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5859" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5671 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %a_bits_assign_31_load, i32 14

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="6157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5860" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5672 %or_ln144_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_411, i7 %or_ln144_61

]]></Node>
<StgValue><ssdm name="or_ln144_30"/></StgValue>
</operation>

<operation id="6158" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5861" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5673 %icmp_ln144_31 = icmp_eq  i8 %or_ln144_30, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln144_31"/></StgValue>
</operation>

<operation id="6159" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5674 %or_ln142_31 = or i1 %icmp_ln142_31, i1 %icmp_ln144_31

]]></Node>
<StgValue><ssdm name="or_ln142_31"/></StgValue>
</operation>

<operation id="6160" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5676 %xor_ln138_31 = xor i1 %tmp_409, i1 %tmp_410

]]></Node>
<StgValue><ssdm name="xor_ln138_31"/></StgValue>
</operation>

<operation id="6161" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5677 %and_ln138_62 = and i1 %icmp_ln138_31, i1 %xor_ln138_31

]]></Node>
<StgValue><ssdm name="and_ln138_62"/></StgValue>
</operation>

<operation id="6162" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5678 %and_ln138_63 = and i1 %and_ln138_62, i1 %icmp_ln142_31

]]></Node>
<StgValue><ssdm name="and_ln138_63"/></StgValue>
</operation>

<operation id="6163" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5867" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5679 %select_ln138_31 = select i1 %and_ln138_63, i16 32641, i16 %a_bits_assign_31_load

]]></Node>
<StgValue><ssdm name="select_ln138_31"/></StgValue>
</operation>

<operation id="6164" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5873" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5685 %icmp_ln158_62 = icmp_ne  i8 %ea_31, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln158_62"/></StgValue>
</operation>

<operation id="6165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5874" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5686 %or_ln158_61 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %ma_31

]]></Node>
<StgValue><ssdm name="or_ln158_61"/></StgValue>
</operation>

<operation id="6166" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5877" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5689 %select_ln158_62 = select i1 %icmp_ln158_62, i8 %or_ln158_61, i8 %zext_ln129_62

]]></Node>
<StgValue><ssdm name="select_ln158_62"/></StgValue>
</operation>

<operation id="6167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5878" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5690 %A_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_62, i8 0

]]></Node>
<StgValue><ssdm name="A_62"/></StgValue>
</operation>

<operation id="6168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5880" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5692 %B_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln158_63, i8 0

]]></Node>
<StgValue><ssdm name="B_62"/></StgValue>
</operation>

<operation id="6169" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5881" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5693 %icmp_ln162_31 = icmp_eq  i8 %ea_31, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln162_31"/></StgValue>
</operation>

<operation id="6170" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5882" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5694 %ea1_31 = select i1 %icmp_ln162_31, i8 1, i8 %ea_31

]]></Node>
<StgValue><ssdm name="ea1_31"/></StgValue>
</operation>

<operation id="6171" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5885" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5697 %icmp_ln166_31 = icmp_ult  i8 %ea1_31, i8 %eb1_31

]]></Node>
<StgValue><ssdm name="icmp_ln166_31"/></StgValue>
</operation>

<operation id="6172" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5698 %xor_ln166_31 = xor i1 %icmp_ln166_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln166_31"/></StgValue>
</operation>

<operation id="6173" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5887" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5699 %maxe_279 = select i1 %xor_ln166_31, i8 %ea_31, i8 %eb_31

]]></Node>
<StgValue><ssdm name="maxe_279"/></StgValue>
</operation>

<operation id="6174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5888" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5700 %zext_ln167_62 = zext i8 %ea1_31

]]></Node>
<StgValue><ssdm name="zext_ln167_62"/></StgValue>
</operation>

<operation id="6175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5889" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5701 %zext_ln167_63 = zext i8 %eb1_31

]]></Node>
<StgValue><ssdm name="zext_ln167_63"/></StgValue>
</operation>

<operation id="6176" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5890" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5702 %sub_ln167_62 = sub i9 %zext_ln167_62, i9 %zext_ln167_63

]]></Node>
<StgValue><ssdm name="sub_ln167_62"/></StgValue>
</operation>

<operation id="6177" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5891" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5703 %sub_ln167_63 = sub i9 %zext_ln167_63, i9 %zext_ln167_62

]]></Node>
<StgValue><ssdm name="sub_ln167_63"/></StgValue>
</operation>

<operation id="6178" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5892" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5704 %diff_31 = select i1 %xor_ln166_31, i9 %sub_ln167_62, i9 %sub_ln167_63

]]></Node>
<StgValue><ssdm name="diff_31"/></StgValue>
</operation>

<operation id="6179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5893" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5705 %sext_ln167_31 = sext i9 %diff_31

]]></Node>
<StgValue><ssdm name="sext_ln167_31"/></StgValue>
</operation>

<operation id="6180" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5894" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5706 %icmp_ln172_31 = icmp_sgt  i9 %diff_31, i9 11

]]></Node>
<StgValue><ssdm name="icmp_ln172_31"/></StgValue>
</operation>

<operation id="6181" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5895" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5707 %select_ln174_31 = select i1 %xor_ln166_31, i16 %a_bits_assign_31_load, i16 %e_b_31

]]></Node>
<StgValue><ssdm name="select_ln174_31"/></StgValue>
</operation>

<operation id="6182" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5896" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5708 %icmp_ln178_31 = icmp_ult  i8 %ea1_31, i8 %eb1_31

]]></Node>
<StgValue><ssdm name="icmp_ln178_31"/></StgValue>
</operation>

<operation id="6183" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5897" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5709 %maxe_280 = select i1 %icmp_ln178_31, i8 %eb_31, i8 %maxe_279

]]></Node>
<StgValue><ssdm name="maxe_280"/></StgValue>
</operation>

<operation id="6184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5898" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5710 %zext_ln178_93 = zext i8 %maxe_280

]]></Node>
<StgValue><ssdm name="zext_ln178_93"/></StgValue>
</operation>

<operation id="6185" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5899" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5711 %B_63 = select i1 %icmp_ln178_31, i16 %A_62, i16 %B_62

]]></Node>
<StgValue><ssdm name="B_63"/></StgValue>
</operation>

<operation id="6186" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5900" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5712 %A_63 = select i1 %icmp_ln178_31, i16 %B_62, i16 %A_62

]]></Node>
<StgValue><ssdm name="A_63"/></StgValue>
</operation>

<operation id="6187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5901" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5713 %zext_ln178_95 = zext i16 %A_63

]]></Node>
<StgValue><ssdm name="zext_ln178_95"/></StgValue>
</operation>

<operation id="6188" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5902" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5714 %sb_31 = select i1 %icmp_ln178_31, i1 %tmp_409, i1 %tmp_410

]]></Node>
<StgValue><ssdm name="sb_31"/></StgValue>
</operation>

<operation id="6189" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5903" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5715 %sa_31 = select i1 %icmp_ln178_31, i1 %tmp_410, i1 %tmp_409

]]></Node>
<StgValue><ssdm name="sa_31"/></StgValue>
</operation>

<operation id="6190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5904" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5716 %tmp_413 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %diff_31, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="6191" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5905" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5717 %icmp_ln182_31 = icmp_slt  i8 %tmp_413, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln182_31"/></StgValue>
</operation>

<operation id="6192" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5906" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5718 %icmp_ln184_31 = icmp_eq  i9 %diff_31, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln184_31"/></StgValue>
</operation>

<operation id="6193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5907" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5719 %lshr_ln184_30 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %B_63, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln184_30"/></StgValue>
</operation>

<operation id="6194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5908" bw="16" op_0_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5720 %zext_ln184_31 = zext i15 %lshr_ln184_30

]]></Node>
<StgValue><ssdm name="zext_ln184_31"/></StgValue>
</operation>

<operation id="6195" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5909" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5721 %B_aln_93 = select i1 %icmp_ln184_31, i16 %B_63, i16 %zext_ln184_31

]]></Node>
<StgValue><ssdm name="B_aln_93"/></StgValue>
</operation>

<operation id="6196" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5722 %shl_ln191_31 = shl i32 1, i32 %sext_ln167_31

]]></Node>
<StgValue><ssdm name="shl_ln191_31"/></StgValue>
</operation>

<operation id="6197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5911" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5723 %trunc_ln191_31 = trunc i32 %shl_ln191_31

]]></Node>
<StgValue><ssdm name="trunc_ln191_31"/></StgValue>
</operation>

<operation id="6198" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5912" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5724 %add_ln191_31 = add i16 %trunc_ln191_31, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln191_31"/></StgValue>
</operation>

<operation id="6199" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5725 %lost_31 = and i16 %add_ln191_31, i16 %B_63

]]></Node>
<StgValue><ssdm name="lost_31"/></StgValue>
</operation>

<operation id="6200" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5914" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5726 %sticky_62 = icmp_ne  i16 %lost_31, i16 0

]]></Node>
<StgValue><ssdm name="sticky_62"/></StgValue>
</operation>

<operation id="6201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5915" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5727 %sext_ln167_31cast = trunc i32 %sext_ln167_31

]]></Node>
<StgValue><ssdm name="sext_ln167_31cast"/></StgValue>
</operation>

<operation id="6202" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5728 %B_aln_94 = lshr i16 %B_63, i16 %sext_ln167_31cast

]]></Node>
<StgValue><ssdm name="B_aln_94"/></StgValue>
</operation>

<operation id="6203" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5917" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5729 %B_aln_95 = select i1 %icmp_ln182_31, i16 %B_aln_93, i16 %B_aln_94

]]></Node>
<StgValue><ssdm name="B_aln_95"/></StgValue>
</operation>

<operation id="6204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5918" bw="17" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5730 %zext_ln181_31 = zext i16 %B_aln_95

]]></Node>
<StgValue><ssdm name="zext_ln181_31"/></StgValue>
</operation>

<operation id="6205" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5731 %xor_ln182_31 = xor i1 %icmp_ln182_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln182_31"/></StgValue>
</operation>

<operation id="6206" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5732 %sticky_63 = and i1 %sticky_62, i1 %xor_ln182_31

]]></Node>
<StgValue><ssdm name="sticky_63"/></StgValue>
</operation>

<operation id="6207" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5733 %xor_ln200_31 = xor i1 %sa_31, i1 %sb_31

]]></Node>
<StgValue><ssdm name="xor_ln200_31"/></StgValue>
</operation>

<operation id="6208" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5922" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5734 %M_248 = add i17 %zext_ln181_31, i17 %zext_ln178_95

]]></Node>
<StgValue><ssdm name="M_248"/></StgValue>
</operation>

<operation id="6209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5923" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5735 %zext_ln198_62 = zext i17 %M_248

]]></Node>
<StgValue><ssdm name="zext_ln198_62"/></StgValue>
</operation>

<operation id="6210" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5924" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5736 %icmp_ln203_31 = icmp_ult  i16 %A_63, i16 %B_aln_95

]]></Node>
<StgValue><ssdm name="icmp_ln203_31"/></StgValue>
</operation>

<operation id="6211" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5737 %xor_ln203_31 = xor i1 %icmp_ln203_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln203_31"/></StgValue>
</operation>

<operation id="6212" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5926" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5738 %M_249 = sub i17 %zext_ln178_95, i17 %zext_ln181_31

]]></Node>
<StgValue><ssdm name="M_249"/></StgValue>
</operation>

<operation id="6213" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5927" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5739 %M_250 = sub i17 %zext_ln181_31, i17 %zext_ln178_95

]]></Node>
<StgValue><ssdm name="M_250"/></StgValue>
</operation>

<operation id="6214" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5928" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5740 %M_251 = select i1 %xor_ln203_31, i17 %M_249, i17 %M_250

]]></Node>
<StgValue><ssdm name="M_251"/></StgValue>
</operation>

<operation id="6215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5929" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5741 %sext_ln203_31 = sext i17 %M_251

]]></Node>
<StgValue><ssdm name="sext_ln203_31"/></StgValue>
</operation>

<operation id="6216" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5930" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5742 %s_128 = select i1 %xor_ln203_31, i1 %sa_31, i1 %sb_31

]]></Node>
<StgValue><ssdm name="s_128"/></StgValue>
</operation>

<operation id="6217" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5931" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5743 %M_252 = select i1 %xor_ln200_31, i18 %sext_ln203_31, i18 %zext_ln198_62

]]></Node>
<StgValue><ssdm name="M_252"/></StgValue>
</operation>

<operation id="6218" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5932" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5744 %s_129 = select i1 %xor_ln200_31, i1 %s_128, i1 %sb_31

]]></Node>
<StgValue><ssdm name="s_129"/></StgValue>
</operation>

<operation id="6219" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5933" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5745 %icmp_ln207_31 = icmp_eq  i18 %M_252, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln207_31"/></StgValue>
</operation>

<operation id="6220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5934" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5746 %tmp_414 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %M_252, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="6221" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5935" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5747 %icmp_ln217_31 = icmp_ne  i2 %tmp_414, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln217_31"/></StgValue>
</operation>

<operation id="6222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5936" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5748 %trunc_ln217_30 = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %M_252, i32 1, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln217_30"/></StgValue>
</operation>

<operation id="6223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5937" bw="18" op_0_bw="17">
<![CDATA[
for.inc110.31.split_ifconv:5749 %sext_ln217_31 = sext i17 %trunc_ln217_30

]]></Node>
<StgValue><ssdm name="sext_ln217_31"/></StgValue>
</operation>

<operation id="6224" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5938" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5750 %maxe_281 = add i9 %zext_ln178_93, i9 1

]]></Node>
<StgValue><ssdm name="maxe_281"/></StgValue>
</operation>

<operation id="6225" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5939" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5751 %maxe_282 = select i1 %icmp_ln217_31, i9 %maxe_281, i9 %zext_ln178_93

]]></Node>
<StgValue><ssdm name="maxe_282"/></StgValue>
</operation>

<operation id="6226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5940" bw="16" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5752 %zext_ln217_31 = zext i9 %maxe_282

]]></Node>
<StgValue><ssdm name="zext_ln217_31"/></StgValue>
</operation>

<operation id="6227" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5941" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5753 %M_253 = select i1 %icmp_ln217_31, i18 %sext_ln217_31, i18 %M_252

]]></Node>
<StgValue><ssdm name="M_253"/></StgValue>
</operation>

<operation id="6228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5942" bw="31" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5754 %sext_ln198_31 = sext i18 %M_253

]]></Node>
<StgValue><ssdm name="sext_ln198_31"/></StgValue>
</operation>

<operation id="6229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5943" bw="32" op_0_bw="31">
<![CDATA[
for.inc110.31.split_ifconv:5755 %zext_ln198_63 = zext i31 %sext_ln198_31

]]></Node>
<StgValue><ssdm name="zext_ln198_63"/></StgValue>
</operation>

<operation id="6230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5944" bw="16" op_0_bw="18">
<![CDATA[
for.inc110.31.split_ifconv:5756 %trunc_ln198_62 = trunc i18 %M_253

]]></Node>
<StgValue><ssdm name="trunc_ln198_62"/></StgValue>
</operation>

<operation id="6231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5945" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5757 %tmp_415 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %M_253, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="6232" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5946" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc110.31.split_ifconv:5758 %icmp_ln220_62 = icmp_eq  i3 %tmp_415, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_62"/></StgValue>
</operation>

<operation id="6233" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5947" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5759 %icmp_ln220_63 = icmp_eq  i9 %maxe_282, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_63"/></StgValue>
</operation>

<operation id="6234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5948" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5760 %tmp_92 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln198_63, i1 1

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="6235" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5761 %lz_62 = add i32 %tmp_92, i32 4294967280

]]></Node>
<StgValue><ssdm name="lz_62"/></StgValue>
</operation>

<operation id="6236" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5950" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5762 %icmp_ln222_31 = icmp_sgt  i32 %lz_62, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln222_31"/></StgValue>
</operation>

<operation id="6237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5951" bw="32" op_0_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5763 %zext_ln223_31 = zext i9 %maxe_282

]]></Node>
<StgValue><ssdm name="zext_ln223_31"/></StgValue>
</operation>

<operation id="6238" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5952" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5764 %icmp_ln223_31 = icmp_slt  i32 %lz_62, i32 %zext_ln223_31

]]></Node>
<StgValue><ssdm name="icmp_ln223_31"/></StgValue>
</operation>

<operation id="6239" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5765 %xor_ln223_31 = xor i1 %icmp_ln223_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln223_31"/></StgValue>
</operation>

<operation id="6240" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5954" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5766 %lz_63 = select i1 %xor_ln223_31, i32 %zext_ln223_31, i32 %lz_62

]]></Node>
<StgValue><ssdm name="lz_63"/></StgValue>
</operation>

<operation id="6241" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5767 %M_254 = shl i32 %zext_ln198_63, i32 %lz_63

]]></Node>
<StgValue><ssdm name="M_254"/></StgValue>
</operation>

<operation id="6242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5956" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5768 %trunc_ln198_63 = trunc i32 %M_254

]]></Node>
<StgValue><ssdm name="trunc_ln198_63"/></StgValue>
</operation>

<operation id="6243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5957" bw="16" op_0_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5769 %trunc_ln225_31 = trunc i32 %lz_63

]]></Node>
<StgValue><ssdm name="trunc_ln225_31"/></StgValue>
</operation>

<operation id="6244" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5770 %maxe_283 = sub i16 %zext_ln217_31, i16 %trunc_ln225_31

]]></Node>
<StgValue><ssdm name="maxe_283"/></StgValue>
</operation>

<operation id="6245" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5771 %xor_ln220_31 = xor i1 %icmp_ln220_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220_31"/></StgValue>
</operation>

<operation id="6246" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5772 %and_ln222_62 = and i1 %icmp_ln222_31, i1 %xor_ln220_31

]]></Node>
<StgValue><ssdm name="and_ln222_62"/></StgValue>
</operation>

<operation id="6247" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5773 %and_ln222_63 = and i1 %and_ln222_62, i1 %icmp_ln220_62

]]></Node>
<StgValue><ssdm name="and_ln222_63"/></StgValue>
</operation>

<operation id="6248" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5962" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5774 %maxe_284 = select i1 %and_ln222_63, i16 %maxe_283, i16 %zext_ln217_31

]]></Node>
<StgValue><ssdm name="maxe_284"/></StgValue>
</operation>

<operation id="6249" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5775 %and_ln220_31 = and i1 %icmp_ln220_62, i1 %icmp_ln220_63

]]></Node>
<StgValue><ssdm name="and_ln220_31"/></StgValue>
</operation>

<operation id="6250" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5964" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5776 %maxe_285 = select i1 %and_ln220_31, i16 0, i16 %maxe_284

]]></Node>
<StgValue><ssdm name="maxe_285"/></StgValue>
</operation>

<operation id="6251" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5965" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5777 %M_255 = select i1 %and_ln222_63, i16 %trunc_ln198_63, i16 %trunc_ln198_62

]]></Node>
<StgValue><ssdm name="M_255"/></StgValue>
</operation>

<operation id="6252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5966" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5778 %round_up_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_255, i32 8

]]></Node>
<StgValue><ssdm name="round_up_94"/></StgValue>
</operation>

<operation id="6253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5967" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5779 %frac_keep_31 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %M_255, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="frac_keep_31"/></StgValue>
</operation>

<operation id="6254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5968" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5780 %trunc_ln231_30 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %M_255, i32 8, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln231_30"/></StgValue>
</operation>

<operation id="6255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5969" bw="9" op_0_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5781 %zext_ln231_31 = zext i8 %frac_keep_31

]]></Node>
<StgValue><ssdm name="zext_ln231_31"/></StgValue>
</operation>

<operation id="6256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5970" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5782 %tmp_188 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %sticky_63

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="6257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5971" bw="2" op_0_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5783 %trunc_ln240_31 = trunc i16 %M_255

]]></Node>
<StgValue><ssdm name="trunc_ln240_31"/></StgValue>
</operation>

<operation id="6258" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5972" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5784 %or_ln240_92 = or i2 %trunc_ln240_31, i2 %tmp_188

]]></Node>
<StgValue><ssdm name="or_ln240_92"/></StgValue>
</operation>

<operation id="6259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5973" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5785 %tmp_417 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %M_255, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="6260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5974" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc110.31.split_ifconv:5786 %or_ln240_30 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_417, i2 %or_ln240_92

]]></Node>
<StgValue><ssdm name="or_ln240_30"/></StgValue>
</operation>

<operation id="6261" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5975" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5787 %icmp_ln240_31 = icmp_ne  i7 %or_ln240_30, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240_31"/></StgValue>
</operation>

<operation id="6262" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5788 %round_up_95 = or i1 %icmp_ln240_31, i1 %round_up_94

]]></Node>
<StgValue><ssdm name="round_up_95"/></StgValue>
</operation>

<operation id="6263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5977" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5789 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %M_255, i32 7

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="6264" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5790 %round_up_96 = and i1 %round_up_95, i1 %tmp_418

]]></Node>
<StgValue><ssdm name="round_up_96"/></StgValue>
</operation>

<operation id="6265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5979" bw="9" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5791 %zext_ln238_31 = zext i1 %round_up_96

]]></Node>
<StgValue><ssdm name="zext_ln238_31"/></StgValue>
</operation>

<operation id="6266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5980" bw="7" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5792 %zext_ln244_62 = zext i1 %round_up_96

]]></Node>
<StgValue><ssdm name="zext_ln244_62"/></StgValue>
</operation>

<operation id="6267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5981" bw="8" op_0_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5793 %zext_ln244_63 = zext i1 %round_up_96

]]></Node>
<StgValue><ssdm name="zext_ln244_63"/></StgValue>
</operation>

<operation id="6268" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5982" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc110.31.split_ifconv:5794 %rounded_31 = add i9 %zext_ln238_31, i9 %zext_ln231_31

]]></Node>
<StgValue><ssdm name="rounded_31"/></StgValue>
</operation>

<operation id="6269" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc110.31.split_ifconv:5795 %add_ln244_32 = add i8 %zext_ln244_63, i8 %frac_keep_31

]]></Node>
<StgValue><ssdm name="add_ln244_32"/></StgValue>
</operation>

<operation id="6270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5984" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5796 %tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rounded_31, i32 8

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="6271" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5797 %maxe_286 = add i16 %maxe_285, i16 1

]]></Node>
<StgValue><ssdm name="maxe_286"/></StgValue>
</operation>

<operation id="6272" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5986" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5798 %maxe_287 = select i1 %tmp_419, i16 %maxe_286, i16 %maxe_285

]]></Node>
<StgValue><ssdm name="maxe_287"/></StgValue>
</operation>

<operation id="6273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5987" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc110.31.split_ifconv:5799 %trunc_ln247_30 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %add_ln244_32, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln247_30"/></StgValue>
</operation>

<operation id="6274" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5988" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5800 %add_ln247_62 = add i7 %zext_ln244_62, i7 %trunc_ln231_30

]]></Node>
<StgValue><ssdm name="add_ln247_62"/></StgValue>
</operation>

<operation id="6275" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5989" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5801 %m7_31 = select i1 %tmp_419, i7 %trunc_ln247_30, i7 %add_ln247_62

]]></Node>
<StgValue><ssdm name="m7_31"/></StgValue>
</operation>

<operation id="6276" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5990" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5802 %icmp_ln250_31 = icmp_ugt  i16 %maxe_287, i16 254

]]></Node>
<StgValue><ssdm name="icmp_ln250_31"/></StgValue>
</operation>

<operation id="6277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5991" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.inc110.31.split_ifconv:5803 %shl_ln23_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %s_129, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln23_60"/></StgValue>
</operation>

<operation id="6278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5804 %or_ln23_62 = or i16 %shl_ln23_60, i16 32640

]]></Node>
<StgValue><ssdm name="or_ln23_62"/></StgValue>
</operation>

<operation id="6279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5805 %shl_ln23_61 = shl i16 %maxe_287, i16 7

]]></Node>
<StgValue><ssdm name="shl_ln23_61"/></StgValue>
</operation>

<operation id="6280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5994" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="8" op_3_bw="7">
<![CDATA[
for.inc110.31.split_ifconv:5806 %tmp227 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7, i1 %s_129, i8 0, i7 %m7_31

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="6281" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5807 %or_ln23_63 = or i16 %tmp227, i16 %shl_ln23_61

]]></Node>
<StgValue><ssdm name="or_ln23_63"/></StgValue>
</operation>

<operation id="6282" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5808 %or_ln142_63 = or i1 %icmp_ln134_31, i1 %or_ln142_31

]]></Node>
<StgValue><ssdm name="or_ln142_63"/></StgValue>
</operation>

<operation id="6283" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5809 %or_ln145_124 = or i1 %or_ln142_63, i1 %icmp_ln145_31

]]></Node>
<StgValue><ssdm name="or_ln145_124"/></StgValue>
</operation>

<operation id="6284" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5810 %xor_ln145_31 = xor i1 %or_ln145_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_31"/></StgValue>
</operation>

<operation id="6285" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5811 %and_ln172_31 = and i1 %icmp_ln172_31, i1 %xor_ln145_31

]]></Node>
<StgValue><ssdm name="and_ln172_31"/></StgValue>
</operation>

<operation id="6286" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6000" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5812 %select_ln172_31 = select i1 %and_ln172_31, i16 %select_ln174_31, i16 %or_ln23_63

]]></Node>
<StgValue><ssdm name="select_ln172_31"/></StgValue>
</operation>

<operation id="6287" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5813 %or_ln172_31 = or i1 %or_ln145_124, i1 %icmp_ln172_31

]]></Node>
<StgValue><ssdm name="or_ln172_31"/></StgValue>
</operation>

<operation id="6288" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5814 %or_ln207_31 = or i1 %or_ln172_31, i1 %icmp_ln207_31

]]></Node>
<StgValue><ssdm name="or_ln207_31"/></StgValue>
</operation>

<operation id="6289" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5815 %xor_ln207_31 = xor i1 %or_ln207_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln207_31"/></StgValue>
</operation>

<operation id="6290" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5816 %and_ln250_31 = and i1 %icmp_ln250_31, i1 %xor_ln207_31

]]></Node>
<StgValue><ssdm name="and_ln250_31"/></StgValue>
</operation>

<operation id="6291" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6005" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5817 %select_ln250_31 = select i1 %and_ln250_31, i16 %or_ln23_62, i16 %select_ln172_31

]]></Node>
<StgValue><ssdm name="select_ln250_31"/></StgValue>
</operation>

<operation id="6292" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5818 %and_ln135_62 = and i1 %icmp_ln134_31, i1 %icmp_ln135_31

]]></Node>
<StgValue><ssdm name="and_ln135_62"/></StgValue>
</operation>

<operation id="6293" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5819 %select_ln135_31 = select i1 %and_ln135_62, i16 %select_ln138_31, i16 %select_ln250_31

]]></Node>
<StgValue><ssdm name="select_ln135_31"/></StgValue>
</operation>

<operation id="6294" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5820 %xor_ln135_31 = xor i1 %icmp_ln135_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_31"/></StgValue>
</operation>

<operation id="6295" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5821 %and_ln135_63 = and i1 %icmp_ln134_31, i1 %xor_ln135_31

]]></Node>
<StgValue><ssdm name="and_ln135_63"/></StgValue>
</operation>

<operation id="6296" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5822 %xor_ln142_31 = xor i1 %or_ln142_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln142_31"/></StgValue>
</operation>

<operation id="6297" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5823 %and_ln145_31 = and i1 %icmp_ln145_31, i1 %xor_ln142_31

]]></Node>
<StgValue><ssdm name="and_ln145_31"/></StgValue>
</operation>

<operation id="6298" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5824 %or_ln145_125 = or i1 %and_ln135_63, i1 %and_ln145_31

]]></Node>
<StgValue><ssdm name="or_ln145_125"/></StgValue>
</operation>

<operation id="6299" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6013" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5825 %select_ln145_31 = select i1 %or_ln145_125, i16 %a_bits_assign_31_load, i16 %select_ln135_31

]]></Node>
<StgValue><ssdm name="select_ln145_31"/></StgValue>
</operation>

<operation id="6300" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5826 %xor_ln134_31 = xor i1 %icmp_ln134_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln134_31"/></StgValue>
</operation>

<operation id="6301" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5827 %and_ln142_31 = and i1 %or_ln142_31, i1 %xor_ln134_31

]]></Node>
<StgValue><ssdm name="and_ln142_31"/></StgValue>
</operation>

<operation id="6302" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6016" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5828 %select_ln142_31 = select i1 %and_ln142_31, i16 %e_b_31, i16 %select_ln145_31

]]></Node>
<StgValue><ssdm name="select_ln142_31"/></StgValue>
</operation>

<operation id="6303" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5829 %xor_ln172_31 = xor i1 %or_ln172_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln172_31"/></StgValue>
</operation>

<operation id="6304" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc110.31.split_ifconv:5830 %and_ln207_31 = and i1 %icmp_ln207_31, i1 %xor_ln172_31

]]></Node>
<StgValue><ssdm name="and_ln207_31"/></StgValue>
</operation>

<operation id="6305" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6019" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc110.31.split_ifconv:5831 %select_ln207_31 = select i1 %and_ln207_31, i16 0, i16 %select_ln142_31

]]></Node>
<StgValue><ssdm name="select_ln207_31"/></StgValue>
</operation>

<operation id="6306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6022" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5834 %store_ln994 = store i16 %select_ln207_31, i16 %a_bits_assign_31

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6023" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5835 %store_ln994 = store i16 %select_ln207_30, i16 %a_bits_assign_30

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6024" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5836 %store_ln994 = store i16 %select_ln207_29, i16 %a_bits_assign_29

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6025" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5837 %store_ln994 = store i16 %select_ln207_28, i16 %a_bits_assign_28

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6026" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5838 %store_ln994 = store i16 %select_ln207_27, i16 %a_bits_assign_27

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6027" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5839 %store_ln994 = store i16 %select_ln207_26, i16 %a_bits_assign_26

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6028" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5840 %store_ln994 = store i16 %select_ln207_25, i16 %a_bits_assign_25

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6029" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5841 %store_ln994 = store i16 %select_ln207_24, i16 %a_bits_assign_24

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6030" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5842 %store_ln994 = store i16 %select_ln207_23, i16 %a_bits_assign_23

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6031" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5843 %store_ln994 = store i16 %select_ln207_22, i16 %a_bits_assign_22

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6032" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5844 %store_ln994 = store i16 %select_ln207_21, i16 %a_bits_assign_21

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6033" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5845 %store_ln994 = store i16 %select_ln207_20, i16 %a_bits_assign_20

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6034" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5846 %store_ln994 = store i16 %select_ln207_19, i16 %a_bits_assign_19

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6035" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5847 %store_ln994 = store i16 %select_ln207_18, i16 %a_bits_assign_18

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6036" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5848 %store_ln994 = store i16 %select_ln207_17, i16 %a_bits_assign_17

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6037" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5849 %store_ln994 = store i16 %select_ln207_16, i16 %a_bits_assign_16

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6038" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5850 %store_ln994 = store i16 %select_ln207_15, i16 %a_bits_assign_15

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6039" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5851 %store_ln994 = store i16 %select_ln207_14, i16 %a_bits_assign_14

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6040" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5852 %store_ln994 = store i16 %select_ln207_13, i16 %a_bits_assign_13

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6041" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5853 %store_ln994 = store i16 %select_ln207_12, i16 %a_bits_assign_12

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6042" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5854 %store_ln994 = store i16 %select_ln207_11, i16 %a_bits_assign_11

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6043" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5855 %store_ln994 = store i16 %select_ln207_10, i16 %a_bits_assign_10

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6044" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5856 %store_ln994 = store i16 %select_ln207_9, i16 %a_bits_assign_9

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6045" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5857 %store_ln994 = store i16 %select_ln207_8, i16 %a_bits_assign_8

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6046" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5858 %store_ln994 = store i16 %select_ln207_7, i16 %a_bits_assign_7

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6047" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5859 %store_ln994 = store i16 %select_ln207_6, i16 %a_bits_assign_6

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6048" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5860 %store_ln994 = store i16 %select_ln207_5, i16 %a_bits_assign_5

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6049" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5861 %store_ln994 = store i16 %select_ln207_4, i16 %a_bits_assign_4

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6050" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5862 %store_ln994 = store i16 %select_ln207_3, i16 %a_bits_assign_3

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6051" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5863 %store_ln994 = store i16 %select_ln207_2, i16 %a_bits_assign_2

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6052" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5864 %store_ln994 = store i16 %select_ln207_1, i16 %a_bits_assign_1

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6053" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5865 %store_ln994 = store i16 %select_ln207, i16 %a_bits_assign

]]></Node>
<StgValue><ssdm name="store_ln994"/></StgValue>
</operation>

<operation id="6338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6054" bw="0" op_0_bw="0">
<![CDATA[
for.inc110.31.split_ifconv:5866 %br_ln994 = br void %for.inc110.31

]]></Node>
<StgValue><ssdm name="br_ln994"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
