#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Aug  7 21:20:27 2024
# Process ID: 7140
# Current directory: C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1
# Command line: vivado.exe -log blockdesign_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source blockdesign_wrapper.tcl -notrace
# Log file: C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/blockdesign_wrapper.vdi
# Journal file: C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1\vivado.jou
# Running On: Lenovo-Jochem, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
source blockdesign_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.102 ; gain = 160.902
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jochem/projects/Vivado/vivado-library-zmod-v1-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1516.441 ; gain = 25.789
Command: link_design -top blockdesign_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_divider_0_0/blockdesign_clk_divider_0_0.dcp' for cell 'blockdesign_i/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.dcp' for cell 'blockdesign_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.dcp' for cell 'blockdesign_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_collision_detection_0_0/blockdesign_collision_detection_0_0.dcp' for cell 'blockdesign_i/collision_detection_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_color_generator_0_0/blockdesign_color_generator_0_0.dcp' for cell 'blockdesign_i/color_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_0/blockdesign_paint_rectangle_0_0.dcp' for cell 'blockdesign_i/paint_ball'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_centerline_0_0/blockdesign_paint_centerline_0_0.dcp' for cell 'blockdesign_i/paint_centerline_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_1_0/blockdesign_paint_rectangle_1_0.dcp' for cell 'blockdesign_i/paint_paddle_l'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_2_0/blockdesign_paint_rectangle_2_0.dcp' for cell 'blockdesign_i/paint_paddle_r'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_pixel_counter_0_0/blockdesign_pixel_counter_0_0.dcp' for cell 'blockdesign_i/pixel_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_position_ball_0_1/blockdesign_position_ball_0_1.dcp' for cell 'blockdesign_i/position_ball_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_position_paddles_0_0/blockdesign_position_paddles_0_0.dcp' for cell 'blockdesign_i/position_paddles_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_0/blockdesign_rgb2dvi_0_0.dcp' for cell 'blockdesign_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_score_counter_0_0/blockdesign_score_counter_0_0.dcp' for cell 'blockdesign_i/score_counter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_util_vector_logic_0_1/blockdesign_util_vector_logic_0_1.dcp' for cell 'blockdesign_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_util_vector_logic_1_2/blockdesign_util_vector_logic_1_2.dcp' for cell 'blockdesign_i/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_v_tc_0_0/blockdesign_v_tc_0_0.dcp' for cell 'blockdesign_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_video_buffer_0_0/blockdesign_video_buffer_0_0.dcp' for cell 'blockdesign_i/video_buffer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_divider_1_0/blockdesign_clk_divider_1_0.dcp' for cell 'blockdesign_i/controllers/clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_buttons_0_0/blockdesign_controller_buttons_0_0.dcp' for cell 'blockdesign_i/controllers/controller_buttons_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_buttons_1_0/blockdesign_controller_buttons_1_0.dcp' for cell 'blockdesign_i/controllers/controller_buttons_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_interconn_0_0/blockdesign_controller_interconn_0_0.dcp' for cell 'blockdesign_i/controllers/controller_interconn_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_ultrasoni_0_0/blockdesign_controller_ultrasoni_0_0.dcp' for cell 'blockdesign_i/controllers/controller_ultrasoni_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_controller_ultrasoni_0_1/blockdesign_controller_ultrasoni_0_1.dcp' for cell 'blockdesign_i/controllers/controller_ultrasoni_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_scoreboard_controller_0_0/blockdesign_scoreboard_controller_0_0.dcp' for cell 'blockdesign_i/paint_scoreboard/scoreboard_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_1/blockdesign_paint_rectangle_0_1.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_2/blockdesign_paint_rectangle_0_2.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_3/blockdesign_paint_rectangle_0_3.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_4/blockdesign_paint_rectangle_0_4.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_5/blockdesign_paint_rectangle_0_5.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_6/blockdesign_paint_rectangle_0_6.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_7/blockdesign_paint_rectangle_0_7.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_seven_seg_display_co_0_0/blockdesign_seven_seg_display_co_0_0.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_0_10/blockdesign_paint_rectangle_0_10.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_1_2/blockdesign_paint_rectangle_1_2.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_2_2/blockdesign_paint_rectangle_2_2.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_3_1/blockdesign_paint_rectangle_3_1.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_4_1/blockdesign_paint_rectangle_4_1.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_5_1/blockdesign_paint_rectangle_5_1.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_paint_rectangle_6_1/blockdesign_paint_rectangle_6_1.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_seven_seg_display_co_0_2/blockdesign_seven_seg_display_co_0_2.dcp' for cell 'blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 2007.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1059 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. blockdesign_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'blockdesign_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0_board.xdc] for cell 'blockdesign_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0_board.xdc] for cell 'blockdesign_i/clk_wiz/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.xdc] for cell 'blockdesign_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2695.340 ; gain = 530.230
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.xdc] for cell 'blockdesign_i/clk_wiz/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0_board.xdc] for cell 'blockdesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0_board.xdc] for cell 'blockdesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.xdc] for cell 'blockdesign_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.xdc] for cell 'blockdesign_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'blockdesign_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'blockdesign_i/rgb2dvi_0/U0'
Parsing XDC File [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[7]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[6]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[5]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[4]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[3]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[2]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[1]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[0]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_select[3]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_select[2]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_select[1]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_select[0]'. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_v_tc_0_0/blockdesign_v_tc_0_0_clocks.xdc] for cell 'blockdesign_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_v_tc_0_0/blockdesign_v_tc_0_0_clocks.xdc] for cell 'blockdesign_i/v_tc_0/U0'
Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'blockdesign_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/ip/blockdesign_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'blockdesign_i/rgb2dvi_0/U0'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2695.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

55 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2695.340 ; gain = 1178.898
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2695.340 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 156a494e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 2695.340 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 21 inverters resulting in an inversion of 300 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 158f04e77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.735 . Memory (MB): peak = 3032.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 632 cells and removed 1006 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11710d5c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3032.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 414 cells and removed 1072 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 134961091

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3032.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 89 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-194] Inserted BUFG blockdesign_i/clk_divider_0/U0/clk_o_BUFG_inst to drive 71 load(s) on clock net blockdesign_i/clk_divider_0/U0/clk_o_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 110c1d55b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3032.672 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 239d8070d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3032.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 239d8070d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3032.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             632  |            1006  |                                              1  |
|  Constant propagation         |             414  |            1072  |                                              0  |
|  Sweep                        |               0  |              89  |                                              0  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3032.672 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 239d8070d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3032.672 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 239d8070d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3032.672 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 239d8070d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3032.672 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3032.672 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 239d8070d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3032.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3032.672 ; gain = 337.332
INFO: [runtcl-4] Executing : report_drc -file blockdesign_wrapper_drc_opted.rpt -pb blockdesign_wrapper_drc_opted.pb -rpx blockdesign_wrapper_drc_opted.rpx
Command: report_drc -file blockdesign_wrapper_drc_opted.rpt -pb blockdesign_wrapper_drc_opted.pb -rpx blockdesign_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/blockdesign_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 3048.926 ; gain = 8.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/blockdesign_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3053.254 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 176c75b42

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3053.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3053.254 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5b665bf2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 3053.254 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 743fd247

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 743fd247

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3056.305 ; gain = 3.051
Phase 1 Placer Initialization | Checksum: 743fd247

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7ab8dc32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ae679449

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ae679449

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 160d1359a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 37 LUTNM shape to break, 43 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 37, total 37, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 64 nets or LUTs. Breaked 37 LUTs, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3056.305 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           37  |             27  |                    64  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           37  |             27  |                    64  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10e74e79b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3056.305 ; gain = 3.051
Phase 2.4 Global Placement Core | Checksum: 1a15690a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.305 ; gain = 3.051
Phase 2 Global Placement | Checksum: 1a15690a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11447c35c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cfe8bbc4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13dc5d664

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ed279077

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c0f716e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f59ef34d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a8a03044

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16a9766d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17bcf360d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 3056.305 ; gain = 3.051
Phase 3 Detail Placement | Checksum: 17bcf360d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 3056.305 ; gain = 3.051

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10e4fdcec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.159 | TNS=-1034.909 |
Phase 1 Physical Synthesis Initialization | Checksum: 11f847fe6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 3073.199 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11f847fe6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 3073.199 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10e4fdcec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 3073.199 ; gain = 19.945

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-35.343. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10997fba0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695
Phase 4.1 Post Commit Optimization | Checksum: 10997fba0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10997fba0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10997fba0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695
Phase 4.3 Placer Reporting | Checksum: 10997fba0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3091.949 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1171cff58

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695
Ending Placer Task | Checksum: d9748a8a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 3091.949 ; gain = 38.695
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3091.949 ; gain = 43.023
INFO: [runtcl-4] Executing : report_io -file blockdesign_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3091.949 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file blockdesign_wrapper_utilization_placed.rpt -pb blockdesign_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file blockdesign_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3091.949 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.816 . Memory (MB): peak = 3118.770 ; gain = 23.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/blockdesign_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.753 . Memory (MB): peak = 3118.770 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.81s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3118.770 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.326 | TNS=-1033.752 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cc8ea6c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 3118.770 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.326 | TNS=-1033.752 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1cc8ea6c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.631 . Memory (MB): peak = 3118.770 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.326 | TNS=-1033.752 |
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_35_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.295 | TNS=-1033.721 |
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.283 | TNS=-1033.709 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.246 | TNS=-1033.672 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.240 | TNS=-1033.666 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[7]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.166 | TNS=-1033.592 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.156 | TNS=-1033.582 |
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4].  Re-placed instance blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.138 | TNS=-1033.520 |
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/__21_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.094 | TNS=-1033.468 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.088 | TNS=-1033.462 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.086 | TNS=-1033.389 |
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5].  Re-placed instance blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5]_INST_0
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.021 | TNS=-1033.324 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[3]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[3]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.015 | TNS=-1033.303 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[3].  Re-placed instance blockdesign_i/controllers/controller_ultrasoni_0/U0/data[3]_INST_0
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.007 | TNS=-1033.295 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.000 | TNS=-1033.286 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.998 | TNS=-1033.273 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.997 | TNS=-1033.272 |
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.988 | TNS=-1033.263 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.987 | TNS=-1033.200 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.958 | TNS=-1033.171 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.940 | TNS=-1033.153 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.925 | TNS=-1033.092 |
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_n_0.  Re-placed instance blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.879 | TNS=-1032.993 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.850 | TNS=-1032.964 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[2].  Re-placed instance blockdesign_i/controllers/controller_ultrasoni_1/U0/data[2]_INST_0
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.826 | TNS=-1032.922 |
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.808 | TNS=-1032.898 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[6]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.802 | TNS=-1032.790 |
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[1].  Re-placed instance blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[1]_INST_0
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.773 | TNS=-1032.761 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.759 | TNS=-1032.747 |
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[6]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.758 | TNS=-1032.746 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.710 | TNS=-1032.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.700 | TNS=-1032.668 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.680 | TNS=-1032.637 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.669 | TNS=-1032.615 |
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[5]_INST_0_i_1_n_0.  Re-placed instance blockdesign_i/controllers/controller_ultrasoni_1/U0/data[5]_INST_0_i_1
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[5]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.666 | TNS=-1032.612 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[5]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.658 | TNS=-1032.546 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.600 | TNS=-1032.455 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[4]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[4]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.588 | TNS=-1032.443 |
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[2]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[2]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.582 | TNS=-1032.437 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.567 | TNS=-1032.347 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.492 | TNS=-1031.990 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.452 | TNS=-1031.950 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_4_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.257 | TNS=-1031.755 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__1_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.210 | TNS=-1031.625 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.201 | TNS=-1031.616 |
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.127 | TNS=-1031.502 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__1_i_4_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.114 | TNS=-1031.489 |
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_4_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.087 | TNS=-1031.438 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.081 | TNS=-1031.432 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_12_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.078 | TNS=-1031.429 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_12_n_0. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_12_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.063 | TNS=-1031.353 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__366_carry__2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.002 | TNS=-1031.233 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__72_carry_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-34.001 | TNS=-1031.232 |
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.999 | TNS=-1031.230 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.997 | TNS=-1031.228 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.992 | TNS=-1031.223 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_1_n_0. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_1_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.961 | TNS=-1031.192 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.943 | TNS=-1074.167 |
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_10_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.943 | TNS=-1074.587 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__1_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__291_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.922 | TNS=-1074.559 |
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_11_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.915 | TNS=-1075.136 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__110_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__1_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.912 | TNS=-1075.092 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_n_0. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_3_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.911 | TNS=-1075.090 |
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.911 | TNS=-1075.090 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.911 | TNS=-1075.090 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.904 | TNS=-1117.262 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.901 | TNS=-1138.507 |
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2].  Re-placed instance blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[2]
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.879 | TNS=-1139.160 |
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.871 | TNS=-1160.554 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.850 | TNS=-1160.515 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.840 | TNS=-1160.505 |
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[5]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1181.059 |
INFO: [Physopt 32-81] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[1]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1201.907 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[5]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1205.968 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1201.907 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1205.968 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1201.907 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1205.968 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1201.907 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1205.968 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1201.907 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1205.968 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.835 | TNS=-1201.907 |
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[5]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1205.969 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1201.908 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1205.969 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1201.908 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1205.969 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1201.908 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1205.969 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1201.908 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1205.969 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1201.908 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1201.908 |
Phase 3 Critical Path Optimization | Checksum: 10c63e88e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3473.391 ; gain = 354.621

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.836 | TNS=-1201.908 |
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_35_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_11_n_0_repN.  Re-placed instance blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_11_replica
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_11_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.832 | TNS=-1201.900 |
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/__21_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8].  Re-placed instance blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.829 | TNS=-1201.897 |
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[7]. Critical path length was reduced through logic transformation on cell blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[7]_INST_0_comp.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_1/U0/data[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.828 | TNS=-1201.840 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_63_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__366_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__291_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__211_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2__28_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data2_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/data[8]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net blockdesign_i/controllers/controller_ultrasoni_0/U0/distance_mm[10]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
Phase 4 Critical Path Optimization | Checksum: 185addadd

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3473.391 ; gain = 354.621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-33.828 | TNS=-1201.840 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.498  |       -168.087  |           17  |              0  |                   115  |           0  |           2  |  00:00:29  |
|  Total          |          1.498  |       -168.087  |           17  |              0  |                   115  |           0  |           3  |  00:00:29  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3473.391 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 13f198bf4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 3473.391 ; gain = 354.621
INFO: [Common 17-83] Releasing license: Implementation
782 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 3473.391 ; gain = 354.621
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.835 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/blockdesign_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 208ebab7 ConstDB: 0 ShapeSum: 7ce7bce7 RouteDB: 0
Post Restoration Checksum: NetGraph: 85b628e9 | NumContArr: 130d45b0 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: b1cdc446

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b1cdc446

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b1cdc446

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3473.391 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b0fd5c8e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-33.369| TNS=-1164.034| WHS=-2.324 | THS=-112.414|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00942322 %
  Global Horizontal Routing Utilization  = 0.00726842 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5591
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5558
  Number of Partially Routed Nets     = 33
  Number of Node Overlaps             = 16

Phase 2 Router Initialization | Checksum: 1abb618d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1abb618d4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 3473.391 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 10cfc2e2d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+================================+====================================+===================================================================================+
| Launch Setup Clock             | Launch Hold Clock                  | Pin                                                                               |
+================================+====================================+===================================================================================+
| clk_out1_blockdesign_clk_wiz_0 | clk_out1_blockdesign_clk_wiz_0     | blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D                                 |
| clk_out1_blockdesign_clk_wiz_0 | clk_hdmi_blockdesign_clk_wiz_0_0_1 | blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D                                 |
| clk_out1_blockdesign_clk_wiz_0 | clk_out1_blockdesign_clk_wiz_0     | blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D |
| clk_out1_blockdesign_clk_wiz_0 | clk_out1_blockdesign_clk_wiz_0     | blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D |
| clk_out1_blockdesign_clk_wiz_0 | clk_out1_blockdesign_clk_wiz_0     | blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D |
+--------------------------------+------------------------------------+-----------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3080
 Number of Nodes with overlaps = 1276
 Number of Nodes with overlaps = 637
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-36.471| TNS=-1369.554| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1cfa692b7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.151| TNS=-1359.601| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 150d1c664

Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 3473.391 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 150d1c664

Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 138b0d163

Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-36.471| TNS=-1368.667| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c3b92a87

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c3b92a87

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3473.391 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1c3b92a87

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22f1cacd7

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-36.471| TNS=-1362.276| WHS=-0.093 | THS=-0.175 |

Phase 6.1 Hold Fix Iter | Checksum: 16da84fac

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3473.391 ; gain = 0.000
WARNING: [Route 35-468] The router encountered 14 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/B[7]
	blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/B[6]
	blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/B[5]
	blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/B[3]
	blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/B[8]
	blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/B[7]
	blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/B[4]
	blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1/I1
	blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/I2
	blockdesign_i/paint_paddle_r/U0/__21_carry__1_i_1/I1
	.. and 4 more pins.

Phase 6 Post Hold Fix | Checksum: 18074a508

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.89355 %
  Global Horizontal Routing Utilization  = 1.94228 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17e2bae2f

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17e2bae2f

Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 127ffd3f1

Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 3473.391 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: f972eb75

Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-36.471| TNS=-1362.276| WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f972eb75

Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 10e61df12

Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 3473.391 ; gain = 0.000

Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 3473.391 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
801 Infos, 16 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file blockdesign_wrapper_drc_routed.rpt -pb blockdesign_wrapper_drc_routed.pb -rpx blockdesign_wrapper_drc_routed.rpx
Command: report_drc -file blockdesign_wrapper_drc_routed.rpt -pb blockdesign_wrapper_drc_routed.pb -rpx blockdesign_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/blockdesign_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file blockdesign_wrapper_methodology_drc_routed.rpt -pb blockdesign_wrapper_methodology_drc_routed.pb -rpx blockdesign_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file blockdesign_wrapper_methodology_drc_routed.rpt -pb blockdesign_wrapper_methodology_drc_routed.pb -rpx blockdesign_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/blockdesign_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
Command: report_power -file blockdesign_wrapper_power_routed.rpt -pb blockdesign_wrapper_power_summary_routed.pb -rpx blockdesign_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
811 Infos, 16 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file blockdesign_wrapper_route_status.rpt -pb blockdesign_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file blockdesign_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file blockdesign_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file blockdesign_wrapper_bus_skew_routed.rpt -pb blockdesign_wrapper_bus_skew_routed.pb -rpx blockdesign_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.926 . Memory (MB): peak = 3473.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jochem/GitHub/Fontys/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/blockdesign_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force blockdesign_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0 input blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0 input blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0 input blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0 input blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0 output blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0 output blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0 multiplier stage blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0 multiplier stage blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/x_pos_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/x_pos_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/x_pos_reg[2]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/x_pos_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/x_pos_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/x_pos_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/x_pos_reg[5]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/x_pos_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/x_pos_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/x_pos_reg[6]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/x_pos_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/x_pos_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/x_pos_reg[8]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/x_pos_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/x_pos_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/x_pos_reg[9]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/x_pos_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/y_pos_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/y_pos_reg[1]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/y_pos_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/y_pos_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/y_pos_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/y_pos_reg[4]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/y_pos_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/y_pos_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/y_pos_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/y_pos_reg[7]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/y_pos_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/y_pos_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/y_pos_reg[8]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/y_pos_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/position_ball_0/U0/y_pos_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin blockdesign_i/position_ball_0/U0/y_pos_reg[9]_LDC_i_1/O, cell blockdesign_i/position_ball_0/U0/y_pos_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net blockdesign_i/util_vector_logic_2/Res[0] is a gated clock net sourced by a combinational pin blockdesign_i/util_vector_logic_2/Res[0]_INST_0/O, cell blockdesign_i/util_vector_logic_2/Res[0]_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 25 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blockdesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3861.164 ; gain = 387.773
INFO: [Common 17-206] Exiting Vivado at Wed Aug  7 21:24:25 2024...
