{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667927683297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667927683302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 19:14:43 2022 " "Processing started: Tue Nov 08 19:14:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667927683302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927683302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Graphics -c VGA_Graphics " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Graphics -c VGA_Graphics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927683302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667927683604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667927683604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB-arc " "Found design unit 1: TB-arc" {  } { { "TB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692385 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Sync-arc " "Found design unit 1: VGA_Sync-arc" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_Sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692386 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync " "Found entity 1: VGA_Sync" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_synctimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_synctimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SyncTimer-arc " "Found design unit 1: VGA_SyncTimer-arc" {  } { { "VGA_SyncTimer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_SyncTimer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692388 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SyncTimer " "Found entity 1: VGA_SyncTimer" {  } { { "VGA_SyncTimer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_SyncTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Frame_Buffer-arc " "Found design unit 1: Frame_Buffer-arc" {  } { { "Frame_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/Frame_Buffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Frame_Buffer " "Found entity 1: Frame_Buffer" {  } { { "Frame_Buffer.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/Frame_Buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasteriser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rasteriser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rasteriser-arc " "Found design unit 1: Rasteriser-arc" {  } { { "Rasteriser.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/Rasteriser.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rasteriser " "Found entity 1: Rasteriser" {  } { { "Rasteriser.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/Rasteriser.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsipelinesm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file graphicsipelinesm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Graphics_pipeline_SM-arc " "Found design unit 1: Graphics_pipeline_SM-arc" {  } { { "GraphicsipelineSM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/GraphicsipelineSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Graphics_pipeline_SM " "Found entity 1: Graphics_pipeline_SM" {  } { { "GraphicsipelineSM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/GraphicsipelineSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arc " "Found design unit 1: RAM-arc" {  } { { "RAM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692394 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareadinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datareadinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Read_Interface-arc " "Found design unit 1: Data_Read_Interface-arc" {  } { { "DataReadInterface.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/DataReadInterface.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Read_Interface " "Found entity 1: Data_Read_Interface" {  } { { "DataReadInterface.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/DataReadInterface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareadtb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datareadtb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataReadTB-arc " "Found design unit 1: DataReadTB-arc" {  } { { "DataReadTB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/DataReadTB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692397 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataReadTB " "Found entity 1: DataReadTB" {  } { { "DataReadTB.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/DataReadTB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenspacetransform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file screenspacetransform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScreenSpaceTransform-arc " "Found design unit 1: ScreenSpaceTransform-arc" {  } { { "ScreenSpaceTransform.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/ScreenSpaceTransform.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692399 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScreenSpaceTransform " "Found entity 1: ScreenSpaceTransform" {  } { { "ScreenSpaceTransform.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/ScreenSpaceTransform.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triglut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triglut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrigLUT-SinLUT " "Found design unit 1: TrigLUT-SinLUT" {  } { { "TrigLUT.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/TrigLUT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692400 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrigLUT " "Found entity 1: TrigLUT" {  } { { "TrigLUT.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/TrigLUT.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667927692400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927692400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Sync " "Elaborating entity \"VGA_Sync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667927692431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "verticalNextLine VGA_Sync.vhd(40) " "Verilog HDL or VHDL warning at VGA_Sync.vhd(40): object \"verticalNextLine\" assigned a value but never read" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_Sync.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667927692432 "|VGA_Sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SyncTimer VGA_SyncTimer:horizontalSyncTimer " "Elaborating entity \"VGA_SyncTimer\" for hierarchy \"VGA_SyncTimer:horizontalSyncTimer\"" {  } { { "VGA_Sync.vhd" "horizontalSyncTimer" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_Sync.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667927692433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SyncTimer VGA_SyncTimer:verticalSyncTimer " "Elaborating entity \"VGA_SyncTimer\" for hierarchy \"VGA_SyncTimer:verticalSyncTimer\"" {  } { { "VGA_Sync.vhd" "verticalSyncTimer" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_Sync.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667927692434 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DONE GND " "Pin \"DONE\" is stuck at GND" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/VGA/VGA_Sync.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667927692847 "|VGA_Sync|DONE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667927692847 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667927692920 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667927692998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667927693113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667927693113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667927693154 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667927693154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667927693154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667927693154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667927693169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 19:14:53 2022 " "Processing ended: Tue Nov 08 19:14:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667927693169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667927693169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667927693169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667927693169 ""}
