Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 16:49:37 2024
| Host         : LAPTOP-BVI3KI45 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_top_timing_summary_routed.rpt -pb UART_top_timing_summary_routed.pb -rpx UART_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_top
| Device       : 7a35tl-fgg484
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  105         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (277)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (277)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  278          inf        0.000                      0                  278           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           278 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_rx_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 1.584ns (27.370%)  route 4.203ns (72.630%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE                         0.000     0.000 r  UART_rx_inst/rx_done_reg/C
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.567     0.567 f  UART_rx_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.988     1.555    UART_rx_inst/rx_done
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.325     1.880 f  UART_rx_inst/fifo_inst_i_1/O
                         net (fo=5, routed)           1.382     3.262    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X55Y6          LUT4 (Prop_lut4_I0_O)        0.396     3.658 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.629     4.286    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg
    SLICE_X56Y6          LUT6 (Prop_lut6_I0_O)        0.148     4.434 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2/O
                         net (fo=1, routed)           0.883     5.317    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I0_O)        0.148     5.465 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.322     5.787    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X56Y7          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 1.356ns (23.633%)  route 4.382ns (76.367%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.060     1.060 r  rst_n_IBUF_inst/O
                         net (fo=8, routed)           3.313     4.373    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/lopt
    SLICE_X57Y6          LUT6 (Prop_lut6_I1_O)        0.148     4.521 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.391     4.912    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I0_O)        0.148     5.060 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.678     5.738    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X58Y9          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_tx_inst/uart_tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 3.380ns (60.834%)  route 2.176ns (39.166%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y7          FDPE                         0.000     0.000 r  UART_tx_inst/uart_tx_reg/C
    SLICE_X61Y7          FDPE (Prop_fdpe_C_Q)         0.536     0.536 r  UART_tx_inst/uart_tx_reg/Q
                         net (fo=1, routed)           2.176     2.712    uart_tx_OBUF
    T6                   OBUF (Prop_obuf_I_O)         2.844     5.556 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.556    uart_tx
    T6                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.550ns  (logic 1.208ns (21.766%)  route 4.342ns (78.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.060     1.060 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.227     3.287    UART_rx_inst/rx_clk_gen_inst/rst_n_IBUF
    SLICE_X61Y11         LUT1 (Prop_lut1_I0_O)        0.148     3.435 r  UART_rx_inst/rx_clk_gen_inst/FSM_sequential_c_state_i_2/O
                         net (fo=98, routed)          2.116     5.550    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X54Y5          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.550ns  (logic 1.208ns (21.766%)  route 4.342ns (78.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.060     1.060 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.227     3.287    UART_rx_inst/rx_clk_gen_inst/rst_n_IBUF
    SLICE_X61Y11         LUT1 (Prop_lut1_I0_O)        0.148     3.435 r  UART_rx_inst/rx_clk_gen_inst/FSM_sequential_c_state_i_2/O
                         net (fo=98, routed)          2.116     5.550    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X54Y5          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.550ns  (logic 1.208ns (21.766%)  route 4.342ns (78.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.060     1.060 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.227     3.287    UART_rx_inst/rx_clk_gen_inst/rst_n_IBUF
    SLICE_X61Y11         LUT1 (Prop_lut1_I0_O)        0.148     3.435 r  UART_rx_inst/rx_clk_gen_inst/FSM_sequential_c_state_i_2/O
                         net (fo=98, routed)          2.116     5.550    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X54Y5          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_rx_inst/rx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.465ns  (logic 1.584ns (28.985%)  route 3.881ns (71.015%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE                         0.000     0.000 r  UART_rx_inst/rx_done_reg/C
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.567     0.567 f  UART_rx_inst/rx_done_reg/Q
                         net (fo=14, routed)          0.988     1.555    UART_rx_inst/rx_done
    SLICE_X60Y11         LUT2 (Prop_lut2_I0_O)        0.325     1.880 f  UART_rx_inst/fifo_inst_i_1/O
                         net (fo=5, routed)           1.382     3.262    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X55Y6          LUT4 (Prop_lut4_I0_O)        0.396     3.658 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.629     4.286    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg
    SLICE_X56Y6          LUT6 (Prop_lut6_I0_O)        0.148     4.434 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2/O
                         net (fo=1, routed)           0.883     5.317    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I0_O)        0.148     5.465 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     5.465    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X56Y7          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.413ns  (logic 1.208ns (22.318%)  route 4.205ns (77.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.060     1.060 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.227     3.287    UART_rx_inst/rx_clk_gen_inst/rst_n_IBUF
    SLICE_X61Y11         LUT1 (Prop_lut1_I0_O)        0.148     3.435 r  UART_rx_inst/rx_clk_gen_inst/FSM_sequential_c_state_i_2/O
                         net (fo=98, routed)          1.978     5.413    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y7          FDSE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.413ns  (logic 1.208ns (22.318%)  route 4.205ns (77.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.060     1.060 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.227     3.287    UART_rx_inst/rx_clk_gen_inst/rst_n_IBUF
    SLICE_X61Y11         LUT1 (Prop_lut1_I0_O)        0.148     3.435 r  UART_rx_inst/rx_clk_gen_inst/FSM_sequential_c_state_i_2/O
                         net (fo=98, routed)          1.978     5.413    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y7          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.413ns  (logic 1.208ns (22.318%)  route 4.205ns (77.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.060     1.060 f  rst_n_IBUF_inst/O
                         net (fo=8, routed)           2.227     3.287    UART_rx_inst/rx_clk_gen_inst/rst_n_IBUF
    SLICE_X61Y11         LUT1 (Prop_lut1_I0_O)        0.148     3.435 r  UART_rx_inst/rx_clk_gen_inst/FSM_sequential_c_state_i_2/O
                         net (fo=98, routed)          1.978     5.413    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X55Y7          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.177ns (52.383%)  route 0.161ns (47.617%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE                         0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.177     0.177 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=6, routed)           0.161     0.338    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X55Y6          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_rx_inst/uart_rx0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_rx_inst/uart_rx1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.177ns (52.342%)  route 0.161ns (47.658%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE                         0.000     0.000 r  UART_rx_inst/uart_rx0_reg/C
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.177     0.177 r  UART_rx_inst/uart_rx0_reg/Q
                         net (fo=4, routed)           0.161     0.338    UART_rx_inst/uart_rx0
    SLICE_X63Y12         FDCE                                         r  UART_rx_inst/uart_rx1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_rx_inst/uart_rx2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_rx_inst/uart_rx3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.177ns (52.342%)  route 0.161ns (47.658%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE                         0.000     0.000 r  UART_rx_inst/uart_rx2_reg/C
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.177     0.177 r  UART_rx_inst/uart_rx2_reg/Q
                         net (fo=4, routed)           0.161     0.338    UART_rx_inst/uart_rx2
    SLICE_X62Y12         FDCE                                         r  UART_rx_inst/uart_rx3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.223ns (65.683%)  route 0.117ns (34.317%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDSE                         0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
    SLICE_X56Y6          FDSE (Prop_fdse_C_Q)         0.223     0.223 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.117     0.340    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X56Y6          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_rx_inst/uart_rx1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_rx_inst/uart_rx2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.177ns (51.663%)  route 0.166ns (48.337%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE                         0.000     0.000 r  UART_rx_inst/uart_rx1_reg/C
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.177     0.177 r  UART_rx_inst/uart_rx1_reg/Q
                         net (fo=4, routed)           0.166     0.343    UART_rx_inst/uart_rx1
    SLICE_X62Y12         FDCE                                         r  UART_rx_inst/uart_rx2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.203ns (54.879%)  route 0.167ns (45.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE                         0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.203     0.203 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=6, routed)           0.167     0.370    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X54Y5          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_tx_inst/data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_tx_inst/data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.255ns (67.105%)  route 0.125ns (32.895%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE                         0.000     0.000 r  UART_tx_inst/data_reg_reg[5]/C
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  UART_tx_inst/data_reg_reg[5]/Q
                         net (fo=1, routed)           0.125     0.318    UART_tx_inst/tx_clk_gen_inst/data_reg_reg[6][5]
    SLICE_X59Y5          LUT4 (Prop_lut4_I3_O)        0.062     0.380 r  UART_tx_inst/tx_clk_gen_inst/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.380    UART_tx_inst/p_1_in[4]
    SLICE_X59Y5          FDCE                                         r  UART_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_tx_inst/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_tx_inst/data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.255ns (66.492%)  route 0.129ns (33.508%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE                         0.000     0.000 r  UART_tx_inst/data_reg_reg[3]/C
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.193     0.193 r  UART_tx_inst/data_reg_reg[3]/Q
                         net (fo=1, routed)           0.129     0.322    UART_tx_inst/tx_clk_gen_inst/data_reg_reg[6][3]
    SLICE_X59Y5          LUT4 (Prop_lut4_I3_O)        0.062     0.384 r  UART_tx_inst/tx_clk_gen_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    UART_tx_inst/p_1_in[2]
    SLICE_X59Y5          FDCE                                         r  UART_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.223ns (57.294%)  route 0.166ns (42.706%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE                         0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=5, routed)           0.166     0.389    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X54Y6          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_rx_inst/rx_clk_gen_inst/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_rx_inst/rx_clk_gen_inst/clk_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.255ns (64.723%)  route 0.139ns (35.277%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE                         0.000     0.000 r  UART_rx_inst/rx_clk_gen_inst/clk_count_reg[1]/C
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.193     0.193 r  UART_rx_inst/rx_clk_gen_inst/clk_count_reg[1]/Q
                         net (fo=7, routed)           0.139     0.332    UART_rx_inst/rx_clk_gen_inst/clk_count_reg_n_0_[1]
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.062     0.394 r  UART_rx_inst/rx_clk_gen_inst/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.394    UART_rx_inst/rx_clk_gen_inst/clk_count[4]
    SLICE_X63Y11         FDCE                                         r  UART_rx_inst/rx_clk_gen_inst/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------





