#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 12 19:11:40 2025
# Process ID: 24844
# Current directory: C:/100-Working/105-Working-improvement/github_lib/k7_neorv32
# Command line: vivado.exe -mode batch -source ./tcl/program_fpga_fast.tcl -tclargs ./k7_dma/k7_dma.runs/impl_1/top.bit
# Log file: C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/vivado.log
# Journal file: C:/100-Working/105-Working-improvement/github_lib/k7_neorv32\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/zhangjl/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ./tcl/program_fpga_fast.tcl
# if {$argc < 1} {
#     puts "ERROR: Incorrect number of arguments."
#     puts "Usage: vivado -mode batch -source program_fpga_fast.tcl -tclargs <bitstream.bit>"
#     exit 1
# }
# set bitstream_file [lindex $argv 0]
# puts "INFO: Opening hardware manager..."
INFO: Opening hardware manager...
# open_hw_manager
# puts "INFO: Connecting to hardware server..."
INFO: Connecting to hardware server...
# connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1230.699 ; gain = 0.000
# puts "INFO: Selecting first hardware target..."
INFO: Selecting first hardware target...
# current_hw_target [lindex [get_hw_targets] 0]
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
# puts "INFO: Programming device with bitstream: $bitstream_file"
INFO: Programming device with bitstream: ./k7_dma/k7_dma.runs/impl_1/top.bit
# set_property PROGRAM.FILE $bitstream_file [get_hw_devices]
# program_hw_devices [get_hw_devices]
INFO: [Labtools 27-3164] End of startup status: HIGH
# puts "INFO: Closing hardware manager."
INFO: Closing hardware manager.
# close_hw_manager
****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/100-Working/105-Working-improvement/github_lib/k7_neorv32/.Xil/Vivado-24844-beelink-ser6/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 12 19:11:57 2025...
# puts "INFO: FPGA programming finished."
INFO: FPGA programming finished.
# exit 0
INFO: [Common 17-206] Exiting Vivado at Tue Aug 12 19:11:57 2025...
