// Seed: 830087096
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_8;
  always @(1'b0 or id_2) begin
    id_5[1] <= 1;
  end
  logic id_9 = 1'b0;
endmodule
