{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1532602223893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532602223909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 26 19:50:23 2018 " "Processing started: Thu Jul 26 19:50:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532602223909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602223909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution -c convolution " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution -c convolution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602223909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1532602225393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1532602225393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_convolution_top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_convolution_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_convolution_top_module " "Found entity 1: tb_convolution_top_module" {  } { { "tb_convolution_top_module.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/tb_convolution_top_module.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strore_weight.v 1 1 " "Found 1 design units, including 1 entities, in source file strore_weight.v" { { "Info" "ISGN_ENTITY_NAME" "1 store_weight " "Found entity 1: store_weight" {  } { { "strore_weight.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/strore_weight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saturation.v 1 1 " "Found 1 design units, including 1 entities, in source file saturation.v" { { "Info" "ISGN_ENTITY_NAME" "1 saturation " "Found entity 1: saturation" {  } { { "saturation.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/saturation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_X i_x processing_element.v(2) " "Verilog HDL Declaration information at processing_element.v(2): object \"I_X\" differs only in case from object \"i_x\" in the same scope" {  } { { "processing_element.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_W i_w processing_element.v(2) " "Verilog HDL Declaration information at processing_element.v(2): object \"I_W\" differs only in case from object \"i_w\" in the same scope" {  } { { "processing_element.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_PSUM i_psum processing_element.v(2) " "Verilog HDL Declaration information at processing_element.v(2): object \"I_PSUM\" differs only in case from object \"i_psum\" in the same scope" {  } { { "processing_element.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O_PSUM o_psum processing_element.v(2) " "Verilog HDL Declaration information at processing_element.v(2): object \"O_PSUM\" differs only in case from object \"o_psum\" in the same scope" {  } { { "processing_element.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing_element.v 1 1 " "Found 1 design units, including 1 entities, in source file processing_element.v" { { "Info" "ISGN_ENTITY_NAME" "1 processing_element " "Found entity 1: processing_element" {  } { { "processing_element.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_X0 i_x0 multiply.v(2) " "Verilog HDL Declaration information at multiply.v(2): object \"I_X0\" differs only in case from object \"i_x0\" in the same scope" {  } { { "multiply.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/multiply.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_X1 i_x1 multiply.v(2) " "Verilog HDL Declaration information at multiply.v(2): object \"I_X1\" differs only in case from object \"i_x1\" in the same scope" {  } { { "multiply.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/multiply.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O_Y0 o_y0 multiply.v(2) " "Verilog HDL Declaration information at multiply.v(2): object \"O_Y0\" differs only in case from object \"o_y0\" in the same scope" {  } { { "multiply.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/multiply.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "multiply.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_d_ff " "Found entity 1: generate_d_ff" {  } { { "generate_d_ff.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/generate_d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file convolution_top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_top_module " "Found entity 1: convolution_top_module" {  } { { "convolution_top_module.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_X i_x convolution_first_line.v(2) " "Verilog HDL Declaration information at convolution_first_line.v(2): object \"I_X\" differs only in case from object \"i_x\" in the same scope" {  } { { "convolution_first_line.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_W i_w convolution_first_line.v(2) " "Verilog HDL Declaration information at convolution_first_line.v(2): object \"I_W\" differs only in case from object \"i_w\" in the same scope" {  } { { "convolution_first_line.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_PSUM i_psum convolution_first_line.v(2) " "Verilog HDL Declaration information at convolution_first_line.v(2): object \"I_PSUM\" differs only in case from object \"i_psum\" in the same scope" {  } { { "convolution_first_line.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_first_line.v 1 1 " "Found 1 design units, including 1 entities, in source file convolution_first_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_first_line " "Found entity 1: convolution_first_line" {  } { { "convolution_first_line.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_X i_x convolution.v(2) " "Verilog HDL Declaration information at convolution.v(2): object \"I_X\" differs only in case from object \"i_x\" in the same scope" {  } { { "convolution.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_W i_w convolution.v(2) " "Verilog HDL Declaration information at convolution.v(2): object \"I_W\" differs only in case from object \"i_w\" in the same scope" {  } { { "convolution.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_PSUM i_psum convolution.v(2) " "Verilog HDL Declaration information at convolution.v(2): object \"I_PSUM\" differs only in case from object \"i_psum\" in the same scope" {  } { { "convolution.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602246987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution.v 1 1 " "Found 1 design units, including 1 entities, in source file convolution.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "convolution.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602246987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602246987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602247002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602247002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_X0 i_x0 adder.v(2) " "Verilog HDL Declaration information at adder.v(2): object \"I_X0\" differs only in case from object \"i_x0\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/adder.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602247018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_X1 i_x1 adder.v(2) " "Verilog HDL Declaration information at adder.v(2): object \"I_X1\" differs only in case from object \"i_x1\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/adder.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602247018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O_Y0 o_y0 adder.v(2) " "Verilog HDL Declaration information at adder.v(2): object \"O_Y0\" differs only in case from object \"o_y0\" in the same scope" {  } { { "adder.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/adder.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1532602247018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602247018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602247018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolution " "Elaborating entity \"convolution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1532602247112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_first_line convolution_first_line:cfl0 " "Elaborating entity \"convolution_first_line\" for hierarchy \"convolution_first_line:cfl0\"" {  } { { "convolution.v" "cfl0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element convolution_first_line:cfl0\|processing_element:pe0_0 " "Elaborating entity \"processing_element\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_0\"" {  } { { "convolution_first_line.v" "pe0_0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply convolution_first_line:cfl0\|processing_element:pe0_0\|multiply:mul0 " "Elaborating entity \"multiply\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_0\|multiply:mul0\"" {  } { { "processing_element.v" "mul0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder convolution_first_line:cfl0\|processing_element:pe0_0\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_0\|adder:add0\"" {  } { { "processing_element.v" "add0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff convolution_first_line:cfl0\|processing_element:pe0_0\|d_ff:dff0 " "Elaborating entity \"d_ff\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_0\|d_ff:dff0\"" {  } { { "processing_element.v" "dff0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element convolution_first_line:cfl0\|processing_element:pe0_1 " "Elaborating entity \"processing_element\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_1\"" {  } { { "convolution_first_line.v" "pe0_1" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder convolution_first_line:cfl0\|processing_element:pe0_1\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_1\|adder:add0\"" {  } { { "processing_element.v" "add0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff convolution_first_line:cfl0\|processing_element:pe0_1\|d_ff:dff0 " "Elaborating entity \"d_ff\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_1\|d_ff:dff0\"" {  } { { "processing_element.v" "dff0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element convolution_first_line:cfl0\|processing_element:pe0_2 " "Elaborating entity \"processing_element\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_2\"" {  } { { "convolution_first_line.v" "pe0_2" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder convolution_first_line:cfl0\|processing_element:pe0_2\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_2\|adder:add0\"" {  } { { "processing_element.v" "add0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element convolution_first_line:cfl0\|processing_element:pe0_3 " "Elaborating entity \"processing_element\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_3\"" {  } { { "convolution_first_line.v" "pe0_3" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder convolution_first_line:cfl0\|processing_element:pe0_3\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_3\|adder:add0\"" {  } { { "processing_element.v" "add0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff convolution_first_line:cfl0\|processing_element:pe0_3\|d_ff:dff0 " "Elaborating entity \"d_ff\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_3\|d_ff:dff0\"" {  } { { "processing_element.v" "dff0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_element convolution_first_line:cfl0\|processing_element:pe0_4 " "Elaborating entity \"processing_element\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_4\"" {  } { { "convolution_first_line.v" "pe0_4" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder convolution_first_line:cfl0\|processing_element:pe0_4\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_4\|adder:add0\"" {  } { { "processing_element.v" "add0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff convolution_first_line:cfl0\|processing_element:pe0_4\|d_ff:dff0 " "Elaborating entity \"d_ff\" for hierarchy \"convolution_first_line:cfl0\|processing_element:pe0_4\|d_ff:dff0\"" {  } { { "processing_element.v" "dff0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/processing_element.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturation convolution_first_line:cfl0\|saturation:sat0 " "Elaborating entity \"saturation\" for hierarchy \"convolution_first_line:cfl0\|saturation:sat0\"" {  } { { "convolution_first_line.v" "sat0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution_first_line.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 saturation.v(6) " "Verilog HDL assignment warning at saturation.v(6): truncated value with size 19 to match size of target (16)" {  } { { "saturation.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/saturation.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532602247487 "|convolution|convolution_first_line:cfl0|saturation:sat0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 saturation.v(7) " "Verilog HDL assignment warning at saturation.v(7): truncated value with size 19 to match size of target (16)" {  } { { "saturation.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/saturation.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1532602247487 "|convolution|convolution_first_line:cfl0|saturation:sat0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_d_ff generate_d_ff:gdf0 " "Elaborating entity \"generate_d_ff\" for hierarchy \"generate_d_ff:gdf0\"" {  } { { "convolution.v" "gdf0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/convolution.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602247518 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "convolution_first_line:cfl4\|processing_element:pe0_4\|multiply:mul0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"convolution_first_line:cfl4\|processing_element:pe0_4\|multiply:mul0\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/multiply.v" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1532602249237 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1532602249237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convolution_first_line:cfl4\|processing_element:pe0_4\|multiply:mul0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"convolution_first_line:cfl4\|processing_element:pe0_4\|multiply:mul0\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/multiply.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532602249534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convolution_first_line:cfl4\|processing_element:pe0_4\|multiply:mul0\|lpm_mult:Mult0 " "Instantiated megafunction \"convolution_first_line:cfl4\|processing_element:pe0_4\|multiply:mul0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532602249534 ""}  } { { "multiply.v" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/multiply.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532602249534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ies.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ies.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ies " "Found entity 1: mult_ies" {  } { { "db/mult_ies.tdf" "" { Text "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/db/mult_ies.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532602249659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602249659 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "110 " "Ignored 110 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "110 " "Ignored 110 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1532602250002 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1532602250002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2389 " "Implemented 2389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1532602250690 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1532602250690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2339 " "Implemented 2339 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1532602250690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1532602250690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/output_files/convolution.map.smsg " "Generated suppressed messages file C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/convolution6/output_files/convolution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602251034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532602251127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 26 19:50:51 2018 " "Processing ended: Thu Jul 26 19:50:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532602251127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532602251127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532602251127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1532602251127 ""}
