/* This file is autogenerated, do not manually alter.    */
/* If you are in the v5 tree, you can refresh headers    */
/* with the genheader utility in .../v5/scripts          */
#ifndef	MCPU_PROGMODEL_DEFS_H
#define	MCPU_PROGMODEL_DEFS_H

/*------------------------------------------------------------*/
/*
 * FMCR_CZ_ROM(32bit):
 * MCPU Instruction Rom
 */
#define	FMCR_CZ_ROM 0x00000000
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */
#define	FMCR_CZ_ROM_STEP 4
#define	FMCR_DZ_ROM_ROWS 8192
#define	FMCR_CC_ROM_ROWS 512

#define	FMCRF_CZ_ROM_ROW_LBN 0
#define	FMCRF_CZ_ROM_ROW_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_IMEM(32bit):
 * MCPU Instruction Memory
 */
#define	FMCR_CZ_IMEM 0x00010000
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */
#define	FMCR_CZ_IMEM_STEP 4
#define	FMCR_DZ_IMEM_ROWS 65536
#define	FMCR_CC_IMEM_ROWS 40960

#define	FMCRF_CZ_IMEM_ROW_LBN 0
#define	FMCRF_CZ_IMEM_ROW_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_DMEM(32bit):
 * MCPU Data Memory
 */
#define	FMCR_CZ_DMEM 0x00080000
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */
#define	FMCR_CZ_DMEM_STEP 4
#define	FMCR_DZ_DMEM_ROWS 65536
#define	FMCR_CC_DMEM_ROWS 8192

#define	FMCRF_CZ_DMEM_ROW_LBN 0
#define	FMCRF_CZ_DMEM_ROW_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_IOPAD_REG(16bit):
 * MC GPIO IO Pads input register (alias of MC GPIO input register 0)
 */
#define	FMCR_CZ_GPIO_IN_IOPAD_REG 0x00100000
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_GPIO_AUX_PWR_LBN 15
#define	FMCRF_CC_GPIO_AUX_PWR_WIDTH 1
#define	FMCRF_DZ_GPIO_OSC_SEL_LBN 15
#define	FMCRF_DZ_GPIO_OSC_SEL_WIDTH 1
#define	FMCRF_CZ_GPIO_IN_EXT_PHY1_RST_LBN 14
#define	FMCRF_CZ_GPIO_IN_EXT_PHY1_RST_WIDTH 1
#define	FMCRF_CZ_GPIO_IN_EXT_PHY0_RST_LBN 13
#define	FMCRF_CZ_GPIO_IN_EXT_PHY0_RST_WIDTH 1
#define	FMCRF_CZ_GPIO_IN_TRIG_IN_LBN 12
#define	FMCRF_CZ_GPIO_IN_TRIG_IN_WIDTH 1
#define	FMCRF_CZ_GPIO_IOPAD_RESERVED_LBN 0
#define	FMCRF_CZ_GPIO_IOPAD_RESERVED_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_REG(16bit):
 * MC GPIO input register [0-15]
 */
#define	FMCR_CZ_GPIO_IN_REG 0x00100000
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_GPIO_IN_REG_STEP 4
#define	FMCR_CZ_GPIO_IN_REG_ROWS 16

#define	FMCRF_DZ_GPIO_IN_LBN 0
#define	FMCRF_DZ_GPIO_IN_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_XFP_REG(16bit):
 * MC GPIO register dedicated for XFP functionality (alias of MC GPIO input register 1)
 */
#define	FMCR_CZ_GPIO_IN_XFP_REG 0x00100004
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_GPIO_IN_XFP_LBN 0
#define	FMCRF_CC_GPIO_IN_XFP_WIDTH 16
#define	FMCRF_DZ_GPIO_IN_PPS_OUT_XFP_LBN 15
#define	FMCRF_DZ_GPIO_IN_PPS_OUT_XFP_WIDTH 1
#define	FMCRF_DZ_GPIO_IN_PPS_IN_XFP_LBN 14
#define	FMCRF_DZ_GPIO_IN_PPS_IN_XFP_WIDTH 1
#define	FMCRF_DZ_GPIO_IN_XFP_LBN 0
#define	FMCRF_DZ_GPIO_IN_XFP_WIDTH 14


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_PCIE0_REG(16bit):
 * MC GPIO PCIE0 input register (alias of MC GPIO input register 2)
 */
#define	FMCR_CZ_GPIO_IN_PCIE0_REG 0x00100008
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_CFG_OBFF_MSG_MODE_LBN 12
#define	FMCRF_DZ_CFG_OBFF_MSG_MODE_WIDTH 2
#define	FMCRF_DZ_SII_XMLH_LTSSM_STATE_LBN 6
#define	FMCRF_DZ_SII_XMLH_LTSSM_STATE_WIDTH 6
#define	FMCRF_CC_SII_XMLH_LTSSM_STATE_LBN 6
#define	FMCRF_CC_SII_XMLH_LTSSM_STATE_WIDTH 5
#define	FMCRF_CC_SII_PM_CURRENT_STATE_LBN 3
#define	FMCRF_CC_SII_PM_CURRENT_STATE_WIDTH 3
#define	FMCRF_DZ_SII_PM_RSVD0_LBN 3
#define	FMCRF_DZ_SII_PM_RSVD0_WIDTH 3
#define	FMCRF_CZ_SII_RDLH_LINK_UP_LBN 2
#define	FMCRF_CZ_SII_RDLH_LINK_UP_WIDTH 1
#define	FMCRF_CZ_SII_LINK_REQ_RST_NOT_LBN 1
#define	FMCRF_CZ_SII_LINK_REQ_RST_NOT_WIDTH 1
#define	FMCRF_CZ_SII_XMLH_LINK_UP_LBN 0
#define	FMCRF_CZ_SII_XMLH_LINK_UP_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_PCIE1_REG(16bit):
 * MC GPIO PCIE1 input register (alias of MC GPIO input register 3)
 */
#define	FMCR_CZ_GPIO_IN_PCIE1_REG 0x0010000c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_SII_PM_TURNOFF_LBN 15
#define	FMCRF_CC_SII_PM_TURNOFF_WIDTH 1
#define	FMCRF_DZ_RADM_PM_TURNOFF_ALRT_LBN 15
#define	FMCRF_DZ_RADM_PM_TURNOFF_ALRT_WIDTH 1
#define	FMCRF_CC_SII_PM_TO_ACK_LBN 14
#define	FMCRF_CC_SII_PM_TO_ACK_WIDTH 1
#define	FMCRF_DZ_PCIE1_IN_REG_RSVD3_LBN 13
#define	FMCRF_DZ_PCIE1_IN_REG_RSVD3_WIDTH 2
#define	FMCRF_CC_SII_PM_PME_LBN 13
#define	FMCRF_CC_SII_PM_PME_WIDTH 1
#define	FMCRF_CZ_SII_WAKE_N_LBN 12
#define	FMCRF_CZ_SII_WAKE_N_WIDTH 1
#define	FMCRF_CC_SII_AUX_PM_EN_F1_LBN 11
#define	FMCRF_CC_SII_AUX_PM_EN_F1_WIDTH 1
#define	FMCRF_DZ_PCIE1_IN_REG_RSVD2_LBN 11
#define	FMCRF_DZ_PCIE1_IN_REG_RSVD2_WIDTH 1
#define	FMCRF_CC_SII_AUX_PM_EN_F0_LBN 10
#define	FMCRF_CC_SII_AUX_PM_EN_F0_WIDTH 1
#define	FMCRF_DZ_TPH_EN_CHANGED_ALRT_LBN 10
#define	FMCRF_DZ_TPH_EN_CHANGED_ALRT_WIDTH 1
#define	FMCRF_CC_SII_PM_PME_EN_F1_LBN 9
#define	FMCRF_CC_SII_PM_PME_EN_F1_WIDTH 1
#define	FMCRF_DZ_PCIE_CAPABILITY_CHNG_ALRT_LBN 9
#define	FMCRF_DZ_PCIE_CAPABILITY_CHNG_ALRT_WIDTH 1
#define	FMCRF_CC_SII_PM_PME_EN_F0_LBN 8
#define	FMCRF_CC_SII_PM_PME_EN_F0_WIDTH 1
#define	FMCRF_DZ_PM_CURRENT_STATE_ALRT_LBN 8
#define	FMCRF_DZ_PM_CURRENT_STATE_ALRT_WIDTH 1
#define	FMCRF_CC_SII_PM_STATUS_F1_LBN 7
#define	FMCRF_CC_SII_PM_STATUS_F1_WIDTH 1
#define	FMCRF_DZ_OBFF_MSG_ALRT_LBN 7
#define	FMCRF_DZ_OBFF_MSG_ALRT_WIDTH 1
#define	FMCRF_CC_SII_PM_STATUS_F0_LBN 6
#define	FMCRF_CC_SII_PM_STATUS_F0_WIDTH 1
#define	FMCRF_DZ_PM_DSTATE_ALRT_LBN 3
#define	FMCRF_DZ_PM_DSTATE_ALRT_WIDTH 4
#define	FMCRF_CC_SII_PM_DSTATE_F1_LBN 3
#define	FMCRF_CC_SII_PM_DSTATE_F1_WIDTH 3
#define	FMCRF_CC_SII_PM_DSTATE_F0_LBN 0
#define	FMCRF_CC_SII_PM_DSTATE_F0_WIDTH 3
#define	FMCFE_CC_SII_PM_DSTATE_D3 3
#define	FMCFE_CC_SII_PM_DSTATE_D2 2
#define	FMCFE_CC_SII_PM_DSTATE_D1 1
#define	FMCFE_CC_SII_PM_DSTATE_D0 0
#define	FMCRF_DZ_VF_TPH_EN_ALRT_LBN 2
#define	FMCRF_DZ_VF_TPH_EN_ALRT_WIDTH 1
#define	FMCRF_DZ_PM_AUX_PM_ALRT_LBN 1
#define	FMCRF_DZ_PM_AUX_PM_ALRT_WIDTH 1
#define	FMCRF_DZ_PM_PF_PME_ALRT_LBN 0
#define	FMCRF_DZ_PM_PF_PME_ALRT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_IN0_BPX_REG(16bit):
 * MC GPIO BPX0 input register (alias of MC GPIO input register 4/7)
 */
#define	FMCR_CC_PORT0_MC_GPIO_IN0_BPX_REG 0x00100010
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_IN0_BPX_REG(16bit):
 * MC GPIO BPX0 input register (alias of MC GPIO input register 4/7)
 */
#define	FMCR_CC_PORT1_MC_GPIO_IN0_BPX_REG 0x0010001c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_BPX_SGMII_TRAFFIC_LBN 2
#define	FMCRF_CC_BPX_SGMII_TRAFFIC_WIDTH 1
#define	FMCRF_CC_BPX_SGMII_AN_COMPLETE_LBN 1
#define	FMCRF_CC_BPX_SGMII_AN_COMPLETE_WIDTH 1
#define	FMCRF_CC_BPX_MR_AN_COMPLETE_LBN 0
#define	FMCRF_CC_BPX_MR_AN_COMPLETE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_GPIO_IN0_NP_REG(16bit):
 * MC GPIO NP input register 0 (alias of MC GPIO input register 4/6)
 */
#define	FMCR_DZ_PORT0_MC_GPIO_IN0_NP_REG 0x00100010
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_GPIO_IN0_NP_REG(16bit):
 * MC GPIO NP input register 0 (alias of MC GPIO input register 4/6)
 */
#define	FMCR_DZ_PORT1_MC_GPIO_IN0_NP_REG 0x00100018
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_NP_KRSD_ENERGY_DET_LBN 7
#define	FMCRF_DZ_NP_KRSD_ENERGY_DET_WIDTH 1
#define	FMCRF_DZ_NP_PCS_HI_BER_LBN 6
#define	FMCRF_DZ_NP_PCS_HI_BER_WIDTH 1
#define	FMCRF_DZ_NP_PCS40G_ALIGN_DONE_LBN 5
#define	FMCRF_DZ_NP_PCS40G_ALIGN_DONE_WIDTH 1
#define	FMCRF_DZ_NP_PCS_BLOCK_LOCK_LBN 4
#define	FMCRF_DZ_NP_PCS_BLOCK_LOCK_WIDTH 1
#define	FMCRF_DZ_NP_MAC_RX_LI_FAULT_LBN 3
#define	FMCRF_DZ_NP_MAC_RX_LI_FAULT_WIDTH 1
#define	FMCRF_DZ_NP_MAC_RX_REM_FAULT_LBN 2
#define	FMCRF_DZ_NP_MAC_RX_REM_FAULT_WIDTH 1
#define	FMCRF_DZ_NP_MAC_RX_LOC_FAULT_LBN 1
#define	FMCRF_DZ_NP_MAC_RX_LOC_FAULT_WIDTH 1
#define	FMCRF_DZ_NP_KRSD_LT_SIG_DET_LBN 0
#define	FMCRF_DZ_NP_KRSD_LT_SIG_DET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_GPIO_IN1_NP_REG(16bit):
 * MC GPIO NP input register 1 (alias of MC GPIO input register 5/7)
 */
#define	FMCR_DZ_PORT0_MC_GPIO_IN1_NP_REG 0x00100014
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_GPIO_IN1_NP_REG(16bit):
 * MC GPIO NP input register 1 (alias of MC GPIO input register 5/7)
 */
#define	FMCR_DZ_PORT1_MC_GPIO_IN1_NP_REG 0x0010001c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_NP_LPI_WAKE_ERR_LBN 7
#define	FMCRF_DZ_NP_LPI_WAKE_ERR_WIDTH 1
#define	FMCRF_DZ_NP_PMA_RX_QUIET_LBN 6
#define	FMCRF_DZ_NP_PMA_RX_QUIET_WIDTH 1
#define	FMCRF_DZ_NP_PMA_TX_ALERT_LBN 5
#define	FMCRF_DZ_NP_PMA_TX_ALERT_WIDTH 1
#define	FMCRF_DZ_NP_PMA_TX_QUIET_LBN 4
#define	FMCRF_DZ_NP_PMA_TX_QUIET_WIDTH 1
#define	FMCRF_DZ_NP_RX_LPI_ACTIVE_LBN 3
#define	FMCRF_DZ_NP_RX_LPI_ACTIVE_WIDTH 1
#define	FMCRF_DZ_NP_TX_LPI_ACTIVE_LBN 2
#define	FMCRF_DZ_NP_TX_LPI_ACTIVE_WIDTH 1
#define	FMCRF_DZ_NP_TX_TS_FIFO_RDY_LBN 1
#define	FMCRF_DZ_NP_TX_TS_FIFO_RDY_WIDTH 1
#define	FMCRF_DZ_NP_TX_TS_FIFO_OVF_LBN 0
#define	FMCRF_DZ_NP_TX_TS_FIFO_OVF_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_IN1_BPX_REG(16bit):
 * MC GPIO BPX1 input register (alias of MC GPIO input register 5/8)
 */
#define	FMCR_CC_PORT0_MC_GPIO_IN1_BPX_REG 0x00100014
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_IN1_BPX_REG(16bit):
 * MC GPIO BPX1 input register (alias of MC GPIO input register 5/8)
 */
#define	FMCR_CC_PORT1_MC_GPIO_IN1_BPX_REG 0x00100020
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_BPX_MR_PARLL_DET_FAULT_LBN 11
#define	FMCRF_CC_BPX_MR_PARLL_DET_FAULT_WIDTH 1
#define	FMCRF_CC_BPX_XGBR_RX_FAULT_LBN 10
#define	FMCRF_CC_BPX_XGBR_RX_FAULT_WIDTH 1
#define	FMCRF_CC_BPX_XGBR_TX_FAULT_LBN 9
#define	FMCRF_CC_BPX_XGBR_TX_FAULT_WIDTH 1
#define	FMCRF_CC_BPX_XGBR_BLOCK_LOCK_LBN 8
#define	FMCRF_CC_BPX_XGBR_BLOCK_LOCK_WIDTH 1
#define	FMCRF_CC_BPX_XGXS_COMMA_DET_LBN 7
#define	FMCRF_CC_BPX_XGXS_COMMA_DET_WIDTH 1
#define	FMCRF_CC_BPX_XGXS_MATCH_FAULT_LBN 6
#define	FMCRF_CC_BPX_XGXS_MATCH_FAULT_WIDTH 1
#define	FMCRF_CC_BPX_XGXS_SYNC_LOST_LBN 5
#define	FMCRF_CC_BPX_XGXS_SYNC_LOST_WIDTH 1
#define	FMCRF_CC_BPX_XGXS_CHAR_ERR_LBN 4
#define	FMCRF_CC_BPX_XGXS_CHAR_ERR_WIDTH 1
#define	FMCRF_CC_BPX_XGXS_DISP_ERR_LBN 3
#define	FMCRF_CC_BPX_XGXS_DISP_ERR_WIDTH 1
#define	FMCRF_CC_BPX_SGMII_DISP_ERR_LBN 2
#define	FMCRF_CC_BPX_SGMII_DISP_ERR_WIDTH 1
#define	FMCRF_CC_BPX_SGMII_CHAR_ERR_LBN 1
#define	FMCRF_CC_BPX_SGMII_CHAR_ERR_WIDTH 1
#define	FMCRF_CC_BPX_SGMII_COLLISION_LBN 0
#define	FMCRF_CC_BPX_SGMII_COLLISION_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_IN2_BPX_REG(16bit):
 * MC GPIO BPX2 input register (alias of MC GPIO input register 6/9)
 */
#define	FMCR_CC_PORT0_MC_GPIO_IN2_BPX_REG 0x00100018
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_IN2_BPX_REG(16bit):
 * MC GPIO BPX2 input register (alias of MC GPIO input register 6/9)
 */
#define	FMCR_CC_PORT1_MC_GPIO_IN2_BPX_REG 0x00100024
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_BPX_XFI_CLK_NO_LOCK_LBN 6
#define	FMCRF_CC_BPX_XFI_CLK_NO_LOCK_WIDTH 1
#define	FMCRF_CC_BPX_XFI_SD_SIG_OK_LBN 5
#define	FMCRF_CC_BPX_XFI_SD_SIG_OK_WIDTH 1
#define	FMCRF_CC_BPX_XGBR_SYNC_LBN 4
#define	FMCRF_CC_BPX_XGBR_SYNC_WIDTH 1
#define	FMCRF_CC_BPX_XGBR_GOOD_BER_LBN 3
#define	FMCRF_CC_BPX_XGBR_GOOD_BER_WIDTH 1
#define	FMCRF_CC_BPX_SD_RX_SIG_DET_LBN 2
#define	FMCRF_CC_BPX_SD_RX_SIG_DET_WIDTH 1
#define	FMCRF_CC_BPX_XGXS_ALIGN_DONE_LBN 1
#define	FMCRF_CC_BPX_XGXS_ALIGN_DONE_WIDTH 1
#define	FMCRF_CC_BPX_SGMII_LINK_LBN 0
#define	FMCRF_CC_BPX_SGMII_LINK_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_IN_GP0_REG(16bit):
 * MC GPIO input register (Reserved - alias of MC GPIO input register 8)
 */
#define	FMCR_DZ_GPIO_IN_GP0_REG 0x00100020
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_RMII_ARB_ADDR_LBN 2
#define	FMCRF_DZ_GPIO_RMII_ARB_ADDR_WIDTH 2
#define	FMCRF_DZ_GPIO_IPC_IN_LBN 0
#define	FMCRF_DZ_GPIO_IPC_IN_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_IN_GP1_REG(16bit):
 * MC GPIO input register (Reserved - alias of MC GPIO input register 9)
 */
#define	FMCR_DZ_GPIO_IN_GP1_REG 0x00100024
/* hunta0=mcpu_addr_map */



/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_FLR_REG(16bit):
 * MC GPIO FLR Alert input register (alias of MC GPIO input register 10)
 */
#define	FMCR_CZ_GPIO_IN_FLR_REG 0x00100028
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLR_PF_ACTIVE_REQ_LBN 15
#define	FMCRF_DZ_FLR_PF_ACTIVE_REQ_WIDTH 1
#define	FMCRF_CZ_FLR_VF_ACTIVE_REQ_LBN 10
#define	FMCRF_CZ_FLR_VF_ACTIVE_REQ_WIDTH 1
#define	FMCRF_CC_PORT1_PF_FLR_ACTIVE_LBN 9
#define	FMCRF_CC_PORT1_PF_FLR_ACTIVE_WIDTH 1
#define	FMCRF_CC_PORT0_PF_FLR_ACTIVE_LBN 8
#define	FMCRF_CC_PORT0_PF_FLR_ACTIVE_WIDTH 1
#define	FMCRF_CC_PORT1_SR_IOV_FLR_ACTIVE_LBN 4
#define	FMCRF_CC_PORT1_SR_IOV_FLR_ACTIVE_WIDTH 4
#define	FMCRF_DZ_SR_IOV_FLR_ACTIVE_LBN 0
#define	FMCRF_DZ_SR_IOV_FLR_ACTIVE_WIDTH 8
#define	FMCRF_CC_PORT0_SR_IOV_FLR_ACTIVE_LBN 0
#define	FMCRF_CC_PORT0_SR_IOV_FLR_ACTIVE_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CC_GPIO_IN_CALIP_IP_REG(16bit):
 * MC Integrated (Port 0) 10GBaseT Phy IP GPIO input register (alias of MC GPIO input register 11)
 */
#define	FMCR_CC_GPIO_IN_CALIP_IP_REG 0x0010002c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PORT0_CALISTO_PHY_LASI_LBN 15
#define	FMCRF_CC_PORT0_CALISTO_PHY_LASI_WIDTH 1
#define	FMCRF_CC_PORT0_PHY_GPIO_IN_LBN 0
#define	FMCRF_CC_PORT0_PHY_GPIO_IN_WIDTH 15


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_IN_PCIE_BME_REG(16bit):
 * MC VF BusMaster Enable Status input register.
 */
#define	FMCR_DZ_GPIO_IN_PCIE_BME_REG 0x0010002c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_TXPD2MC_WAKE_LBN 15
#define	FMCRF_DZ_TXPD2MC_WAKE_WIDTH 1
#define	FMCRF_DZ_TXPD2MC_IDLE_LBN 14
#define	FMCRF_DZ_TXPD2MC_IDLE_WIDTH 1
#define	FMCRF_DZ_RXPD2MC_WAKE_LBN 13
#define	FMCRF_DZ_RXPD2MC_WAKE_WIDTH 1
#define	FMCRF_DZ_RXPD2MC_IDLE_LBN 12
#define	FMCRF_DZ_RXPD2MC_IDLE_WIDTH 1
#define	FMCRF_DZ_PFBME_DIS_DET_LBN 11
#define	FMCRF_DZ_PFBME_DIS_DET_WIDTH 1
#define	FMCRF_DZ_VFBME_DIS_DET_LBN 10
#define	FMCRF_DZ_VFBME_DIS_DET_WIDTH 1
#define	FMCRF_DZ_VFBME_SEG_LBN 0
#define	FMCRF_DZ_VFBME_SEG_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_PCIE_PHY_REG(16bit):
 * MC PCIE PHY GPIO input register (alias of MC GPIO input register 12)
 */
#define	FMCR_CZ_GPIO_IN_PCIE_PHY_REG 0x00100030
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_GPIO_PCIE_PHY_RST_REQ_LBN 10
#define	FMCRF_CC_GPIO_PCIE_PHY_RST_REQ_WIDTH 1
#define	FMCRF_DZ_GPIO_PCIE_BLOCK_TLP_LBN 10
#define	FMCRF_DZ_GPIO_PCIE_BLOCK_TLP_WIDTH 1
#define	FMCRF_CZ_GPIO_PCIE_PERST_REQ_LBN 9
#define	FMCRF_CZ_GPIO_PCIE_PERST_REQ_WIDTH 1
#define	FMCRF_CZ_GPIO_PCIE_CLK_REQ_LBN 8
#define	FMCRF_CZ_GPIO_PCIE_CLK_REQ_WIDTH 1
#define	FMCRF_CC_GPIO_SD_WSTATE_LBN 6
#define	FMCRF_CC_GPIO_SD_WSTATE_WIDTH 2
#define	FMCRF_DZ_GPIO_OBFF_WAKE_IDLE_LBN 7
#define	FMCRF_DZ_GPIO_OBFF_WAKE_IDLE_WIDTH 1
#define	FMCRF_DZ_GPIO_OBFF_WAKE_OBFF_LBN 6
#define	FMCRF_DZ_GPIO_OBFF_WAKE_OBFF_WIDTH 1
#define	FMCRF_CC_GPIO_SD_PSTATE_LBN 4
#define	FMCRF_CC_GPIO_SD_PSTATE_WIDTH 2
#define	FMCRF_DZ_GPIO_OBFF_WAKE_CPU_ACT_LBN 5
#define	FMCRF_DZ_GPIO_OBFF_WAKE_CPU_ACT_WIDTH 1
#define	FMCRF_DZ_GPIO_OBFF_WAKE_ERR_LBN 4
#define	FMCRF_DZ_GPIO_OBFF_WAKE_ERR_WIDTH 1
#define	FMCRF_CC_GPIO_SD_RESERVED_LBN 3
#define	FMCRF_CC_GPIO_SD_RESERVED_WIDTH 1
#define	FMCRF_DZ_GPIO_SD_LOCK_LBN 3
#define	FMCRF_DZ_GPIO_SD_LOCK_WIDTH 1
#define	FMCRF_CC_GPIO_SD_LOCK_LBN 2
#define	FMCRF_CC_GPIO_SD_LOCK_WIDTH 1
#define	FMCRF_DZ_GPIO_APP_REQ_RETRY_EN_LBN 2
#define	FMCRF_DZ_GPIO_APP_REQ_RETRY_EN_WIDTH 1
#define	FMCRF_CC_GPIO_SD_READY_LBN 1
#define	FMCRF_CC_GPIO_SD_READY_WIDTH 1
#define	FMCRF_DZ_GPIO_PCIE_SPEED_LBN 0
#define	FMCRF_DZ_GPIO_PCIE_SPEED_WIDTH 2
#define	FMCRF_CC_GPIO_PCIE_SPEED_LBN 0
#define	FMCRF_CC_GPIO_PCIE_SPEED_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_XG_RINIT_REG(16bit):
 * MC XGMII/RAM INIT GPIO input register (alias of MC GPIO input register 13)
 */
#define	FMCR_CZ_GPIO_IN_XG_RINIT_REG 0x00100034
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MBU_ATE_MODE_LBN 13
#define	FMCRF_DZ_MBU_ATE_MODE_WIDTH 1
#define	FMCRF_CC_MBU_ATE_MODE_LBN 12
#define	FMCRF_CC_MBU_ATE_MODE_WIDTH 1
#define	FMCRF_DZ_BANK13_IN_RSVD12_LBN 12
#define	FMCRF_DZ_BANK13_IN_RSVD12_WIDTH 1
#define	FMCRF_CC_MBU_TRIG_EVENT_LBN 11
#define	FMCRF_CC_MBU_TRIG_EVENT_WIDTH 1
#define	FMCRF_DZ_BANK13_IN_RSVD11_LBN 11
#define	FMCRF_DZ_BANK13_IN_RSVD11_WIDTH 1
#define	FMCRF_CC_P1_TRIG_EVENT_LBN 10
#define	FMCRF_CC_P1_TRIG_EVENT_WIDTH 1
#define	FMCRF_DZ_PORT1_RI_DONE_LBN 10
#define	FMCRF_DZ_PORT1_RI_DONE_WIDTH 1
#define	FMCRF_CC_P0_TRIG_EVENT_LBN 9
#define	FMCRF_CC_P0_TRIG_EVENT_WIDTH 1
#define	FMCRF_DZ_NWK_ENG_RI_DONE_LBN 9
#define	FMCRF_DZ_NWK_ENG_RI_DONE_WIDTH 1
#define	FMCRF_CC_PORT1_RI_DONE_LBN 8
#define	FMCRF_CC_PORT1_RI_DONE_WIDTH 1
#define	FMCRF_DZ_BIU_RI_DONE_LBN 6
#define	FMCRF_DZ_BIU_RI_DONE_WIDTH 3
#define	FMCRF_CC_PORT0_RI_DONE_LBN 7
#define	FMCRF_CC_PORT0_RI_DONE_WIDTH 1
#define	FMCRF_CC_BIU_RI_DONE_LBN 6
#define	FMCRF_CC_BIU_RI_DONE_WIDTH 1
#define	FMCRF_CZ_GMACTX_RI_DONE_LBN 5
#define	FMCRF_CZ_GMACTX_RI_DONE_WIDTH 1
#define	FMCRF_CZ_GMACRX_RI_DONE_LBN 4
#define	FMCRF_CZ_GMACRX_RI_DONE_WIDTH 1
#define	FMCRF_CZ_CPL_CHK_ERR_IN_LBN 3
#define	FMCRF_CZ_CPL_CHK_ERR_IN_WIDTH 1
#define	FMCRF_CZ_RAM_INIT_DONE_LBN 2
#define	FMCRF_CZ_RAM_INIT_DONE_WIDTH 1
#define	FMCRF_CZ_PORT1_XG_MGMT_INT_LBN 1
#define	FMCRF_CZ_PORT1_XG_MGMT_INT_WIDTH 1
#define	FMCRF_CZ_PORT0_XG_MGMT_INT_LBN 0
#define	FMCRF_CZ_PORT0_XG_MGMT_INT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_IN_DPCPU_GPIO_REG(16bit):
 * MC/DPCPU GPIO input register (alias of MC GPIO input register 14)
 */
#define	FMCR_DZ_GPIO_IN_DPCPU_GPIO_REG 0x00100038
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_IN_DPCPU_GPIO_LBN 0
#define	FMCRF_DZ_GPIO_IN_DPCPU_GPIO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_IN_STRAP_REG(16bit):
 * MC GPIO Strap input register (alias of MC GPIO input register 15)
 */
#define	FMCR_CZ_GPIO_IN_STRAP_REG 0x0010003c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_GPIO_CALIP_STANDALONE_LBN 15
#define	FMCRF_CC_GPIO_CALIP_STANDALONE_WIDTH 1
#define	FMCRF_DZ_GPIO_BURN_IN_EN_LBN 15
#define	FMCRF_DZ_GPIO_BURN_IN_EN_WIDTH 1
#define	FMCRF_CC_GPIO_F1_ROM_BAR_EN_LBN 14
#define	FMCRF_CC_GPIO_F1_ROM_BAR_EN_WIDTH 1
#define	FMCRF_DZ_GPIO_RUN_MBIST_LBN 14
#define	FMCRF_DZ_GPIO_RUN_MBIST_WIDTH 1
#define	FMCRF_CC_GPIO_F0_ROM_BAR_EN_LBN 13
#define	FMCRF_CC_GPIO_F0_ROM_BAR_EN_WIDTH 1
#define	FMCRF_DZ_GPIO_IDDQ_EN_LBN 13
#define	FMCRF_DZ_GPIO_IDDQ_EN_WIDTH 1
#define	FMCRF_CC_GPIO_SW_DEFINED0_LBN 12
#define	FMCRF_CC_GPIO_SW_DEFINED0_WIDTH 1
#define	FMCRF_DZ_GPIO_MC_BIST_LBN 12
#define	FMCRF_DZ_GPIO_MC_BIST_WIDTH 1
#define	FMCRF_CC_GPIO_ATE_PCIE_SPEED_LBN 11
#define	FMCRF_CC_GPIO_ATE_PCIE_SPEED_WIDTH 1
#define	FMCRF_DZ_GPIO_AUX_PWR_DET_LBN 11
#define	FMCRF_DZ_GPIO_AUX_PWR_DET_WIDTH 1
#define	FMCRF_CC_GPIO_FAST_LINK_LBN 10
#define	FMCRF_CC_GPIO_FAST_LINK_WIDTH 1
#define	FMCRF_DZ_GPIO_POWER_DOWN_LBN 10
#define	FMCRF_DZ_GPIO_POWER_DOWN_WIDTH 1
#define	FMCRF_CC_GPIO_RETRY_POR_EN_LBN 9
#define	FMCRF_CC_GPIO_RETRY_POR_EN_WIDTH 1
#define	FMCRF_DZ_GPIO_NO_FLASH_LBN 9
#define	FMCRF_DZ_GPIO_NO_FLASH_WIDTH 1
#define	FMCRF_CC_GPIO_LTSSM_DIS_LBN 8
#define	FMCRF_CC_GPIO_LTSSM_DIS_WIDTH 1
#define	FMCRF_DZ_GPIO_RM1_LBN 8
#define	FMCRF_DZ_GPIO_RM1_WIDTH 1
#define	FMCRF_CC_GPIO_RMII_CLK_LBN 7
#define	FMCRF_CC_GPIO_RMII_CLK_WIDTH 1
#define	FMCRF_DZ_GPIO_RM0_LBN 7
#define	FMCRF_DZ_GPIO_RM0_WIDTH 1
#define	FMCRF_CC_GPIO_NO_FLASH_LBN 6
#define	FMCRF_CC_GPIO_NO_FLASH_WIDTH 1
#define	FMCRF_DZ_GPIO_RINIT_DIS_LBN 6
#define	FMCRF_DZ_GPIO_RINIT_DIS_WIDTH 1
#define	FMCRF_CC_GPIO_PORTM_LBN 5
#define	FMCRF_CC_GPIO_PORTM_WIDTH 1
#define	FMCRF_DZ_GPIO_LMODE_LBN 5
#define	FMCRF_DZ_GPIO_LMODE_WIDTH 1
#define	FMCRF_CC_GPIO_PD_LBN 4
#define	FMCRF_CC_GPIO_PD_WIDTH 1
#define	FMCRF_DZ_GPIO_FAST_LINK_LBN 4
#define	FMCRF_DZ_GPIO_FAST_LINK_WIDTH 1
#define	FMCRF_CC_GPIO_RINIT_DIS_LBN 3
#define	FMCRF_CC_GPIO_RINIT_DIS_WIDTH 1
#define	FMCRF_DZ_GPIO_RME_LBN 3
#define	FMCRF_DZ_GPIO_RME_WIDTH 1
#define	FMCRF_CC_GPIO_ATE_BIST_LBN 2
#define	FMCRF_CC_GPIO_ATE_BIST_WIDTH 1
#define	FMCRF_DZ_GPIO_CFG_RETRY_EN_LBN 2
#define	FMCRF_DZ_GPIO_CFG_RETRY_EN_WIDTH 1
#define	FMCRF_CC_GPIO_FW_RELOAD_LBN 1
#define	FMCRF_CC_GPIO_FW_RELOAD_WIDTH 1
#define	FMCRF_DZ_GPIO_LTSSM_DIS_LBN 1
#define	FMCRF_DZ_GPIO_LTSSM_DIS_WIDTH 1
#define	FMCRF_CC_GPIO_IDDQ_EN_LBN 0
#define	FMCRF_CC_GPIO_IDDQ_EN_WIDTH 1
#define	FMCRF_DZ_GPIO_PCIE_GEN3_LBN 0
#define	FMCRF_DZ_GPIO_PCIE_GEN3_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OUT_IOPAD_REG(16bit):
 * MC GPIO IO Pads output register (alias of MC GPIO output register 0)
 */
#define	FMCR_CZ_GPIO_OUT_IOPAD_REG 0x00100040
/* sienaa0,hunta0=mcpu_addr_map */

/* defined as FMCRF_CC_GPIO_AUX_PWR_LBN 15; access=RW reset=0 */
/* defined as FMCRF_CC_GPIO_AUX_PWR_WIDTH 1 */
/* defined as FMCRF_DZ_GPIO_OSC_SEL_LBN 15; access=RW reset=0x0 */
/* defined as FMCRF_DZ_GPIO_OSC_SEL_WIDTH 1 */
#define	FMCRF_CZ_GPIO_EXT_PHY1_RST_LBN 14
#define	FMCRF_CZ_GPIO_EXT_PHY1_RST_WIDTH 1
#define	FMCRF_CZ_GPIO_EXT_PHY0_RST_LBN 13
#define	FMCRF_CZ_GPIO_EXT_PHY0_RST_WIDTH 1
#define	FMCRF_CZ_GPIO_IN_TRIG_IN_RSV_LBN 12
#define	FMCRF_CZ_GPIO_IN_TRIG_IN_RSV_WIDTH 1
#define	FMCRF_CC_GPIO_RMII_TX_OE_SW_LBN 11
#define	FMCRF_CC_GPIO_RMII_TX_OE_SW_WIDTH 1
#define	FMCRF_CC_GPIO_RMII_TX_OE_CTRL_LBN 10
#define	FMCRF_CC_GPIO_RMII_TX_OE_CTRL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OUT_REG(16bit):
 * MC GPIO output register [0-15]
 */
#define	FMCR_CZ_GPIO_OUT_REG 0x00100040
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_GPIO_OUT_REG_STEP 4
#define	FMCR_CZ_GPIO_OUT_REG_ROWS 16

#define	FMCRF_DZ_GPIO_OUT_LBN 0
#define	FMCRF_DZ_GPIO_OUT_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OUT_XFP_REG(16bit):
 * MC GPIO IO Pads output register (alias of MC GPIO output register 1)
 */
#define	FMCR_CZ_GPIO_OUT_XFP_REG 0x00100044
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_GPIO_OUT_XFP_BITS_LBN 0
#define	FMCRF_CC_GPIO_OUT_XFP_BITS_WIDTH 16
#define	FMCRF_DZ_GPIO_OUT_PPS_OUT_XFP_LBN 15
#define	FMCRF_DZ_GPIO_OUT_PPS_OUT_XFP_WIDTH 1
#define	FMCRF_DZ_GPIO_OUT_PPS_IN_XFP_LBN 14
#define	FMCRF_DZ_GPIO_OUT_PPS_IN_XFP_WIDTH 1
#define	FMCRF_DZ_GPIO_OUT_XFP_BITS_LBN 0
#define	FMCRF_DZ_GPIO_OUT_XFP_BITS_WIDTH 14


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OUT_PCIE1_REG(16bit):
 * MC GPIO PCIE1 output register (alias of MC GPIO output register 3)
 */
#define	FMCR_CZ_GPIO_OUT_PCIE1_REG 0x0010004c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_SII_CMD_RSVD0_LBN 3
#define	FMCRF_DZ_SII_CMD_RSVD0_WIDTH 29
#define	FMCRF_CC_SII_APPS_PM_XMT_PME_F1_LBN 6
#define	FMCRF_CC_SII_APPS_PM_XMT_PME_F1_WIDTH 1
#define	FMCRF_CC_SII_APPS_PM_XMT_PME_F0_LBN 5
#define	FMCRF_CC_SII_APPS_PM_XMT_PME_F0_WIDTH 1
#define	FMCRF_CC_SII_APP_OUTBAND_PWRUP_CMD_F1_LBN 4
#define	FMCRF_CC_SII_APP_OUTBAND_PWRUP_CMD_F1_WIDTH 1
#define	FMCRF_CC_SII_APP_OUTBAND_PWRUP_CMD_F0_LBN 3
#define	FMCRF_CC_SII_APP_OUTBAND_PWRUP_CMD_F0_WIDTH 1
#define	FMCRF_CZ_SII_APP_REQ_READY_L23_LBN 2
#define	FMCRF_CZ_SII_APP_REQ_READY_L23_WIDTH 1
#define	FMCRF_CZ_SII_APP_REQ_EXIT_L1_LBN 1
#define	FMCRF_CZ_SII_APP_REQ_EXIT_L1_WIDTH 1
#define	FMCRF_CZ_SII_APP_REQ_ENTR_L1_LBN 0
#define	FMCRF_CZ_SII_APP_REQ_ENTR_L1_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_OUT_GP0_REG(16bit):
 * MC GPIO General purpose output register (alias of MC GPIO output register 8)
 */
#define	FMCR_DZ_GPIO_OUT_GP0_REG 0x00100060
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_OUT8_RSVD15_2_LBN 2
#define	FMCRF_DZ_GPIO_OUT8_RSVD15_2_WIDTH 14
#define	FMCRF_DZ_GPIO_MC_IPC_OUT_LBN 0
#define	FMCRF_DZ_GPIO_MC_IPC_OUT_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_OUT_GP1_REG(16bit):
 * MC GPIO General purpose output register (alias of MC GPIO output register 9)
 */
#define	FMCR_DZ_GPIO_OUT_GP1_REG 0x00100064
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_OUT9_RSVD15_2_LBN 2
#define	FMCRF_DZ_GPIO_OUT9_RSVD15_2_WIDTH 14
#define	FMCRF_DZ_GPIO_OUT9_RSVD1_0_LBN 0
#define	FMCRF_DZ_GPIO_OUT9_RSVD1_0_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OUT_FLR_REG(16bit):
 * MC GPIO FLR Alert output register (alias of MC GPIO output register 10)
 */
#define	FMCR_CZ_GPIO_OUT_FLR_REG 0x00100068
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PORT1_PF_FLR_DONE_LBN 9
#define	FMCRF_CZ_PORT1_PF_FLR_DONE_WIDTH 1
#define	FMCRF_CZ_PORT0_PF_FLR_DONE_LBN 8
#define	FMCRF_CZ_PORT0_PF_FLR_DONE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OUT_CALIP_REG(16bit):
 * MC GPIO Output register to Integrated (Port 0) 10GBaseT Phy (alias of MC GPIO output register 11)
 */
#define	FMCR_CZ_GPIO_OUT_CALIP_REG 0x0010006c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_GPIO_CALIP_LBN 0
#define	FMCRF_CZ_GPIO_CALIP_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OUT_PCIEC_CTL_REG(16bit):
 * MC GPIO Output register to Integrated (Port 0) 10GBaseT Phy (alias of MC GPIO output register 12)
 */
#define	FMCR_CZ_GPIO_OUT_PCIEC_CTL_REG 0x00100070
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_RSVD5_LBN 5
#define	FMCRF_DZ_GPIO_RSVD5_WIDTH 1
#define	FMCRF_DZ_GPIO_MC_BLOCK_TLP_LBN 4
#define	FMCRF_DZ_GPIO_MC_BLOCK_TLP_WIDTH 1
#define	FMCRF_DZ_GPIO_AUX_PWR_CAP_LBN 3
#define	FMCRF_DZ_GPIO_AUX_PWR_CAP_WIDTH 1
#define	FMCRF_CZ_GPIO_WAKE_LBN 2
#define	FMCRF_CZ_GPIO_WAKE_WIDTH 1
#define	FMCRF_CZ_GPIO_RETRY_RESET_LBN 1
#define	FMCRF_CZ_GPIO_RETRY_RESET_WIDTH 1
#define	FMCRF_CZ_GPIO_RETRY_SET_LBN 0
#define	FMCRF_CZ_GPIO_RETRY_SET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_OUT_DPCPU_GPIO_REG(16bit):
 * MC/DPCPU GPIO Output register (alias of MC GPIO output register 14)
 */
#define	FMCR_DZ_GPIO_OUT_DPCPU_GPIO_REG 0x00100078
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_OUT_DPCPU_GPIO_LBN 0
#define	FMCRF_DZ_GPIO_OUT_DPCPU_GPIO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_OUT_STRAP_REG(16bit):
 * MC GPIO Output register (alias of MC GPIO output register 15)
 */
#define	FMCR_DZ_GPIO_OUT_STRAP_REG 0x0010007c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_OUT_STRAP_RESERVED_LBN 3
#define	FMCRF_DZ_GPIO_OUT_STRAP_RESERVED_WIDTH 13
#define	FMCRF_DZ_GPIO_NCSI_PAUSE_LBN 2
#define	FMCRF_DZ_GPIO_NCSI_PAUSE_WIDTH 1
#define	FMCRF_DZ_GPIO_RMII_TX_OE_SW_LBN 1
#define	FMCRF_DZ_GPIO_RMII_TX_OE_SW_WIDTH 1
#define	FMCRF_DZ_GPIO_RMII_TX_OE_CTRL_LBN 0
#define	FMCRF_DZ_GPIO_RMII_TX_OE_CTRL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_STATUS_REG(16bit):
 * MC GPIO status register [0-15]
 */
#define	FMCR_CZ_GPIO_STATUS_REG 0x00100080
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_GPIO_STATUS_REG_STEP 4
#define	FMCR_CZ_GPIO_STATUS_REG_ROWS 16

#define	FMCRF_DZ_GPIO_STATUS_LBN 0
#define	FMCRF_DZ_GPIO_STATUS_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_STATUS_IOPAD_REG(16bit):
 * MC GPIO IO Pads status register (alias of MC GPIO status register 0)
 */
#define	FMCR_CZ_GPIO_STATUS_IOPAD_REG 0x00100080
/* sienaa0,hunta0=mcpu_addr_map */

/* defined as FMCRF_CC_GPIO_AUX_PWR_LBN 15; access=RC reset=0 */
/* defined as FMCRF_CC_GPIO_AUX_PWR_WIDTH 1 */
/* defined as FMCRF_DZ_GPIO_OSC_SEL_LBN 15; access=RC reset=0x0 */
/* defined as FMCRF_DZ_GPIO_OSC_SEL_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_STATUS_XFP_REG(16bit):
 * MC GPIO register dedicated for XFP functionality (alias of MC GPIO status register 1)
 */
#define	FMCR_CZ_GPIO_STATUS_XFP_REG 0x00100084
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_GPIO_STATUS_XFP_LBN 0
#define	FMCRF_CZ_GPIO_STATUS_XFP_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_STATUS_PCIE0_REG(16bit):
 * MC GPIO PCIE0 status register (alias of MC GPIO status register 2)
 */
#define	FMCR_CZ_GPIO_STATUS_PCIE0_REG 0x00100088
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_IN_REG0_RSVD1_LBN 14
#define	FMCRF_DZ_PCIE_IN_REG0_RSVD1_WIDTH 2
#define	FMCRF_DZ_SII_OBFF_EN_CFG_LBN 12
#define	FMCRF_DZ_SII_OBFF_EN_CFG_WIDTH 2
/* defined as FMCRF_DZ_SII_XMLH_LTSSM_STATE_LBN 6; access=RC reset=0x0 */
/* defined as FMCRF_DZ_SII_XMLH_LTSSM_STATE_WIDTH 6 */
/* defined as FMCRF_CC_SII_XMLH_LTSSM_STATE_LBN 6; access=RC reset=0x0 */
/* defined as FMCRF_CC_SII_XMLH_LTSSM_STATE_WIDTH 5 */
/* defined as FMCRF_CC_SII_PM_CURRENT_STATE_LBN 3; access=RC reset=0x0 */
/* defined as FMCRF_CC_SII_PM_CURRENT_STATE_WIDTH 3 */
#define	FMCRF_DZ_PCIE_IN_REG0_RSVD0_LBN 3
#define	FMCRF_DZ_PCIE_IN_REG0_RSVD0_WIDTH 3
/* defined as FMCRF_CZ_SII_RDLH_LINK_UP_LBN 2; access=RC reset=0 */
/* defined as FMCRF_CZ_SII_RDLH_LINK_UP_WIDTH 1 */
/* defined as FMCRF_CZ_SII_LINK_REQ_RST_NOT_LBN 1; access=RC reset=0 */
/* defined as FMCRF_CZ_SII_LINK_REQ_RST_NOT_WIDTH 1 */
/* defined as FMCRF_CZ_SII_XMLH_LINK_UP_LBN 0; access=RC reset=0 */
/* defined as FMCRF_CZ_SII_XMLH_LINK_UP_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_STATUS_PCIE1_REG(16bit):
 * MC GPIO PCIE1 status register (alias of MC GPIO status register 3)
 */
#define	FMCR_CZ_GPIO_STATUS_PCIE1_REG 0x0010008c
/* sienaa0,hunta0=mcpu_addr_map */

/* defined as FMCRF_CC_SII_PM_TURNOFF_LBN 15; access=RC reset=0 */
/* defined as FMCRF_CC_SII_PM_TURNOFF_WIDTH 1 */
#define	FMCRF_DZ_SII_PM_TURNOFF_ALRT_STAT_LBN 15
#define	FMCRF_DZ_SII_PM_TURNOFF_ALRT_STAT_WIDTH 1
/* defined as FMCRF_CC_SII_PM_TO_ACK_LBN 14; access=RC reset=0 */
/* defined as FMCRF_CC_SII_PM_TO_ACK_WIDTH 1 */
#define	FMCRF_DZ_SII_PM_RSVD2_LBN 13
#define	FMCRF_DZ_SII_PM_RSVD2_WIDTH 2
/* defined as FMCRF_CC_SII_PM_PME_LBN 13; access=RC reset=0 */
/* defined as FMCRF_CC_SII_PM_PME_WIDTH 1 */
/* defined as FMCRF_CZ_SII_WAKE_N_LBN 12; access=RC reset=0 */
/* defined as FMCRF_CZ_SII_WAKE_N_WIDTH 1 */
/* defined as FMCRF_CC_SII_AUX_PM_EN_F1_LBN 11; access=RC reset=0 */
/* defined as FMCRF_CC_SII_AUX_PM_EN_F1_WIDTH 1 */
#define	FMCRF_DZ_SII_PM_RSVD1_STATE_LBN 9
#define	FMCRF_DZ_SII_PM_RSVD1_STATE_WIDTH 3
/* defined as FMCRF_CC_SII_AUX_PM_EN_F0_LBN 10; access=RC reset=0 */
/* defined as FMCRF_CC_SII_AUX_PM_EN_F0_WIDTH 1 */
/* defined as FMCRF_CC_SII_PM_PME_EN_F1_LBN 9; access=RC reset=0 */
/* defined as FMCRF_CC_SII_PM_PME_EN_F1_WIDTH 1 */
/* defined as FMCRF_CC_SII_PM_PME_EN_F0_LBN 8; access=RC reset=0 */
/* defined as FMCRF_CC_SII_PM_PME_EN_F0_WIDTH 1 */
#define	FMCRF_DZ_SII_PM_CURRENT_STATE_ALRT_STATE_LBN 8
#define	FMCRF_DZ_SII_PM_CURRENT_STATE_ALRT_STATE_WIDTH 1
/* defined as FMCRF_CC_SII_PM_STATUS_F1_LBN 7; access=RC reset=0 */
/* defined as FMCRF_CC_SII_PM_STATUS_F1_WIDTH 1 */
#define	FMCRF_DZ_SII_OBFF_MSG_ALRT_STAT_LBN 7
#define	FMCRF_DZ_SII_OBFF_MSG_ALRT_STAT_WIDTH 1
/* defined as FMCRF_CC_SII_PM_STATUS_F0_LBN 6; access=RC reset=0 */
/* defined as FMCRF_CC_SII_PM_STATUS_F0_WIDTH 1 */
#define	FMCRF_DZ_SII_PM_DSTATE_ALRT_STAT_LBN 3
#define	FMCRF_DZ_SII_PM_DSTATE_ALRT_STAT_WIDTH 4
/* defined as FMCRF_CC_SII_PM_DSTATE_F1_LBN 3; access=RC reset=0x0 */
/* defined as FMCRF_CC_SII_PM_DSTATE_F1_WIDTH 3 */
/* defined as FMCRF_CC_SII_PM_DSTATE_F0_LBN 0; access=RC reset=0x0 */
/* defined as FMCRF_CC_SII_PM_DSTATE_F0_WIDTH 3 */
#define	FMCRF_DZ_SII_VF_TPH_EN_ALRT_STAT_LBN 2
#define	FMCRF_DZ_SII_VF_TPH_EN_ALRT_STAT_WIDTH 1
#define	FMCRF_DZ_SII_PM_AUX_PM_ALRT_STAT_LBN 1
#define	FMCRF_DZ_SII_PM_AUX_PM_ALRT_STAT_WIDTH 1
#define	FMCRF_DZ_SII_PM_PF_PME_ALRT_STAT_LBN 0
#define	FMCRF_DZ_SII_PM_PF_PME_ALRT_STAT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_STATUS0_BPX_REG(16bit):
 * MC GPIO BPX0 status register (alias of MC GPIO status register 4/7)
 */
#define	FMCR_CC_PORT0_MC_GPIO_STATUS0_BPX_REG 0x00100090
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_STATUS0_BPX_REG(16bit):
 * MC GPIO BPX0 status register (alias of MC GPIO status register 4/7)
 */
#define	FMCR_CC_PORT1_MC_GPIO_STATUS0_BPX_REG 0x0010009c
/* sienaa0=mcpu_addr_map */

/* defined as FMCRF_CC_BPX_SGMII_TRAFFIC_LBN 2; access=RO reset=0 */
/* defined as FMCRF_CC_BPX_SGMII_TRAFFIC_WIDTH 1 */
/* defined as FMCRF_CC_BPX_SGMII_AN_COMPLETE_LBN 1; access=RO reset=0 */
/* defined as FMCRF_CC_BPX_SGMII_AN_COMPLETE_WIDTH 1 */
/* defined as FMCRF_CC_BPX_MR_AN_COMPLETE_LBN 0; access=RO reset=0 */
/* defined as FMCRF_CC_BPX_MR_AN_COMPLETE_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_GPIO_STATUS0_NP_REG(16bit):
 * MC GPIO NP status register 0 (alias of MC GPIO status register 4/6) - check MC_GPIO_IN0_NP_REG for field description
 */
#define	FMCR_DZ_PORT0_MC_GPIO_STATUS0_NP_REG 0x00100090
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_GPIO_STATUS0_NP_REG(16bit):
 * MC GPIO NP status register 0 (alias of MC GPIO status register 4/6) - check MC_GPIO_IN0_NP_REG for field description
 */
#define	FMCR_DZ_PORT1_MC_GPIO_STATUS0_NP_REG 0x00100098
/* hunta0=mcpu_addr_map */

/* defined as FMCRF_DZ_NP_KRSD_ENERGY_DET_LBN 7; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_KRSD_ENERGY_DET_WIDTH 1 */
/* defined as FMCRF_DZ_NP_PCS_HI_BER_LBN 6; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_PCS_HI_BER_WIDTH 1 */
/* defined as FMCRF_DZ_NP_PCS40G_ALIGN_DONE_LBN 5; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_PCS40G_ALIGN_DONE_WIDTH 1 */
/* defined as FMCRF_DZ_NP_PCS_BLOCK_LOCK_LBN 4; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_PCS_BLOCK_LOCK_WIDTH 1 */
/* defined as FMCRF_DZ_NP_MAC_RX_LI_FAULT_LBN 3; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_MAC_RX_LI_FAULT_WIDTH 1 */
/* defined as FMCRF_DZ_NP_MAC_RX_REM_FAULT_LBN 2; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_MAC_RX_REM_FAULT_WIDTH 1 */
/* defined as FMCRF_DZ_NP_MAC_RX_LOC_FAULT_LBN 1; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_MAC_RX_LOC_FAULT_WIDTH 1 */
/* defined as FMCRF_DZ_NP_KRSD_LT_SIG_DET_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_KRSD_LT_SIG_DET_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_STATUS1_BPX_REG(16bit):
 * MC GPIO BPX1 status register (alias of MC GPIO status register 5/8)
 */
#define	FMCR_CC_PORT0_MC_GPIO_STATUS1_BPX_REG 0x00100094
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_STATUS1_BPX_REG(16bit):
 * MC GPIO BPX1 status register (alias of MC GPIO status register 5/8)
 */
#define	FMCR_CC_PORT1_MC_GPIO_STATUS1_BPX_REG 0x001000a0
/* sienaa0=mcpu_addr_map */

/* defined as FMCRF_CC_BPX_MR_PARLL_DET_FAULT_LBN 11; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_MR_PARLL_DET_FAULT_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGBR_RX_FAULT_LBN 10; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGBR_RX_FAULT_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGBR_TX_FAULT_LBN 9; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGBR_TX_FAULT_WIDTH 1 */
#define	FMCRF_CC_BPX_XGBR_SYNC_LOST_LBN 8
#define	FMCRF_CC_BPX_XGBR_SYNC_LOST_WIDTH 1
/* defined as FMCRF_CC_BPX_XGXS_COMMA_DET_LBN 7; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGXS_COMMA_DET_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGXS_MATCH_FAULT_LBN 6; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGXS_MATCH_FAULT_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGXS_SYNC_LOST_LBN 5; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGXS_SYNC_LOST_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGXS_CHAR_ERR_LBN 4; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGXS_CHAR_ERR_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGXS_DISP_ERR_LBN 3; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGXS_DISP_ERR_WIDTH 1 */
/* defined as FMCRF_CC_BPX_SGMII_DISP_ERR_LBN 2; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_SGMII_DISP_ERR_WIDTH 1 */
/* defined as FMCRF_CC_BPX_SGMII_CHAR_ERR_LBN 1; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_SGMII_CHAR_ERR_WIDTH 1 */
/* defined as FMCRF_CC_BPX_SGMII_COLLISION_LBN 0; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_SGMII_COLLISION_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_GPIO_STATUS1_NP_REG(16bit):
 * MC GPIO NP status register 1 (alias of MC GPIO status register 5/7)
 */
#define	FMCR_DZ_PORT0_MC_GPIO_STATUS1_NP_REG 0x00100094
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_GPIO_STATUS1_NP_REG(16bit):
 * MC GPIO NP status register 1 (alias of MC GPIO status register 5/7)
 */
#define	FMCR_DZ_PORT1_MC_GPIO_STATUS1_NP_REG 0x0010009c
/* hunta0=mcpu_addr_map */

/* defined as FMCRF_DZ_NP_LPI_WAKE_ERR_LBN 7; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_LPI_WAKE_ERR_WIDTH 1 */
/* defined as FMCRF_DZ_NP_PMA_RX_QUIET_LBN 6; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_PMA_RX_QUIET_WIDTH 1 */
/* defined as FMCRF_DZ_NP_PMA_TX_ALERT_LBN 5; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_PMA_TX_ALERT_WIDTH 1 */
/* defined as FMCRF_DZ_NP_PMA_TX_QUIET_LBN 4; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_PMA_TX_QUIET_WIDTH 1 */
/* defined as FMCRF_DZ_NP_RX_LPI_ACTIVE_LBN 3; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_RX_LPI_ACTIVE_WIDTH 1 */
/* defined as FMCRF_DZ_NP_TX_LPI_ACTIVE_LBN 2; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_TX_LPI_ACTIVE_WIDTH 1 */
/* defined as FMCRF_DZ_NP_TX_TS_FIFO_RDY_LBN 1; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_TX_TS_FIFO_RDY_WIDTH 1 */
/* defined as FMCRF_DZ_NP_TX_TS_FIFO_OVF_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_DZ_NP_TX_TS_FIFO_OVF_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_STATUS2_BPX_REG(16bit):
 * MC GPIO BPX2 status register (alias of MC GPIO status register 6/9)
 */
#define	FMCR_CC_PORT0_MC_GPIO_STATUS2_BPX_REG 0x00100098
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_STATUS2_BPX_REG(16bit):
 * MC GPIO BPX2 status register (alias of MC GPIO status register 6/9)
 */
#define	FMCR_CC_PORT1_MC_GPIO_STATUS2_BPX_REG 0x001000a4
/* sienaa0=mcpu_addr_map */

/* defined as FMCRF_CC_BPX_XFI_CLK_NO_LOCK_LBN 6; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XFI_CLK_NO_LOCK_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XFI_SD_SIG_OK_LBN 5; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XFI_SD_SIG_OK_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGBR_SYNC_LBN 4; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGBR_SYNC_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGBR_GOOD_BER_LBN 3; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGBR_GOOD_BER_WIDTH 1 */
/* defined as FMCRF_CC_BPX_SD_RX_SIG_DET_LBN 2; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_SD_RX_SIG_DET_WIDTH 1 */
/* defined as FMCRF_CC_BPX_XGXS_ALIGN_DONE_LBN 1; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_XGXS_ALIGN_DONE_WIDTH 1 */
/* defined as FMCRF_CC_BPX_SGMII_LINK_LBN 0; access=RC reset=0 */
/* defined as FMCRF_CC_BPX_SGMII_LINK_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_STATUS_GP0_REG(16bit):
 * MC GPIO General purpose status register 2 (alias of MC GPIO status register 8)
 */
#define	FMCR_DZ_GPIO_STATUS_GP0_REG 0x001000a0
/* hunta0=mcpu_addr_map */



/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_STATUS_GP1_REG(16bit):
 * MC GPIO General purpose status register 2 (alias of MC GPIO status register 9)
 */
#define	FMCR_DZ_GPIO_STATUS_GP1_REG 0x001000a4
/* hunta0=mcpu_addr_map */



/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_STATUS_FLR_REG(16bit):
 * MC GPIO FLR Alert status register (alias of MC GPIO status register 10)
 */
#define	FMCR_CZ_GPIO_STATUS_FLR_REG 0x001000a8
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLR_PF_ACTIVE_REQ_STAT_LBN 15
#define	FMCRF_DZ_FLR_PF_ACTIVE_REQ_STAT_WIDTH 1
#define	FMCRF_CC_FLR_VF_ACTIVE_REQ_LBN 10
#define	FMCRF_CC_FLR_VF_ACTIVE_REQ_WIDTH 1
#define	FMCRF_DZ_FLR_VF_ACTIVE_REQ_STAT_LBN 10
#define	FMCRF_DZ_FLR_VF_ACTIVE_REQ_STAT_WIDTH 1
/* defined as FMCRF_CC_PORT1_PF_FLR_ACTIVE_LBN 9; access=RC reset=0 */
/* defined as FMCRF_CC_PORT1_PF_FLR_ACTIVE_WIDTH 1 */
/* defined as FMCRF_CC_PORT0_PF_FLR_ACTIVE_LBN 8; access=RC reset=0 */
/* defined as FMCRF_CC_PORT0_PF_FLR_ACTIVE_WIDTH 1 */
/* defined as FMCRF_CC_PORT1_SR_IOV_FLR_ACTIVE_LBN 4; access=RC reset=0x0 */
/* defined as FMCRF_CC_PORT1_SR_IOV_FLR_ACTIVE_WIDTH 4 */
#define	FMCRF_DZ_PORT0_SR_IOV_FLR_ACTIVE_LBN 0
#define	FMCRF_DZ_PORT0_SR_IOV_FLR_ACTIVE_WIDTH 8
/* defined as FMCRF_CC_PORT0_SR_IOV_FLR_ACTIVE_LBN 0; access=RC reset=0x0 */
/* defined as FMCRF_CC_PORT0_SR_IOV_FLR_ACTIVE_WIDTH 4 */


/*------------------------------------------------------------*/
/*
 * FMCR_CC_GPIO_STATUS_CALIP_IP_REG(16bit):
 * MC GPIO PHY-SPI Control status register (alias of MC GPIO status register 11)
 */
#define	FMCR_CC_GPIO_STATUS_CALIP_IP_REG 0x001000ac
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PORT0_CALISTO_PHY_LASI_STAT_LBN 15
#define	FMCRF_CC_PORT0_CALISTO_PHY_LASI_STAT_WIDTH 1
#define	FMCRF_CC_PORT0_PHY_GPIO_IN_STAT_LBN 0
#define	FMCRF_CC_PORT0_PHY_GPIO_IN_STAT_WIDTH 15


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_STATUS_PCIE_BME_REG(16bit):
 * MC GPIO PHY-SPI Control status register (alias of MC GPIO status register 11)
 */
#define	FMCR_DZ_GPIO_STATUS_PCIE_BME_REG 0x001000ac
/* hunta0=mcpu_addr_map */

/* defined as FMCRF_DZ_TXPD2MC_WAKE_LBN 15; access=RC reset=0 */
/* defined as FMCRF_DZ_TXPD2MC_WAKE_WIDTH 1 */
/* defined as FMCRF_DZ_TXPD2MC_IDLE_LBN 14; access=RC reset=0 */
/* defined as FMCRF_DZ_TXPD2MC_IDLE_WIDTH 1 */
/* defined as FMCRF_DZ_RXPD2MC_WAKE_LBN 13; access=RC reset=0 */
/* defined as FMCRF_DZ_RXPD2MC_WAKE_WIDTH 1 */
/* defined as FMCRF_DZ_RXPD2MC_IDLE_LBN 12; access=RC reset=0 */
/* defined as FMCRF_DZ_RXPD2MC_IDLE_WIDTH 1 */
/* defined as FMCRF_DZ_PFBME_DIS_DET_LBN 11; access=RC reset=0x0 */
/* defined as FMCRF_DZ_PFBME_DIS_DET_WIDTH 1 */
/* defined as FMCRF_DZ_VFBME_DIS_DET_LBN 10; access=RC reset=0x0 */
/* defined as FMCRF_DZ_VFBME_DIS_DET_WIDTH 1 */
/* defined as FMCRF_DZ_VFBME_SEG_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_DZ_VFBME_SEG_WIDTH 8 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_STATUS_PCIE_PHY_REG(16bit):
 * MC GPIO PHY-SPI Control status register (alias of MC GPIO status register 12)
 */
#define	FMCR_CZ_GPIO_STATUS_PCIE_PHY_REG 0x001000b0
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_GPIO_PCIE_PHY_RST_STAT_LBN 10
#define	FMCRF_CC_GPIO_PCIE_PHY_RST_STAT_WIDTH 1
#define	FMCRF_DZ_GPIO_PCIE_BLOCK_TLP_STAT_LBN 10
#define	FMCRF_DZ_GPIO_PCIE_BLOCK_TLP_STAT_WIDTH 1
#define	FMCRF_CZ_GPIO_PCIE_PERST_STAT_LBN 9
#define	FMCRF_CZ_GPIO_PCIE_PERST_STAT_WIDTH 1
#define	FMCRF_CZ_GPIO_PCIE_CLKREQ_STAT_LBN 8
#define	FMCRF_CZ_GPIO_PCIE_CLKREQ_STAT_WIDTH 1
#define	FMCRF_CC_GPIO_SD_WSTATE_STAT_LBN 6
#define	FMCRF_CC_GPIO_SD_WSTATE_STAT_WIDTH 2
#define	FMCRF_DZ_GPIO_OBFF_WAKE_IDLE_STAT_LBN 7
#define	FMCRF_DZ_GPIO_OBFF_WAKE_IDLE_STAT_WIDTH 1
#define	FMCRF_DZ_GPIO_OBFF_WAKE_OBFF_STAT_LBN 6
#define	FMCRF_DZ_GPIO_OBFF_WAKE_OBFF_STAT_WIDTH 1
#define	FMCRF_CC_GPIO_SD_PSTATE_STAT_LBN 4
#define	FMCRF_CC_GPIO_SD_PSTATE_STAT_WIDTH 2
#define	FMCRF_DZ_GPIO_OBFF_WAKE_CPU_ACT_STAT_LBN 5
#define	FMCRF_DZ_GPIO_OBFF_WAKE_CPU_ACT_STAT_WIDTH 1
#define	FMCRF_DZ_GPIO_OBFF_WAKE_ERR_STAT_LBN 4
#define	FMCRF_DZ_GPIO_OBFF_WAKE_ERR_STAT_WIDTH 1
#define	FMCRF_CC_GPIO_SD_RESERVED_STAT_LBN 3
#define	FMCRF_CC_GPIO_SD_RESERVED_STAT_WIDTH 1
#define	FMCRF_DZ_GPIO_PCIE_SD_LOCK_STAT_LBN 3
#define	FMCRF_DZ_GPIO_PCIE_SD_LOCK_STAT_WIDTH 1
#define	FMCRF_CC_GPIO_SD_LOCK_STAT_LBN 2
#define	FMCRF_CC_GPIO_SD_LOCK_STAT_WIDTH 1
#define	FMCRF_DZ_GPIO_APP_REQ_RETRY_EN_STAT_LBN 2
#define	FMCRF_DZ_GPIO_APP_REQ_RETRY_EN_STAT_WIDTH 1
#define	FMCRF_CC_GPIO_SD_READY_STAT_LBN 1
#define	FMCRF_CC_GPIO_SD_READY_STAT_WIDTH 1
#define	FMCRF_DZ_GPIO_PCIE_SPEED_STAT_LBN 0
#define	FMCRF_DZ_GPIO_PCIE_SPEED_STAT_WIDTH 2
#define	FMCRF_CC_GPIO_PCIE_SPEED_STAT_LBN 0
#define	FMCRF_CC_GPIO_PCIE_SPEED_STAT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_STATUS_XG_RINIT_REG(16bit):
 * MC XGMII/RAM Init GPIO status register (alias of MC GPIO status register 13)
 */
#define	FMCR_CZ_GPIO_STATUS_XG_RINIT_REG 0x001000b4
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MBU_ATE_MODE_STAT_LBN 13
#define	FMCRF_DZ_MBU_ATE_MODE_STAT_WIDTH 1
#define	FMCRF_CC_MBU_ATE_MODE_STAT_LBN 12
#define	FMCRF_CC_MBU_ATE_MODE_STAT_WIDTH 1
#define	FMCRF_DZ_BANK13_RSVD11_STAT_LBN 12
#define	FMCRF_DZ_BANK13_RSVD11_STAT_WIDTH 1
#define	FMCRF_CC_MBU_TRIG_EVENT_STAT_LBN 11
#define	FMCRF_CC_MBU_TRIG_EVENT_STAT_WIDTH 1
#define	FMCRF_DZ_BANK13_RSVD10_STAT_LBN 11
#define	FMCRF_DZ_BANK13_RSVD10_STAT_WIDTH 1
#define	FMCRF_CC_P1_TRIG_EVENT_STAT_LBN 10
#define	FMCRF_CC_P1_TRIG_EVENT_STAT_WIDTH 1
#define	FMCRF_DZ_BANK13_RSVD9_STAT_LBN 10
#define	FMCRF_DZ_BANK13_RSVD9_STAT_WIDTH 1
#define	FMCRF_CC_P0_TRIG_EVENT_STAT_LBN 9
#define	FMCRF_CC_P0_TRIG_EVENT_STAT_WIDTH 1
#define	FMCRF_DZ_PORT1_RI_DONE_STAT_LBN 9
#define	FMCRF_DZ_PORT1_RI_DONE_STAT_WIDTH 1
#define	FMCRF_CC_PORT1_RI_DONE_STAT_LBN 8
#define	FMCRF_CC_PORT1_RI_DONE_STAT_WIDTH 1
#define	FMCRF_DZ_NWK_ENG_RI_DONE_STAT_LBN 8
#define	FMCRF_DZ_NWK_ENG_RI_DONE_STAT_WIDTH 1
#define	FMCRF_CC_PORT0_RI_DONE_STAT_LBN 7
#define	FMCRF_CC_PORT0_RI_DONE_STAT_WIDTH 1
#define	FMCRF_DZ_BIU_RI_DONE_STAT_LBN 6
#define	FMCRF_DZ_BIU_RI_DONE_STAT_WIDTH 2
#define	FMCRF_CC_BIU_RI_DONE_STAT_LBN 6
#define	FMCRF_CC_BIU_RI_DONE_STAT_WIDTH 1
#define	FMCRF_CZ_GMACTX_RI_DONE_STAT_LBN 5
#define	FMCRF_CZ_GMACTX_RI_DONE_STAT_WIDTH 1
#define	FMCRF_CZ_GMACRX_RI_DONE_STAT_LBN 4
#define	FMCRF_CZ_GMACRX_RI_DONE_STAT_WIDTH 1
#define	FMCRF_CZ_CPL_CHK_ERR_STAT_LBN 3
#define	FMCRF_CZ_CPL_CHK_ERR_STAT_WIDTH 1
#define	FMCRF_CZ_RAM_INIT_DONE_STAT_LBN 2
#define	FMCRF_CZ_RAM_INIT_DONE_STAT_WIDTH 1
/* defined as FMCRF_CZ_PORT1_XG_MGMT_INT_LBN 1; access=RC reset=0 */
/* defined as FMCRF_CZ_PORT1_XG_MGMT_INT_WIDTH 1 */
/* defined as FMCRF_CZ_PORT0_XG_MGMT_INT_LBN 0; access=RC reset=0 */
/* defined as FMCRF_CZ_PORT0_XG_MGMT_INT_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_STATUS_DPCPU_GPIO_REG(16bit):
 * MC/DPCPU GPIO status register (alias of MC GPIO status register 14)
 */
#define	FMCR_DZ_GPIO_STATUS_DPCPU_GPIO_REG 0x001000b8
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_STATUS_DPCPU_GPIO_LBN 0
#define	FMCRF_DZ_GPIO_STATUS_DPCPU_GPIO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CONF_REG(32bit):
 * MC GPIO configuration register [0-15]
 */
#define	FMCR_CZ_GPIO_CONF_REG 0x001000c0
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_GPIO_CONF_REG_STEP 4
#define	FMCR_CZ_GPIO_CONF_REG_ROWS 16

#define	FMCRF_CZ_GPIO_CONF15_LBN 30
#define	FMCRF_CZ_GPIO_CONF15_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF14_LBN 28
#define	FMCRF_CZ_GPIO_CONF14_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF13_LBN 26
#define	FMCRF_CZ_GPIO_CONF13_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF12_LBN 24
#define	FMCRF_CZ_GPIO_CONF12_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF11_LBN 22
#define	FMCRF_CZ_GPIO_CONF11_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF10_LBN 20
#define	FMCRF_CZ_GPIO_CONF10_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF9_LBN 18
#define	FMCRF_CZ_GPIO_CONF9_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF8_LBN 16
#define	FMCRF_CZ_GPIO_CONF8_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF7_LBN 14
#define	FMCRF_CZ_GPIO_CONF7_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF6_LBN 12
#define	FMCRF_CZ_GPIO_CONF6_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF5_LBN 10
#define	FMCRF_CZ_GPIO_CONF5_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF4_LBN 8
#define	FMCRF_CZ_GPIO_CONF4_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF3_LBN 6
#define	FMCRF_CZ_GPIO_CONF3_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF2_LBN 4
#define	FMCRF_CZ_GPIO_CONF2_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF1_LBN 2
#define	FMCRF_CZ_GPIO_CONF1_WIDTH 2
#define	FMCRF_CZ_GPIO_CONF0_LBN 0
#define	FMCRF_CZ_GPIO_CONF0_WIDTH 2
#define	FMCFE_CZ_GPIO_CONF_ASSERT_ON_ANY 3
#define	FMCFE_CZ_GPIO_CONF_ASSERT_ON_10 2
#define	FMCFE_CZ_GPIO_CONF_ASSERT_ON_01 1
#define	FMCFE_CZ_GPIO_CONF_OFF 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CONF_IOPAD_REG(32bit):
 * MC GPIO IO Pads configuration register (alias of MC GPIO configuration register 0)
 */
#define	FMCR_CZ_GPIO_CONF_IOPAD_REG 0x001000c0
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_GPIO_AUX_PWR_CFG_LBN 30
#define	FMCRF_CC_GPIO_AUX_PWR_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_OSC_SEL_CFG_LBN 30
#define	FMCRF_DZ_GPIO_OSC_SEL_CFG_WIDTH 2
#define	FMCRF_CZ_GPIO_EXT_PHY1_RST_CFG_LBN 28
#define	FMCRF_CZ_GPIO_EXT_PHY1_RST_CFG_WIDTH 2
#define	FMCRF_CZ_GPIO_EXT_PHY0_RST_CFG_LBN 26
#define	FMCRF_CZ_GPIO_EXT_PHY0_RST_CFG_WIDTH 2
#define	FMCRF_CZ_GPIO_IN_TRIG_IN_CFG_LBN 24
#define	FMCRF_CZ_GPIO_IN_TRIG_IN_CFG_WIDTH 2
#define	FMCRF_CC_GPIO_RMII_TX_OE_SW_CFG_LBN 22
#define	FMCRF_CC_GPIO_RMII_TX_OE_SW_CFG_WIDTH 2
#define	FMCRF_CC_GPIO_RMII_TX_OE_CTRL_CFG_LBN 20
#define	FMCRF_CC_GPIO_RMII_TX_OE_CTRL_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CONF_XFP_REG(32bit):
 * MC GPIO register dedicated for XFP functionality (alias of MC GPIO configuration register 1)
 */
#define	FMCR_CZ_GPIO_CONF_XFP_REG 0x001000c4
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_GPIO_CONF_XFP_LBN 0
#define	FMCRF_CZ_GPIO_CONF_XFP_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CONF_PCIE0_REG(32bit):
 * MC GPIO PCIE0 configuration register (alias of MC GPIO configuration register 2)
 */
#define	FMCR_CZ_GPIO_CONF_PCIE0_REG 0x001000c8
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE0_CFG_RSVD1_LBN 28
#define	FMCRF_DZ_PCIE0_CFG_RSVD1_WIDTH 4
#define	FMCRF_DZ_CFG_OBFF_EN_CFG_REG_LBN 24
#define	FMCRF_DZ_CFG_OBFF_EN_CFG_REG_WIDTH 4
#define	FMCRF_DZ_SII_XMLH_LTSSM_STATE_CFG_LBN 12
#define	FMCRF_DZ_SII_XMLH_LTSSM_STATE_CFG_WIDTH 12
#define	FMCRF_CC_SII_XMLH_LTSSM_STATE_CFG_LBN 12
#define	FMCRF_CC_SII_XMLH_LTSSM_STATE_CFG_WIDTH 9
#define	FMCRF_CC_SII_PM_CURRENT_STATE_CFG_LBN 6
#define	FMCRF_CC_SII_PM_CURRENT_STATE_CFG_WIDTH 6
#define	FMCRF_DZ_PCIE0_CFG_RSVD0_LBN 6
#define	FMCRF_DZ_PCIE0_CFG_RSVD0_WIDTH 6
#define	FMCRF_CZ_SII_RDLH_LINK_UP_CFG_LBN 4
#define	FMCRF_CZ_SII_RDLH_LINK_UP_CFG_WIDTH 2
#define	FMCRF_CZ_SII_LINK_REQ_RST_NOT_CFG_LBN 2
#define	FMCRF_CZ_SII_LINK_REQ_RST_NOT_CFG_WIDTH 2
#define	FMCRF_CZ_SII_XMLH_LINK_UP_CFG_LBN 0
#define	FMCRF_CZ_SII_XMLH_LINK_UP_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CONF_PCIE1_REG(32bit):
 * MC GPIO PCIE1 configuration register (alias of MC GPIO configuration register 3)
 */
#define	FMCR_CZ_GPIO_CONF_PCIE1_REG 0x001000cc
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_SII_PM_TURNOFF_CFG_LBN 30
#define	FMCRF_CZ_SII_PM_TURNOFF_CFG_WIDTH 2
#define	FMCRF_CC_SII_PM_TO_ACK_CFG_LBN 28
#define	FMCRF_CC_SII_PM_TO_ACK_CFG_WIDTH 2
#define	FMCRF_DZ_SII_PM_RSVD2_CFG_LBN 26
#define	FMCRF_DZ_SII_PM_RSVD2_CFG_WIDTH 4
#define	FMCRF_CC_SII_PM_PME_CFG_LBN 26
#define	FMCRF_CC_SII_PM_PME_CFG_WIDTH 2
#define	FMCRF_CZ_SII_WAKE_N_CFG_LBN 24
#define	FMCRF_CZ_SII_WAKE_N_CFG_WIDTH 2
#define	FMCRF_CC_SII_AUX_PM_EN_F1_CFG_LBN 22
#define	FMCRF_CC_SII_AUX_PM_EN_F1_CFG_WIDTH 2
#define	FMCRF_DZ_SII_PM_RSVD1_CFG_LBN 22
#define	FMCRF_DZ_SII_PM_RSVD1_CFG_WIDTH 2
#define	FMCRF_CC_SII_AUX_PM_EN_F0_CFG_LBN 20
#define	FMCRF_CC_SII_AUX_PM_EN_F0_CFG_WIDTH 2
#define	FMCRF_DZ_SII_TPH_EN_CHNG_ALRT_CFG_LBN 20
#define	FMCRF_DZ_SII_TPH_EN_CHNG_ALRT_CFG_WIDTH 2
#define	FMCRF_CC_SII_PM_PME_EN_F1_CFG_LBN 18
#define	FMCRF_CC_SII_PM_PME_EN_F1_CFG_WIDTH 2
#define	FMCRF_DZ_SII_PM_CAP_CHNG_ALRT_CFG_LBN 18
#define	FMCRF_DZ_SII_PM_CAP_CHNG_ALRT_CFG_WIDTH 2
#define	FMCRF_CC_SII_PM_PME_EN_F0_CFG_LBN 16
#define	FMCRF_CC_SII_PM_PME_EN_F0_CFG_WIDTH 2
#define	FMCRF_DZ_SII_PM_CURRENT_STATE_ALRT_CFG_LBN 16
#define	FMCRF_DZ_SII_PM_CURRENT_STATE_ALRT_CFG_WIDTH 2
#define	FMCRF_CC_SII_PM_STATUS_F1_CFG_LBN 14
#define	FMCRF_CC_SII_PM_STATUS_F1_CFG_WIDTH 2
#define	FMCRF_DZ_SII_PM_OBFF_MSG_ALRT_CFG_LBN 14
#define	FMCRF_DZ_SII_PM_OBFF_MSG_ALRT_CFG_WIDTH 2
#define	FMCRF_CC_SII_PM_STATUS_F0_CFG_LBN 12
#define	FMCRF_CC_SII_PM_STATUS_F0_CFG_WIDTH 2
#define	FMCRF_DZ_SII_PM_DSTATE_ALRT_CFG_LBN 6
#define	FMCRF_DZ_SII_PM_DSTATE_ALRT_CFG_WIDTH 8
#define	FMCRF_CC_SII_PM_DSTATE_F1_CFG_LBN 6
#define	FMCRF_CC_SII_PM_DSTATE_F1_CFG_WIDTH 6
#define	FMCRF_CC_SII_PM_DSTATE_F0_CFG_LBN 0
#define	FMCRF_CC_SII_PM_DSTATE_F0_CFG_WIDTH 6
#define	FMCRF_DZ_SII_VF_TPH_EN_ALRT_CFG_LBN 4
#define	FMCRF_DZ_SII_VF_TPH_EN_ALRT_CFG_WIDTH 2
#define	FMCRF_DZ_SII_PM_AUX_PM_ALRT_CFG_LBN 2
#define	FMCRF_DZ_SII_PM_AUX_PM_ALRT_CFG_WIDTH 2
#define	FMCRF_DZ_SII_PM_PF_PME_ALRT_CFG_LBN 0
#define	FMCRF_DZ_SII_PM_PF_PME_ALRT_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_CONF0_BPX_REG(32bit):
 * MC GPIO BPX0 configuration register (alias of MC GPIO configuration register 4/7)
 */
#define	FMCR_CC_PORT0_MC_GPIO_CONF0_BPX_REG 0x001000d0
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_CONF0_BPX_REG(32bit):
 * MC GPIO BPX0 configuration register (alias of MC GPIO configuration register 4/7)
 */
#define	FMCR_CC_PORT1_MC_GPIO_CONF0_BPX_REG 0x001000dc
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_BPX_SGMII_TRAFFIC_CFG_LBN 4
#define	FMCRF_CC_BPX_SGMII_TRAFFIC_CFG_WIDTH 2
#define	FMCRF_CC_BPX_SGMII_AN_COMPLETE_CFG_LBN 2
#define	FMCRF_CC_BPX_SGMII_AN_COMPLETE_CFG_WIDTH 2
#define	FMCRF_CC_BPX_MR_AN_COMPLETE_CFG_LBN 0
#define	FMCRF_CC_BPX_MR_AN_COMPLETE_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_GPIO_CONF0_NP_REG(32bit):
 * MC GPIO NP configuration register 0 (alias of MC GPIO configuration register 4/6)
 */
#define	FMCR_DZ_PORT0_MC_GPIO_CONF0_NP_REG 0x001000d0
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_GPIO_CONF0_NP_REG(32bit):
 * MC GPIO NP configuration register 0 (alias of MC GPIO configuration register 4/6)
 */
#define	FMCR_DZ_PORT1_MC_GPIO_CONF0_NP_REG 0x001000d8
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_NP_KRSD_ENERGY_DET_CFG_LBN 14
#define	FMCRF_DZ_NP_KRSD_ENERGY_DET_CFG_WIDTH 2
#define	FMCRF_DZ_NP_PCS_HI_BER_CFG_LBN 12
#define	FMCRF_DZ_NP_PCS_HI_BER_CFG_WIDTH 2
#define	FMCRF_DZ_NP_PCS40G_ALIGN_DONE_CFG_LBN 10
#define	FMCRF_DZ_NP_PCS40G_ALIGN_DONE_CFG_WIDTH 2
#define	FMCRF_DZ_NP_PCS_BLOCK_LOCK_CFG_LBN 8
#define	FMCRF_DZ_NP_PCS_BLOCK_LOCK_CFG_WIDTH 2
#define	FMCRF_DZ_NP_MAC_RX_LI_FAULT_CFG_LBN 6
#define	FMCRF_DZ_NP_MAC_RX_LI_FAULT_CFG_WIDTH 2
#define	FMCRF_DZ_NP_MAC_RX_REM_FAULT_CFG_LBN 4
#define	FMCRF_DZ_NP_MAC_RX_REM_FAULT_CFG_WIDTH 2
#define	FMCRF_DZ_NP_MAC_RX_LOC_FAULT_CFG_LBN 2
#define	FMCRF_DZ_NP_MAC_RX_LOC_FAULT_CFG_WIDTH 2
#define	FMCRF_DZ_NP_KRSD_LT_SIG_DET_CFG_LBN 0
#define	FMCRF_DZ_NP_KRSD_LT_SIG_DET_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_GPIO_CONF1_NP_REG(32bit):
 * MC GPIO NP configuration register 1 (alias of MC GPIO configuration register 5/7)
 */
#define	FMCR_DZ_PORT0_MC_GPIO_CONF1_NP_REG 0x001000d4
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_GPIO_CONF1_NP_REG(32bit):
 * MC GPIO NP configuration register 1 (alias of MC GPIO configuration register 5/7)
 */
#define	FMCR_DZ_PORT1_MC_GPIO_CONF1_NP_REG 0x001000dc
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_NP_LPI_WAKE_ERR_CFG_LBN 14
#define	FMCRF_DZ_NP_LPI_WAKE_ERR_CFG_WIDTH 2
#define	FMCRF_DZ_NP_PMA_RX_QUIET_CFG_LBN 12
#define	FMCRF_DZ_NP_PMA_RX_QUIET_CFG_WIDTH 2
#define	FMCRF_DZ_NP_PMA_TX_ALERT_CFG_LBN 10
#define	FMCRF_DZ_NP_PMA_TX_ALERT_CFG_WIDTH 2
#define	FMCRF_DZ_NP_PMA_TX_QUIET_CFG_LBN 8
#define	FMCRF_DZ_NP_PMA_TX_QUIET_CFG_WIDTH 2
#define	FMCRF_DZ_NP_RX_LPI_ACTIVE_CFG_LBN 6
#define	FMCRF_DZ_NP_RX_LPI_ACTIVE_CFG_WIDTH 2
#define	FMCRF_DZ_NP_TX_LPI_ACTIVE_CFG_LBN 4
#define	FMCRF_DZ_NP_TX_LPI_ACTIVE_CFG_WIDTH 2
#define	FMCRF_DZ_NP_TX_TS_FIFO_RDY_CFG_LBN 2
#define	FMCRF_DZ_NP_TX_TS_FIFO_RDY_CFG_WIDTH 2
#define	FMCRF_DZ_NP_TX_TS_FIFO_OVF_CFG_LBN 0
#define	FMCRF_DZ_NP_TX_TS_FIFO_OVF_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_CONF1_BPX_REG(32bit):
 * MC GPIO BPX1 configuration register (alias of MC GPIO configuration register 5/8)
 */
#define	FMCR_CC_PORT0_MC_GPIO_CONF1_BPX_REG 0x001000d4
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_CONF1_BPX_REG(32bit):
 * MC GPIO BPX1 configuration register (alias of MC GPIO configuration register 5/8)
 */
#define	FMCR_CC_PORT1_MC_GPIO_CONF1_BPX_REG 0x001000e0
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_BPX_MR_PARLL_DET_FAULT_CFG_LBN 22
#define	FMCRF_CC_BPX_MR_PARLL_DET_FAULT_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGBR_RX_FAULT_CFG_LBN 20
#define	FMCRF_CC_BPX_XGBR_RX_FAULT_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGBR_TX_FAULT_CFG_LBN 18
#define	FMCRF_CC_BPX_XGBR_TX_FAULT_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGBR_SYNC_LOST_CFG_LBN 16
#define	FMCRF_CC_BPX_XGBR_SYNC_LOST_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGXS_COMMA_DET_CFG_LBN 14
#define	FMCRF_CC_BPX_XGXS_COMMA_DET_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGXS_MATCH_FAULT_CFG_LBN 12
#define	FMCRF_CC_BPX_XGXS_MATCH_FAULT_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGXS_SYNC_LOST_CFG_LBN 10
#define	FMCRF_CC_BPX_XGXS_SYNC_LOST_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGXS_CHAR_ERR_CFG_LBN 8
#define	FMCRF_CC_BPX_XGXS_CHAR_ERR_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGXS_DISP_ERR_CFG_LBN 6
#define	FMCRF_CC_BPX_XGXS_DISP_ERR_CFG_WIDTH 2
#define	FMCRF_CC_BPX_SGMII_DISP_ERR_CFG_LBN 4
#define	FMCRF_CC_BPX_SGMII_DISP_ERR_CFG_WIDTH 2
#define	FMCRF_CC_BPX_SGMII_CHAR_ERR_CFG_LBN 2
#define	FMCRF_CC_BPX_SGMII_CHAR_ERR_CFG_WIDTH 2
#define	FMCRF_CC_BPX_SGMII_COLLISION_CFG_LBN 0
#define	FMCRF_CC_BPX_SGMII_COLLISION_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GPIO_CONF2_BPX_REG(32bit):
 * MC GPIO BPX2 configuration register (alias of MC GPIO configuration register 6/9)
 */
#define	FMCR_CC_PORT0_MC_GPIO_CONF2_BPX_REG 0x001000d8
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GPIO_CONF2_BPX_REG(32bit):
 * MC GPIO BPX2 configuration register (alias of MC GPIO configuration register 6/9)
 */
#define	FMCR_CC_PORT1_MC_GPIO_CONF2_BPX_REG 0x001000e4
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_BPX_XFI_CLK_NO_LOCK_CFG_LBN 12
#define	FMCRF_CC_BPX_XFI_CLK_NO_LOCK_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XFI_SD_SIG_OK_CFG_LBN 10
#define	FMCRF_CC_BPX_XFI_SD_SIG_OK_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGBR_SYNC_CFG_LBN 8
#define	FMCRF_CC_BPX_XGBR_SYNC_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGBR_GOOD_BER_CFG_LBN 6
#define	FMCRF_CC_BPX_XGBR_GOOD_BER_CFG_WIDTH 2
#define	FMCRF_CC_BPX_SD_RX_SIG_DET_CFG_LBN 4
#define	FMCRF_CC_BPX_SD_RX_SIG_DET_CFG_WIDTH 2
#define	FMCRF_CC_BPX_XGXS_ALIGN_DONE_CFG_LBN 2
#define	FMCRF_CC_BPX_XGXS_ALIGN_DONE_CFG_WIDTH 2
#define	FMCRF_CC_BPX_SGMII_LINK_CFG_LBN 0
#define	FMCRF_CC_BPX_SGMII_LINK_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_CONF_GP0_REG(32bit):
 * MC GPIO GP0 configuration register
 */
#define	FMCR_DZ_GPIO_CONF_GP0_REG 0x001000e0
/* hunta0=mcpu_addr_map */



/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_CONF_GP1_REG(32bit):
 * MC GPIO GP1 configuration register
 */
#define	FMCR_DZ_GPIO_CONF_GP1_REG 0x001000e4
/* hunta0=mcpu_addr_map */



/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CONF_FLR_REG(32bit):
 * MC GPIO FLR Alert configuration register (alias of MC GPIO configuration register 10)
 */
#define	FMCR_CZ_GPIO_CONF_FLR_REG 0x001000e8
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PF_FLR_ACTIVE_REQ_CFG_LBN 30
#define	FMCRF_DZ_PF_FLR_ACTIVE_REQ_CFG_WIDTH 2
#define	FMCRF_DZ_PF_FLR_ACTIVE_CFG_RSVD1_LBN 22
#define	FMCRF_DZ_PF_FLR_ACTIVE_CFG_RSVD1_WIDTH 8
#define	FMCRF_DZ_VF_FLR_ACTIVE_REQ_CFG_LBN 20
#define	FMCRF_DZ_VF_FLR_ACTIVE_REQ_CFG_WIDTH 2
#define	FMCRF_CC_PORT1_PF_FLR_ACTIVE_CFG_LBN 18
#define	FMCRF_CC_PORT1_PF_FLR_ACTIVE_CFG_WIDTH 2
#define	FMCRF_DZ_PF_FLR_ACTIVE_CFG_RSVD0_LBN 16
#define	FMCRF_DZ_PF_FLR_ACTIVE_CFG_RSVD0_WIDTH 4
#define	FMCRF_CC_PORT0_PF_FLR_ACTIVE_CFG_LBN 16
#define	FMCRF_CC_PORT0_PF_FLR_ACTIVE_CFG_WIDTH 2
#define	FMCRF_CC_PORT1_SR_IOV_FLR_ACTIVE_CFG_LBN 8
#define	FMCRF_CC_PORT1_SR_IOV_FLR_ACTIVE_CFG_WIDTH 8
#define	FMCRF_DZ_SR_IOV_FLR_ACTIVE_CFG_LBN 0
#define	FMCRF_DZ_SR_IOV_FLR_ACTIVE_CFG_WIDTH 16
#define	FMCRF_CC_FLR_VF_ACTIVE_REQ_CFG_LBN 10
#define	FMCRF_CC_FLR_VF_ACTIVE_REQ_CFG_WIDTH 1
#define	FMCRF_CC_PORT0_SR_IOV_FLR_ACTIVE_CFG_LBN 0
#define	FMCRF_CC_PORT0_SR_IOV_FLR_ACTIVE_CFG_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_CONF_PCIE_BME_REG(32bit):
 * MC GPIO BME Disable Detect Alert configuration register (alias of MC GPIO configuration register 11)
 */
#define	FMCR_DZ_GPIO_CONF_PCIE_BME_REG 0x001000ec
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PFBME_DIS_DET_CFG_LBN 22
#define	FMCRF_DZ_PFBME_DIS_DET_CFG_WIDTH 2
#define	FMCRF_DZ_VFBME_DIS_DET_CFG_LBN 20
#define	FMCRF_DZ_VFBME_DIS_DET_CFG_WIDTH 2
#define	FMCRF_DZ_VFBME_SEG_CFG_LBN 0
#define	FMCRF_DZ_VFBME_SEG_CFG_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CC_GPIO_CONF_CALIP_IP_REG(32bit):
 * MC GPIO PCIE-PHY Control configuration register (alias of MC GPIO configuration register 11)
 */
#define	FMCR_CC_GPIO_CONF_CALIP_IP_REG 0x001000ec
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PORT0_CALISTO_PHY_LASI_CONF_LBN 30
#define	FMCRF_CC_PORT0_CALISTO_PHY_LASI_CONF_WIDTH 2
#define	FMCRF_CC_PORT0_CALISTO_PHY_GPIO_IN_CONF_LBN 0
#define	FMCRF_CC_PORT0_CALISTO_PHY_GPIO_IN_CONF_WIDTH 30


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CONF_PCIE_PHY_REG(32bit):
 * MC GPIO PCIE-PHY Control configuration register (alias of MC GPIO configuration register 12)
 */
#define	FMCR_CZ_GPIO_CONF_PCIE_PHY_REG 0x001000f0
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_GPIO_PHY_RST_CFG_LBN 20
#define	FMCRF_CC_GPIO_PHY_RST_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_PCIE_BLK_TLP_CFG_LBN 20
#define	FMCRF_DZ_GPIO_PCIE_BLK_TLP_CFG_WIDTH 2
#define	FMCRF_CZ_GPIO_PERST_CFG_LBN 18
#define	FMCRF_CZ_GPIO_PERST_CFG_WIDTH 2
#define	FMCRF_CZ_GPIO_CLKREQ_CFG_LBN 16
#define	FMCRF_CZ_GPIO_CLKREQ_CFG_WIDTH 2
#define	FMCRF_CC_GPIO_SD_WSTATE_CFG_LBN 12
#define	FMCRF_CC_GPIO_SD_WSTATE_CFG_WIDTH 4
#define	FMCRF_DZ_GPIO_OBFF_WAKE_IDLE_CFG_LBN 14
#define	FMCRF_DZ_GPIO_OBFF_WAKE_IDLE_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_OBFF_WAKE_OBFF_CFG_LBN 12
#define	FMCRF_DZ_GPIO_OBFF_WAKE_OBFF_CFG_WIDTH 2
#define	FMCRF_CC_GPIO_SD_PSTATE_CFG_LBN 8
#define	FMCRF_CC_GPIO_SD_PSTATE_CFG_WIDTH 4
#define	FMCRF_DZ_GPIO_OBFF_WAKE_CPU_ACT_CFG_LBN 10
#define	FMCRF_DZ_GPIO_OBFF_WAKE_CPU_ACT_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_OBFF_WAKE_ERR_CFG_LBN 8
#define	FMCRF_DZ_GPIO_OBFF_WAKE_ERR_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_PCIE_SD_LOCK_CFG_LBN 6
#define	FMCRF_DZ_GPIO_PCIE_SD_LOCK_CFG_WIDTH 2
#define	FMCRF_CC_GPIO_SD_LOCK_CFG_LBN 4
#define	FMCRF_CC_GPIO_SD_LOCK_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_APP_RETRY_CFG_LBN 4
#define	FMCRF_DZ_GPIO_APP_RETRY_CFG_WIDTH 2
#define	FMCRF_CC_GPIO_SD_READY_CFG_LBN 2
#define	FMCRF_CC_GPIO_SD_READY_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_PCIE_SPEED_CFG_LBN 0
#define	FMCRF_DZ_GPIO_PCIE_SPEED_CFG_WIDTH 4
#define	FMCRF_CC_GPIO_PCIE_SPEED_CFG_LBN 0
#define	FMCRF_CC_GPIO_PCIE_SPEED_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CONF_XGMII_REG(32bit):
 * MC XGMII GPIO configuration register (alias of MC GPIO configuration register 13)
 */
#define	FMCR_CZ_GPIO_CONF_XGMII_REG 0x001000f4
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MBU_ATE_MODE_CFG_LBN 26
#define	FMCRF_DZ_MBU_ATE_MODE_CFG_WIDTH 2
#define	FMCRF_CC_MBU_ATE_MODE_CFG_LBN 24
#define	FMCRF_CC_MBU_ATE_MODE_CFG_WIDTH 2
#define	FMCRF_DZ_BANK13_RSVD11_CFG_LBN 24
#define	FMCRF_DZ_BANK13_RSVD11_CFG_WIDTH 2
#define	FMCRF_CC_MBU_TRIG_EVENT_CFG_LBN 22
#define	FMCRF_CC_MBU_TRIG_EVENT_CFG_WIDTH 2
#define	FMCRF_DZ_BANK13_RSVD10_CFG_LBN 22
#define	FMCRF_DZ_BANK13_RSVD10_CFG_WIDTH 2
#define	FMCRF_CC_P1_TRIG_EVENT_CFG_LBN 20
#define	FMCRF_CC_P1_TRIG_EVENT_CFG_WIDTH 2
#define	FMCRF_DZ_BANK13_RSVD9_CFG_LBN 20
#define	FMCRF_DZ_BANK13_RSVD9_CFG_WIDTH 2
#define	FMCRF_CC_P0_TRIG_EVENT_CFG_LBN 18
#define	FMCRF_CC_P0_TRIG_EVENT_CFG_WIDTH 2
#define	FMCRF_DZ_PORT1_RI_DONE_CFG_LBN 18
#define	FMCRF_DZ_PORT1_RI_DONE_CFG_WIDTH 2
#define	FMCRF_CC_PORT1_RI_DONE_CFG_LBN 16
#define	FMCRF_CC_PORT1_RI_DONE_CFG_WIDTH 2
#define	FMCRF_DZ_NWK_ENG_RI_DONE_CFG_LBN 16
#define	FMCRF_DZ_NWK_ENG_RI_DONE_CFG_WIDTH 2
#define	FMCRF_CC_PORT0_RI_DONE_CFG_LBN 14
#define	FMCRF_CC_PORT0_RI_DONE_CFG_WIDTH 2
#define	FMCRF_DZ_BIU_RI_DONE_CFG_LBN 12
#define	FMCRF_DZ_BIU_RI_DONE_CFG_WIDTH 4
#define	FMCRF_CC_BIU_RI_DONE_CFG_LBN 12
#define	FMCRF_CC_BIU_RI_DONE_CFG_WIDTH 2
#define	FMCRF_CZ_GMACTX_RI_DONE_CFG_LBN 10
#define	FMCRF_CZ_GMACTX_RI_DONE_CFG_WIDTH 2
#define	FMCRF_CZ_GMACRX_RI_DONE_CFG_LBN 8
#define	FMCRF_CZ_GMACRX_RI_DONE_CFG_WIDTH 2
#define	FMCRF_CZ_CPL_CHK_ERR_CFG_LBN 6
#define	FMCRF_CZ_CPL_CHK_ERR_CFG_WIDTH 2
#define	FMCRF_CZ_RAM_INIT_DONE_CFG_LBN 4
#define	FMCRF_CZ_RAM_INIT_DONE_CFG_WIDTH 2
#define	FMCRF_CZ_PORT1_XG_MGMT_INT_CFG_LBN 2
#define	FMCRF_CZ_PORT1_XG_MGMT_INT_CFG_WIDTH 2
#define	FMCRF_CZ_PORT0_XG_MGMT_INT_CFG_LBN 0
#define	FMCRF_CZ_PORT0_XG_MGMT_INT_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_CONF_DPCPU_GPIO_REG(16bit):
 * MC/DPCPU GPIO configuration register (alias of MC GPIO configuration register 14)
 */
#define	FMCR_DZ_GPIO_CONF_DPCPU_GPIO_REG 0x001000f8
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_CONF_DPCPU_GPIO_LBN 0
#define	FMCRF_DZ_GPIO_CONF_DPCPU_GPIO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_CONF_STRAP_REG(16bit):
 * MC GPIO configuration register (alias of MC GPIO configuration register 15)
 */
#define	FMCR_DZ_GPIO_CONF_STRAP_REG 0x001000fc
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_NCSI_PAUSE_CFG_LBN 4
#define	FMCRF_DZ_GPIO_NCSI_PAUSE_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_RMII_TX_OE_SW_CFG_LBN 2
#define	FMCRF_DZ_GPIO_RMII_TX_OE_SW_CFG_WIDTH 2
#define	FMCRF_DZ_GPIO_RMII_TX_OE_CTRL_CFG_LBN 0
#define	FMCRF_DZ_GPIO_RMII_TX_OE_CTRL_CFG_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OE_REG(16bit):
 * MC GPIO Output Enable register [0-1]
 */
#define	FMCR_CZ_GPIO_OE_REG 0x00100100
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_GPIO_OE_REG_STEP 4
#define	FMCR_CZ_GPIO_OE_REG_ROWS 2

#define	FMCRF_DZ_GPIO_OE_LBN 0
#define	FMCRF_DZ_GPIO_OE_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OE_IOPAD_REG(16bit):
 * MC GPIO IO Pads output enable register (alias of MC GPIO output enable register 0)
 */
#define	FMCR_CZ_GPIO_OE_IOPAD_REG 0x00100100
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_GPIO_OE_IOPAD_LBN 0
#define	FMCRF_CZ_GPIO_OE_IOPAD_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_OE_XFP_REG(16bit):
 * MC GPIO register dedicated for XFP functionality (alias of MC GPIO output enable register 1)
 */
#define	FMCR_CZ_GPIO_OE_XFP_REG 0x00100104
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_GPIO_OE_XFP_LBN 0
#define	FMCRF_CZ_GPIO_OE_XFP_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_BANK_ALRT_REG(16bit):
 * MC GPIO bank alert
 */
#define	FMCR_CZ_GPIO_BANK_ALRT_REG 0x00100108
/* sienaa0=mcpu_addr_map,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_INT_MSK_LBN 16
#define	FMCRF_DZ_GPIO_INT_MSK_WIDTH 16
#define	FMCRF_CZ_GPIO_BA_STRAP_LBN 15
#define	FMCRF_CZ_GPIO_BA_STRAP_WIDTH 1
#define	FMCRF_DZ_GPIO_BA_DPCPU_LBN 14
#define	FMCRF_DZ_GPIO_BA_DPCPU_WIDTH 1
#define	FMCRF_CZ_GPIO_BA_XGMII_LBN 13
#define	FMCRF_CZ_GPIO_BA_XGMII_WIDTH 1
#define	FMCRF_CZ_GPIO_BA_PCIE_PHY_LBN 12
#define	FMCRF_CZ_GPIO_BA_PCIE_PHY_WIDTH 1
#define	FMCRF_CC_GPIO_BA_CALIP_IP_LBN 11
#define	FMCRF_CC_GPIO_BA_CALIP_IP_WIDTH 1
#define	FMCRF_DZ_GPIO_BA_PCIE_BME_LBN 11
#define	FMCRF_DZ_GPIO_BA_PCIE_BME_WIDTH 1
#define	FMCRF_CZ_GPIO_BA_FLR_LBN 10
#define	FMCRF_CZ_GPIO_BA_FLR_WIDTH 1
#define	FMCRF_CC_PORT1_MC_GPIO_BA2_BPX_LBN 9
#define	FMCRF_CC_PORT1_MC_GPIO_BA2_BPX_WIDTH 1
#define	FMCRF_DZ_PORT1_MC_GPIO_BA_RSVD1_LBN 9
#define	FMCRF_DZ_PORT1_MC_GPIO_BA_RSVD1_WIDTH 1
#define	FMCRF_DZ_PORT1_MC_GPIO_BA2_NP_LBN 9
#define	FMCRF_DZ_PORT1_MC_GPIO_BA2_NP_WIDTH 1
#define	FMCRF_CC_PORT1_MC_GPIO_BA1_BPX_LBN 8
#define	FMCRF_CC_PORT1_MC_GPIO_BA1_BPX_WIDTH 1
#define	FMCRF_DZ_PORT1_MC_GPIO_BA_RSVD0_LBN 8
#define	FMCRF_DZ_PORT1_MC_GPIO_BA_RSVD0_WIDTH 1
#define	FMCRF_DZ_PORT1_MC_GPIO_BA1_NP_LBN 8
#define	FMCRF_DZ_PORT1_MC_GPIO_BA1_NP_WIDTH 1
#define	FMCRF_CC_PORT1_MC_GPIO_BA0_BPX_LBN 7
#define	FMCRF_CC_PORT1_MC_GPIO_BA0_BPX_WIDTH 1
#define	FMCRF_DZ_PORT1_MC_GPIO_BA0_NP_LBN 7
#define	FMCRF_DZ_PORT1_MC_GPIO_BA0_NP_WIDTH 1
#define	FMCRF_CC_PORT0_MC_GPIO_BA2_BPX_LBN 6
#define	FMCRF_CC_PORT0_MC_GPIO_BA2_BPX_WIDTH 1
#define	FMCRF_DZ_PORT0_MC_GPIO_BA2_NP_LBN 6
#define	FMCRF_DZ_PORT0_MC_GPIO_BA2_NP_WIDTH 1
#define	FMCRF_CC_PORT0_MC_GPIO_BA1_BPX_LBN 5
#define	FMCRF_CC_PORT0_MC_GPIO_BA1_BPX_WIDTH 1
#define	FMCRF_DZ_PORT0_MC_GPIO_BA1_NP_LBN 5
#define	FMCRF_DZ_PORT0_MC_GPIO_BA1_NP_WIDTH 1
#define	FMCRF_CC_PORT0_MC_GPIO_BA0_BPX_LBN 4
#define	FMCRF_CC_PORT0_MC_GPIO_BA0_BPX_WIDTH 1
#define	FMCRF_DZ_PORT0_MC_GPIO_BA0_NP_LBN 4
#define	FMCRF_DZ_PORT0_MC_GPIO_BA0_NP_WIDTH 1
#define	FMCRF_CZ_GPIO_BA_PCIE1_LBN 3
#define	FMCRF_CZ_GPIO_BA_PCIE1_WIDTH 1
#define	FMCRF_CZ_GPIO_BA_PCIE0_LBN 2
#define	FMCRF_CZ_GPIO_BA_PCIE0_WIDTH 1
#define	FMCRF_CZ_GPIO_BA_XFP_LBN 1
#define	FMCRF_CZ_GPIO_BA_XFP_WIDTH 1
#define	FMCRF_CZ_GPIO_BA_IOPADS_LBN 0
#define	FMCRF_CZ_GPIO_BA_IOPADS_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GPIO_CLR_REG(1bit):
 * MC GPIO clear register
 */
#define	FMCR_CZ_GPIO_CLR_REG 0x0010010c
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_GPIO_CLR_REG_RESET 0x1


#define	FMCRF_CZ_GPIO_CLR_LBN 0
#define	FMCRF_CZ_GPIO_CLR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GPIO_OE_DPCPU_GPIO_REG(16bit):
 * MC/DPCPU GPIO output enable register (alias of MC GPIO output enable register 14)
 */
#define	FMCR_DZ_GPIO_OE_DPCPU_GPIO_REG 0x00100138
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GPIO_OE_DPCPU_GPIO_LBN 0
#define	FMCRF_DZ_GPIO_OE_DPCPU_GPIO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_DMA_PMEM(32bit):
 * MC DMA Packet Memory
 */
#define	FMCR_CZ_DMA_PMEM 0x00180000
/* sienaa0=mcpu_addr_map,hunta0=mcpu_addr_map */
#define	FMCR_CZ_DMA_PMEM_STEP 4
#define	FMCR_CC_DMA_PMEM_ROWS 12288
#define	FMCR_DZ_DMA_PMEM_ROWS 16384

#define	FMCRF_CZ_DMA_PMEM_ROW_LBN 0
#define	FMCRF_CZ_DMA_PMEM_ROW_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_STATUS_REG(4bit):
 * MC DMA status register
 */
#define	FMCR_CC_DMA_STATUS_REG 0x0018c000
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_DMA_STATUS_REG(8bit):
 * MC DMA status register
 */
#define	FMCR_DZ_DMA_STATUS_REG 0x00190000
/* hunta0=mcpu_addr_map */
#define	FMCR_CC_DMA_STATUS_REG_RESET 0x1
#define	FMCR_DZ_DMA_STATUS_REG_RESET 0xf


#define	FMCRF_DZ_DMA_STATUS_RX_EVQ_VLD3_LBN 7
#define	FMCRF_DZ_DMA_STATUS_RX_EVQ_VLD3_WIDTH 1
#define	FMCRF_DZ_DMA_STATUS_RX_EVQ_VLD2_LBN 6
#define	FMCRF_DZ_DMA_STATUS_RX_EVQ_VLD2_WIDTH 1
#define	FMCRF_DZ_DMA_STATUS_RX_EVQ_VLD1_LBN 5
#define	FMCRF_DZ_DMA_STATUS_RX_EVQ_VLD1_WIDTH 1
#define	FMCRF_DZ_DMA_STATUS_RX_EVQ_VLD0_LBN 4
#define	FMCRF_DZ_DMA_STATUS_RX_EVQ_VLD0_WIDTH 1
#define	FMCRF_CC_DMA_STATUS_RX_EVQ_VLD2_LBN 3
#define	FMCRF_CC_DMA_STATUS_RX_EVQ_VLD2_WIDTH 1
#define	FMCRF_DZ_DMA_STATUS_TX_CMQ_RDY3_LBN 3
#define	FMCRF_DZ_DMA_STATUS_TX_CMQ_RDY3_WIDTH 1
#define	FMCRF_CC_DMA_STATUS_RX_EVQ_VLD1_LBN 2
#define	FMCRF_CC_DMA_STATUS_RX_EVQ_VLD1_WIDTH 1
#define	FMCRF_DZ_DMA_STATUS_TX_CMQ_RDY2_LBN 2
#define	FMCRF_DZ_DMA_STATUS_TX_CMQ_RDY2_WIDTH 1
#define	FMCRF_CC_DMA_STATUS_RX_EVQ_VLD0_LBN 1
#define	FMCRF_CC_DMA_STATUS_RX_EVQ_VLD0_WIDTH 1
#define	FMCRF_DZ_DMA_STATUS_TX_CMQ_RDY1_LBN 1
#define	FMCRF_DZ_DMA_STATUS_TX_CMQ_RDY1_WIDTH 1
#define	FMCRF_CC_DMA_STATUS_TX_CMQ_RDY_LBN 0
#define	FMCRF_CC_DMA_STATUS_TX_CMQ_RDY_WIDTH 1
#define	FMCRF_DZ_DMA_STATUS_TX_CMQ_RDY0_LBN 0
#define	FMCRF_DZ_DMA_STATUS_TX_CMQ_RDY0_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_TX_CMQ_REG(32bit):
 * MC DMA tx command queue push
 */
#define	FMCR_CC_DMA_TX_CMQ_REG 0x0018c008
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_DMA_TX_CMQ_PRT_SEL_LBN 30
#define	FMCRF_CC_DMA_TX_CMQ_PRT_SEL_WIDTH 2
#define	FMCFE_CC_DMA_TX_CMQ_PRT_SEL_NWK_MAC_PORT1 2
#define	FMCFE_CC_DMA_TX_CMQ_PRT_SEL_NWK_MAC_PORT0 1
#define	FMCFE_CC_DMA_TX_CMQ_PRT_SEL_NCSI_MAC 0
#define	FMCRF_CC_DMA_TX_CMQ_BUF_SEL_LBN 28
#define	FMCRF_CC_DMA_TX_CMQ_BUF_SEL_WIDTH 2
#define	FMCFE_CC_DMA_TX_CMQ_BUF_SEL_BUF3 3
#define	FMCFE_CC_DMA_TX_CMQ_BUF_SEL_NWPORT1_BUF2 2
#define	FMCFE_CC_DMA_TX_CMQ_BUF_SEL_NWPORT0_BUF1 1
#define	FMCFE_CC_DMA_TX_CMQ_BUF_SEL_NCSI_BUF0 0
#define	FMCRF_CC_DMA_TX_CMQ_LEN_LBN 14
#define	FMCRF_CC_DMA_TX_CMQ_LEN_WIDTH 14
#define	FMCRF_CC_DMA_TX_CMQ_ADDR_LBN 2
#define	FMCRF_CC_DMA_TX_CMQ_ADDR_WIDTH 12
#define	FMCRF_CC_DMA_TX_CMQ_OP_LBN 0
#define	FMCRF_CC_DMA_TX_CMQ_OP_WIDTH 2
#define	FMCFE_CC_DMA_TX_CMQ_OP_POP 2
#define	FMCFE_CC_DMA_TX_CMQ_OP_TX_FADDR 1
#define	FMCFE_CC_DMA_TX_CMQ_OP_TX_FCBUF 0


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_RX_EVQ(32bit):
 * MC DMA rx event queue pop [0:2]
 */
#define	FMCR_CC_DMA_RX_EVQ 0x0018c010
/* sienaa0=mcpu_addr_map */
#define	FMCR_CZ_DMA_RX_EVQ_STEP 4
#define	FMCR_CC_DMA_RX_EVQ_ROWS 3
/*
 * FMCR_DZ_DMA_RX_EVQ(29bit):
 * MC DMA rx event queue pop [0:2]
 */
#define	FMCR_DZ_DMA_RX_EVQ 0x00190020
/* hunta0=mcpu_addr_map */
/* FMCR_CZ_DMA_RX_EVQ_STEP 4 */
#define	FMCR_DZ_DMA_RX_EVQ_ROWS 4

#define	FMCRF_CZ_DMA_RX_EVQ_LEN_LBN 13
#define	FMCRF_CZ_DMA_RX_EVQ_LEN_WIDTH 16
#define	FMCRF_CC_DMA_RX_EVQ_ADDR_LBN 1
#define	FMCRF_CC_DMA_RX_EVQ_ADDR_WIDTH 12
#define	FMCRF_DZ_DMA_RX_EVQ_ADDR_LBN 2
#define	FMCRF_DZ_DMA_RX_EVQ_ADDR_WIDTH 11
#define	FMCRF_DZ_DMA_RX_EVQ_TRUNC_ERR_LBN 1
#define	FMCRF_DZ_DMA_RX_EVQ_TRUNC_ERR_WIDTH 1
#define	FMCRF_CZ_DMA_RX_EVQ_CRC_ERR_LBN 0
#define	FMCRF_CZ_DMA_RX_EVQ_CRC_ERR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_TX_CMD_CNTR(32bit):
 * MC DMA tx command counter [0:3]
 */
#define	FMCR_CC_DMA_TX_CMD_CNTR 0x0018c020
/* sienaa0=mcpu_addr_map */
#define	FMCR_CZ_DMA_TX_CMD_CNTR_STEP 4
#define	FMCR_CC_DMA_TX_CMD_CNTR_ROWS 4
/*
 * FMCR_DZ_DMA_TX_CMD_CNTR(32bit):
 * MC DMA tx command counter [0:3]
 */
#define	FMCR_DZ_DMA_TX_CMD_CNTR 0x00190040
/* hunta0=mcpu_addr_map */
/* FMCR_CZ_DMA_TX_CMD_CNTR_STEP 4 */
#define	FMCR_DZ_DMA_TX_CMD_CNTR_ROWS 5

#define	FMCRF_CZ_DMA_TX_CMD_CNTR_LBN 0
#define	FMCRF_CZ_DMA_TX_CMD_CNTR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_PKT_DROP_DATA_FF_FULL_CNTR(32bit):
 * MC DMA packet drop counter (fifo full) [0:2]
 */
#define	FMCR_CC_DMA_PKT_DROP_DATA_FF_FULL_CNTR 0x0018c030
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_DMA_PKT_DROP_DATA_FF_FULL_CNTR_STEP 4
#define	FMCR_CC_DMA_PKT_DROP_DATA_FF_FULL_CNTR_ROWS 3

#define	FMCRF_CC_DMA_PKT_DROP_DATA_FF_FULL_CNTR_LBN 0
#define	FMCRF_CC_DMA_PKT_DROP_DATA_FF_FULL_CNTR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_PKT_DROP_BUF_FULL_CNTR(32bit):
 * MC DMA packet drop counter (buffer full) [0:2]
 */
#define	FMCR_CC_DMA_PKT_DROP_BUF_FULL_CNTR 0x0018c040
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_DMA_PKT_DROP_BUF_FULL_CNTR_STEP 4
#define	FMCR_CC_DMA_PKT_DROP_BUF_FULL_CNTR_ROWS 3

#define	FMCRF_CC_DMA_PKT_DROP_BUF_FULL_CNTR_LBN 0
#define	FMCRF_CC_DMA_PKT_DROP_BUF_FULL_CNTR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_PKT_DROP_EVQ_FULL_CNTR(32bit):
 * MC DMA packet drop counter (event queue full) [0:2]
 */
#define	FMCR_CC_DMA_PKT_DROP_EVQ_FULL_CNTR 0x0018c050
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_DMA_PKT_DROP_EVQ_FULL_CNTR_STEP 4
#define	FMCR_CC_DMA_PKT_DROP_EVQ_FULL_CNTR_ROWS 3

#define	FMCRF_CC_DMA_PKT_DROP_EVQ_FULL_CNTR_LBN 0
#define	FMCRF_CC_DMA_PKT_DROP_EVQ_FULL_CNTR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_BUF_STATE_0(32bit):
 * MC DMA buffer state 0 [0:3]
 */
#define	FMCR_CC_DMA_BUF_STATE_0 0x0018c060
/* sienaa0=mcpu_addr_map */
#define	FMCR_CZ_DMA_BUF_STATE_0_STEP 4
#define	FMCR_CC_DMA_BUF_STATE_0_ROWS 4
/*
 * FMCR_DZ_DMA_BUF_STATE_0(32bit):
 * MC DMA buffer state 0 [0:3]
 */
#define	FMCR_DZ_DMA_BUF_STATE_0 0x00190060
/* hunta0=mcpu_addr_map */
/* FMCR_CZ_DMA_BUF_STATE_0_STEP 4 */
#define	FMCR_DZ_DMA_BUF_STATE_0_ROWS 5

#define	FMCRF_CZ_DMA_BUF_STATE_RD_PTR_LBN 16
#define	FMCRF_CZ_DMA_BUF_STATE_RD_PTR_WIDTH 16
#define	FMCRF_CZ_DMA_BUF_STATE_WR_PTR_LBN 0
#define	FMCRF_CZ_DMA_BUF_STATE_WR_PTR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_BUF_STATE_1(32bit):
 * MC DMA buffer state 1 [0:3]
 */
#define	FMCR_CC_DMA_BUF_STATE_1 0x0018c070
/* sienaa0=mcpu_addr_map */
#define	FMCR_CZ_DMA_BUF_STATE_1_STEP 4
#define	FMCR_CC_DMA_BUF_STATE_1_ROWS 4
/*
 * FMCR_DZ_DMA_BUF_STATE_1(28bit):
 * MC DMA buffer state 1 [0:3]
 */
#define	FMCR_DZ_DMA_BUF_STATE_1 0x00190080
/* hunta0=mcpu_addr_map */
/* FMCR_CZ_DMA_BUF_STATE_1_STEP 4 */
#define	FMCR_DZ_DMA_BUF_STATE_1_ROWS 5

#define	FMCRF_CC_DMA_BUF_STATE_FILL_LBN 16
#define	FMCRF_CC_DMA_BUF_STATE_FILL_WIDTH 13
#define	FMCRF_DZ_DMA_BUF_STATE_FILL_LBN 16
#define	FMCRF_DZ_DMA_BUF_STATE_FILL_WIDTH 12
#define	FMCRF_CC_DMA_BUF_STATE_AF_WMARK_LBN 0
#define	FMCRF_CC_DMA_BUF_STATE_AF_WMARK_WIDTH 13
#define	FMCRF_DZ_DMA_BUF_STATE_AF_WMARK_LBN 0
#define	FMCRF_DZ_DMA_BUF_STATE_AF_WMARK_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_BUF_STATE_2(31bit):
 * MC DMA buffer state 2 [0:3]
 */
#define	FMCR_CC_DMA_BUF_STATE_2 0x0018c080
/* sienaa0=mcpu_addr_map */
#define	FMCR_CZ_DMA_BUF_STATE_2_STEP 4
#define	FMCR_CC_DMA_BUF_STATE_2_ROWS 4
/*
 * FMCR_DZ_DMA_BUF_STATE_2(31bit):
 * MC DMA buffer state 2 [0:3]
 */
#define	FMCR_DZ_DMA_BUF_STATE_2 0x001900a0
/* hunta0=mcpu_addr_map */
/* FMCR_CZ_DMA_BUF_STATE_2_STEP 4 */
#define	FMCR_DZ_DMA_BUF_STATE_2_ROWS 5
#define	FMCR_CZ_DMA_BUF_STATE_2_RESET 0x50000000


#define	FMCRF_CZ_DMA_BUF_STATE_EMPTY_LBN 30
#define	FMCRF_CZ_DMA_BUF_STATE_EMPTY_WIDTH 1
#define	FMCRF_CZ_DMA_BUF_STATE_FULL_LBN 29
#define	FMCRF_CZ_DMA_BUF_STATE_FULL_WIDTH 1
#define	FMCRF_CZ_DMA_BUF_STATE_AF_LBN 28
#define	FMCRF_CZ_DMA_BUF_STATE_AF_WIDTH 1
#define	FMCRF_DZ_DMA_BUF_STATE_EADDR_LBN 7
#define	FMCRF_DZ_DMA_BUF_STATE_EADDR_WIDTH 7
#define	FMCRF_CC_DMA_BUF_STATE_EADDR_LBN 6
#define	FMCRF_CC_DMA_BUF_STATE_EADDR_WIDTH 6
#define	FMCRF_DZ_DMA_BUF_STATE_SADDR_LBN 0
#define	FMCRF_DZ_DMA_BUF_STATE_SADDR_WIDTH 7
#define	FMCRF_CC_DMA_BUF_STATE_SADDR_LBN 0
#define	FMCRF_CC_DMA_BUF_STATE_SADDR_WIDTH 6


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_INDR_BUF_ACC_REG(2bit):
 * MC DMA buffer selct register used for indirect MC_DMA_PMEM access by Sideband management CPU
 */
#define	FMCR_CC_DMA_INDR_BUF_ACC_REG 0x0018c090
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_DMA_INDR_BUF_ACC_REG(3bit):
 * MC DMA buffer selct register used for indirect MC_DMA_PMEM access by Sideband management CPU
 */
#define	FMCR_DZ_DMA_INDR_BUF_ACC_REG 0x001900c0
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DMA_INDR_BUF_ACC_VAL_LBN 0
#define	FMCRF_DZ_DMA_INDR_BUF_ACC_VAL_WIDTH 3
#define	FMCFE_DZ_DMA_INDR_BUF_ACC_VAL_ALL 4
#define	FMCFE_DZ_DMA_INDR_BUF_ACC_VAL_RXDPPM 3
#define	FMCFE_DZ_DMA_INDR_BUF_ACC_VAL_NCSI 2
#define	FMCFE_DZ_DMA_INDR_BUF_ACC_VAL_NWPORT1 1
#define	FMCFE_DZ_DMA_INDR_BUF_ACC_VAL_NWPORT0 0
#define	FMCRF_CC_DMA_INDR_BUF_ACC_VAL_LBN 0
#define	FMCRF_CC_DMA_INDR_BUF_ACC_VAL_WIDTH 2
#define	FMCFE_CC_DMA_INDR_BUF_ACC_VAL_BUF3 3
#define	FMCFE_CC_DMA_INDR_BUF_ACC_VAL_NWPORT1_BUF2 2
#define	FMCFE_CC_DMA_INDR_BUF_ACC_VAL_NWPORT0_BUF1 1
#define	FMCFE_CC_DMA_INDR_BUF_ACC_VAL_NCSI_BUF0 0


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_RX_EVQ_CHECKSUM(16bit):
 * MC DMA rx checksum queue [0:2]
 */
#define	FMCR_CC_DMA_RX_EVQ_CHECKSUM 0x0018c094
/* sienaa0=mcpu_addr_map */
#define	FMCR_CZ_DMA_RX_EVQ_CHECKSUM_STEP 4
#define	FMCR_CC_DMA_RX_EVQ_CHECKSUM_ROWS 3
/*
 * FMCR_DZ_DMA_RX_EVQ_CHECKSUM(21bit):
 * MC DMA rx checksum queue [0:2]
 */
#define	FMCR_DZ_DMA_RX_EVQ_CHECKSUM 0x00190030
/* hunta0=mcpu_addr_map */
/* FMCR_CZ_DMA_RX_EVQ_CHECKSUM_STEP 4 */
#define	FMCR_DZ_DMA_RX_EVQ_CHECKSUM_ROWS 4

#define	FMCRF_DZ_DMA_RX_EVQ_ERROR_LBN 16
#define	FMCRF_DZ_DMA_RX_EVQ_ERROR_WIDTH 5
#define	FMCRF_CZ_DMA_RX_EVQ_CHKSUM_LBN 0
#define	FMCRF_CZ_DMA_RX_EVQ_CHKSUM_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CC_DMA_BUF_STATUS_REG(4bit):
 * MC DMA buffer status register
 */
#define	FMCR_CC_DMA_BUF_STATUS_REG 0x0018c0a4
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_DMA_BUF_STATUS_REG(5bit):
 * MC DMA buffer status register
 */
#define	FMCR_DZ_DMA_BUF_STATUS_REG 0x001900c4
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DMA_TX_CMD_CNTR_DECR_LBN 0
#define	FMCRF_DZ_DMA_TX_CMD_CNTR_DECR_WIDTH 5
#define	FMCRF_CC_DMA_TX_CMD_CNTR_DECR_LBN 0
#define	FMCRF_CC_DMA_TX_CMD_CNTR_DECR_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_DMA_TX_CMD_RMON_FI_ARG_REG(31bit):
 * MC DMA tx command Filter Info and RMON arguments regsiter
 */
#define	FMCR_DZ_DMA_TX_CMD_RMON_FI_ARG_REG 0x00190008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DMA_TX_CMQ_MULTICAST_LBN 29
#define	FMCRF_DZ_DMA_TX_CMQ_MULTICAST_WIDTH 2
#define	FMCRF_DZ_DMA_TX_CMQ_VLAN_LBN 27
#define	FMCRF_DZ_DMA_TX_CMQ_VLAN_WIDTH 2
#define	FMCRF_DZ_DMA_TX_CMQ_VLAN_PRIO_LBN 24
#define	FMCRF_DZ_DMA_TX_CMQ_VLAN_PRIO_WIDTH 3
#define	FMCRF_DZ_DMA_TX_CMQ_DST_LBN 16
#define	FMCRF_DZ_DMA_TX_CMQ_DST_WIDTH 8
#define	FMCRF_DZ_DMA_TX_CMQ_PRIO_LBN 12
#define	FMCRF_DZ_DMA_TX_CMQ_PRIO_WIDTH 4
#define	FMCRF_DZ_DMA_TX_CMQ_IPSEC_PTR_LBN 0
#define	FMCRF_DZ_DMA_TX_CMQ_IPSEC_PTR_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_DMA_TX_CMQ(32bit):
 * MC DMA tx command queue push
 */
#define	FMCR_DZ_DMA_TX_CMQ 0x00190010
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_DMA_TX_CMQ_STEP 4
#define	FMCR_DZ_DMA_TX_CMQ_ROWS 4

#define	FMCRF_DZ_DMA_TX_CMQ_BUF_SEL_LBN 29
#define	FMCRF_DZ_DMA_TX_CMQ_BUF_SEL_WIDTH 3
#define	FMCRF_DZ_DMA_TX_CMQ_LEN_LBN 15
#define	FMCRF_DZ_DMA_TX_CMQ_LEN_WIDTH 14
#define	FMCRF_DZ_DMA_TX_CMQ_ADDR_LBN 2
#define	FMCRF_DZ_DMA_TX_CMQ_ADDR_WIDTH 11
#define	FMCRF_DZ_DMA_TX_CMQ_OP_LBN 0
#define	FMCRF_DZ_DMA_TX_CMQ_OP_WIDTH 2
#define	FMCFE_DZ_DMA_TX_CMQ_OP_POP 2
#define	FMCFE_DZ_DMA_TX_CMQ_OP_TX_FADDR 1
#define	FMCFE_DZ_DMA_TX_CMQ_OP_TX_FCBUF 0


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_DMA_TX_CMD_ALRT_MASK_REG(4bit):
 * MC DMA tx command queue alert mask register
 */
#define	FMCR_DZ_DMA_TX_CMD_ALRT_MASK_REG 0x001900c8
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DMA_TX_CMD_ALRT_MASK_LBN 0
#define	FMCRF_DZ_DMA_TX_CMD_ALRT_MASK_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_DMA_TX_CMD_PRIO_REG(4bit):
 * MC DMA tx command queue priority register
 */
#define	FMCR_DZ_DMA_TX_CMD_PRIO_REG 0x001900cc
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DMA_TX_CMD_PRIO_LBN 0
#define	FMCRF_DZ_DMA_TX_CMD_PRIO_WIDTH 4
#define	FMCFE_DZ_DMA_TX_CMD_PRIO_HI 1
#define	FMCFE_DZ_DMA_TX_CMD_PRIO_LO 0


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_DMA_MAC_SPEED_REG(1bit):
 * to prime data path arbite write 0 for 10G or 1 fro 40G opeartion before any packet transefr activity begins
 */
#define	FMCR_DZ_DMA_MAC_SPEED_REG 0x001900d0
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DMA_MAC_SPEED_LBN 0
#define	FMCRF_DZ_DMA_MAC_SPEED_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_SLICE_REG(512bit):
 * 
 */
#define	FMCR_DZ_PORT0_MC_SLICE_REG 0x00200000
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_PORT0_MC_SLICE_REG_STEP 64
#define	FMCR_DZ_PORT0_MC_SLICE_REG_ROWS 8
/*
 * FMCR_DZ_PORT1_MC_SLICE_REG(512bit):
 * 
 */
#define	FMCR_DZ_PORT1_MC_SLICE_REG 0x00280000
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_PORT1_MC_SLICE_REG_STEP 64
#define	FMCR_DZ_PORT1_MC_SLICE_REG_ROWS 8

#define	FMCRF_DZ_FLTR_MODE_LBN 480
#define	FMCRF_DZ_FLTR_MODE_WIDTH 32
#define	FMCRF_DZ_FLTR_CRC_EXP_LBN 448
#define	FMCRF_DZ_FLTR_CRC_EXP_WIDTH 32
#define	FMCRF_DZ_FLTR_P_SIZE_LBN 416
#define	FMCRF_DZ_FLTR_P_SIZE_WIDTH 32
#define	FMCRF_DZ_FLTR_N_M_SIZE_LBN 384
#define	FMCRF_DZ_FLTR_N_M_SIZE_WIDTH 32
#define	FMCRF_DZ_FLTR_L4_MASK3_LBN 352
#define	FMCRF_DZ_FLTR_L4_MASK3_WIDTH 32
#define	FMCRF_DZ_FLTR_L4_MASK2_LBN 320
#define	FMCRF_DZ_FLTR_L4_MASK2_WIDTH 32
#define	FMCRF_DZ_FLTR_L4_MASK1_LBN 288
#define	FMCRF_DZ_FLTR_L4_MASK1_WIDTH 32
#define	FMCRF_DZ_FLTR_L4_MASK0_LBN 256
#define	FMCRF_DZ_FLTR_L4_MASK0_WIDTH 32
#define	FMCRF_DZ_FLTR_L3_MASK3_LBN 224
#define	FMCRF_DZ_FLTR_L3_MASK3_WIDTH 32
#define	FMCRF_DZ_FLTR_L3_MASK2_LBN 192
#define	FMCRF_DZ_FLTR_L3_MASK2_WIDTH 32
#define	FMCRF_DZ_FLTR_L3_MASK1_LBN 160
#define	FMCRF_DZ_FLTR_L3_MASK1_WIDTH 32
#define	FMCRF_DZ_FLTR_L3_MASK0_LBN 128
#define	FMCRF_DZ_FLTR_L3_MASK0_WIDTH 32
#define	FMCRF_DZ_FLTR_L2_MASK3_LBN 96
#define	FMCRF_DZ_FLTR_L2_MASK3_WIDTH 32
#define	FMCRF_DZ_FLTR_L2_MASK2_LBN 64
#define	FMCRF_DZ_FLTR_L2_MASK2_WIDTH 32
#define	FMCRF_DZ_FLTR_L2_MASK1_LBN 32
#define	FMCRF_DZ_FLTR_L2_MASK1_WIDTH 32
#define	FMCRF_DZ_FLTR_L2_MASK0_LBN 0
#define	FMCRF_DZ_FLTR_L2_MASK0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_XGMAC_FLTR_RULE(32bit):
 * MC XGMAC Filter Rules
 */
#define	FMCR_CC_PORT0_MC_XGMAC_FLTR_RULE 0x00200000
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_PORT0_MC_XGMAC_FLTR_RULE_STEP 4
#define	FMCR_CC_PORT0_MC_XGMAC_FLTR_RULE_ROWS 256
/*
 * FMCR_CC_PORT1_MC_XGMAC_FLTR_RULE(32bit):
 * MC XGMAC Filter Rules
 */
#define	FMCR_CC_PORT1_MC_XGMAC_FLTR_RULE 0x00280000
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_PORT1_MC_XGMAC_FLTR_RULE_STEP 4
#define	FMCR_CC_PORT1_MC_XGMAC_FLTR_RULE_ROWS 256

#define	FMCRF_CC_XGMAC_FLTR_RULE_VAL_LBN 0
#define	FMCRF_CC_XGMAC_FLTR_RULE_VAL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_CRC_INIT(32bit):
 * expected vlan crc
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_CRC_INIT 0x00200200
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_CRC_INIT(32bit):
 * expected vlan crc
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_CRC_INIT 0x00280200
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_CRC_INIT_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_CRC_INIT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_10(32bit):
 * expected crc for vlan 0 and 1
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_10 0x00200204
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_10(32bit):
 * expected crc for vlan 0 and 1
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_10 0x00280204
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_10_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_10_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_32(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_32 0x00200208
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_32(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_32 0x00280208
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_32_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_54(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_54 0x0020020c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_54(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_54 0x0028020c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_54_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_54_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_76(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_76 0x00200210
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_76(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_76 0x00280210
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_76_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_76_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_98(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_98 0x00200214
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_98(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_98 0x00280214
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_98_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_98_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1110(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1110 0x00200218
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1110(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1110 0x00280218
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_1110_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_1110_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1312(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1312 0x0020021c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1312(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1312 0x0028021c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_1312_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_1312_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1514(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1514 0x00200220
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1514(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1514 0x00280220
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_1514_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_1514_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1716(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1716 0x00200224
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1716(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1716 0x00280224
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_1716_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_1716_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1918(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_1918 0x00200228
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1918(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_1918 0x00280228
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_1918_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_1918_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_2120(32bit):
 * crc
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_2120 0x0020022c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_2120(32bit):
 * crc
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_2120 0x0028022c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_2120_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_2120_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_2322(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_EXP_2322 0x00200230
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_2322(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_EXP_2322 0x00280230
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_EXP_2322_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_EXP_2322_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_MODE(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_MODE 0x00200234
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_MODE(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_MODE 0x00280234
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_MODE_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_MODE_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MC_FLTR_VLAN_ENABLE(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MC_FLTR_VLAN_ENABLE 0x00200238
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MC_FLTR_VLAN_ENABLE(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MC_FLTR_VLAN_ENABLE 0x00280238
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FLTR_VLAN_ENABLE_LBN 0
#define	FMCRF_DZ_FLTR_VLAN_ENABLE_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MCAST_FLTR_EN(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MCAST_FLTR_EN 0x00200240
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MCAST_FLTR_EN(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MCAST_FLTR_EN 0x00280240
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MCAST_FLTR_EN_LBN 0
#define	FMCRF_DZ_MCAST_FLTR_EN_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MCAST_FLTR_VLAN_MATCH_EN(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MCAST_FLTR_VLAN_MATCH_EN 0x00200244
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MCAST_FLTR_VLAN_MATCH_EN(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MCAST_FLTR_VLAN_MATCH_EN 0x00280244
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MCAST_FLTR_VLAN_MATCH_EN_LBN 0
#define	FMCRF_DZ_MCAST_FLTR_VLAN_MATCH_EN_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PORT0_MCAST_FLTR_VLAN_VALUE(32bit):
 * None
 */
#define	FMCR_DZ_PORT0_MCAST_FLTR_VLAN_VALUE 0x00200248
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PORT1_MCAST_FLTR_VLAN_VALUE(32bit):
 * None
 */
#define	FMCR_DZ_PORT1_MCAST_FLTR_VLAN_VALUE 0x00280248
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MCAST_FLTR_VLAN_VALUE_LBN 0
#define	FMCRF_DZ_MCAST_FLTR_VLAN_VALUE_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_XGMAC_FLTR_KEY(32bit):
 * MC XGMAC Filter Hash Key
 */
#define	FMCR_CC_PORT0_MC_XGMAC_FLTR_KEY 0x00200400
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_PORT0_MC_XGMAC_FLTR_KEY_STEP 4
#define	FMCR_CC_PORT0_MC_XGMAC_FLTR_KEY_ROWS 5
/*
 * FMCR_CC_PORT1_MC_XGMAC_FLTR_KEY(32bit):
 * MC XGMAC Filter Hash Key
 */
#define	FMCR_CC_PORT1_MC_XGMAC_FLTR_KEY 0x00280400
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_PORT1_MC_XGMAC_FLTR_KEY_STEP 4
#define	FMCR_CC_PORT1_MC_XGMAC_FLTR_KEY_ROWS 5

#define	FMCRF_CC_XGMAC_FLTR_KEY_VAL_LBN 0
#define	FMCRF_CC_XGMAC_FLTR_KEY_VAL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_WR32_F0_ADDR_REG_PORT(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_WR32_F0_ADDR_REG_PORT 0x00300000
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_IREG_WR32_F0_ADDR_REG_CSR(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_WR32_F0_ADDR_REG_CSR 0x00380000
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_WR32_F0_ADDR_LBN 0
#define	FMCRF_CC_IREG_WR32_F0_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_IREG_WR32_ADDR_REG_CSR(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_DZ_IREG_WR32_ADDR_REG_CSR 0x00300000
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_IREG_WR32_ADDR_LBN 0
#define	FMCRF_DZ_IREG_WR32_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_WR32_F1_ADDR_REG_PORT(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_WR32_F1_ADDR_REG_PORT 0x00300004
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_WR32_F1_ADDR_LBN 0
#define	FMCRF_CC_IREG_WR32_F1_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_WR128_F0_ADDR_REG_PORT(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_WR128_F0_ADDR_REG_PORT 0x00300008
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_WR128_F0_ADDR_LBN 0
#define	FMCRF_CC_IREG_WR128_F0_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_IREG_CONFIG_REG_CSR(32bit):
 * MC REG_BUS Config register
 */
#define	FMCR_DZ_IREG_CONFIG_REG_CSR 0x00300008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_IREG_EXTRNL_EN_LBN 0
#define	FMCRF_DZ_IREG_EXTRNL_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_WR128_F1_ADDR_REG_PORT(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_WR128_F1_ADDR_REG_PORT 0x0030000c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_WR128_F1_ADDR_LBN 0
#define	FMCRF_CC_IREG_WR128_F1_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_IREG_RD32_ADDR_REG_CSR(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_DZ_IREG_RD32_ADDR_REG_CSR 0x00300010
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_IREG_RD32_ADDR_LBN 0
#define	FMCRF_DZ_IREG_RD32_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_RD32_F0_ADDR_REG_PORT(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_RD32_F0_ADDR_REG_PORT 0x00300010
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_IREG_RD32_F0_ADDR_REG_CSR(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_RD32_F0_ADDR_REG_CSR 0x00380010
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_RD32_F0_ADDR_LBN 0
#define	FMCRF_CC_IREG_RD32_F0_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_RD32_F1_ADDR_REG_PORT(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_RD32_F1_ADDR_REG_PORT 0x00300014
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_RD32_F1_ADDR_LBN 0
#define	FMCRF_CC_IREG_RD32_F1_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_RD128_F0_ADDR_REG_PORT(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_RD128_F0_ADDR_REG_PORT 0x00300018
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_RD128_F0_ADDR_LBN 0
#define	FMCRF_CC_IREG_RD128_F0_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_RD128_F1_ADDR_REG_PORT(32bit):
 * MC REG_BUS address register
 */
#define	FMCR_CC_IREG_RD128_F1_ADDR_REG_PORT 0x0030001c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_RD128_F1_ADDR_LBN 0
#define	FMCRF_CC_IREG_RD128_F1_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_IREG_DATA_REG_CSR(32bit):
 * MC REG_BUS initiator data register
 */
#define	FMCR_DZ_IREG_DATA_REG_CSR 0x00300020
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_IREG_DATA_REG_PORT(32bit):
 * MC REG_BUS initiator data register
 */
#define	FMCR_CC_IREG_DATA_REG_PORT 0x00300020
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_IREG_DATA_REG_CSR(32bit):
 * MC REG_BUS initiator data register
 */
#define	FMCR_CC_IREG_DATA_REG_CSR 0x00380020
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CZ_IREG_DATA_LBN 0
#define	FMCRF_CZ_IREG_DATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_IREG_STATUS_REG_PORT(5bit):
 * MC REG_BUS initiator status
 */
#define	FMCR_CC_IREG_STATUS_REG_PORT 0x00300024
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_IREG_STATUS_REG_CSR(5bit):
 * MC REG_BUS initiator status
 */
#define	FMCR_DZ_IREG_STATUS_REG_CSR 0x00300024
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_IREG_STATUS_REG_CSR(5bit):
 * MC REG_BUS initiator status
 */
#define	FMCR_CC_IREG_STATUS_REG_CSR 0x00380024
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_IREG_STATUS_STATE_LBN 2
#define	FMCRF_CC_IREG_STATUS_STATE_WIDTH 4
#define	FMCRF_DZ_IREG_STATUS_STATE_LBN 2
#define	FMCRF_DZ_IREG_STATUS_STATE_WIDTH 2
#define	FMCRF_CZ_IREG_STATUS_ERR_LBN 0
#define	FMCRF_CZ_IREG_STATUS_ERR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_ALRT_MASK_REG(16bit):
 * MC Message Que Ctl Alert Mask Register
 */
#define	FMCR_DZ_MSG_QU_ALRT_MASK_REG 0x00380000
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_MC_OUTB_MSG_QU_LBN 12
#define	FMCRF_DZ_MSG_QU_CTL_MC_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_CTL_BIU_OUTB_MSG_QU_LBN 11
#define	FMCRF_DZ_MSG_QU_CTL_BIU_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_CTL_EVT_OUTB_MSG_QU_LBN 10
#define	FMCRF_DZ_MSG_QU_CTL_EVT_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_CTL_LUE_OUTB_MSG_QU_LBN 9
#define	FMCRF_DZ_MSG_QU_CTL_LUE_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_CTL_SMC_OUTB_MSG_QU_LBN 8
#define	FMCRF_DZ_MSG_QU_CTL_SMC_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_CTL_MC_INB_MSG_QU_LBN 2
#define	FMCRF_DZ_MSG_QU_CTL_MC_INB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_CTL_LUE_INB_MSG_QU_LBN 1
#define	FMCRF_DZ_MSG_QU_CTL_LUE_INB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_CTL_SMC_INB_MSG_QU_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_SMC_INB_MSG_QU_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_STATUS_REG(32bit):
 * MC Message Que Ctl Status Register
 */
#define	FMCR_DZ_MSG_QU_CTL_STATUS_REG 0x00380004
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_STA_MC_OUTB_MSG_QU_LBN 12
#define	FMCRF_DZ_MSG_QU_STA_MC_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_STA_BIU_OUTB_MSG_QU_LBN 11
#define	FMCRF_DZ_MSG_QU_STA_BIU_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_STA_EVT_OUTB_MSG_QU_LBN 10
#define	FMCRF_DZ_MSG_QU_STA_EVT_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_STA_LUE_OUTB_MSG_QU_LBN 9
#define	FMCRF_DZ_MSG_QU_STA_LUE_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_STA_SMC_OUTB_MSG_QU_LBN 8
#define	FMCRF_DZ_MSG_QU_STA_SMC_OUTB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_STA_MC_INB_MSG_QU_LBN 2
#define	FMCRF_DZ_MSG_QU_STA_MC_INB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_STA_LUE_INB_MSG_QU_LBN 1
#define	FMCRF_DZ_MSG_QU_STA_LUE_INB_MSG_QU_WIDTH 1
#define	FMCRF_DZ_MSG_QU_STA_SMC_INB_MSG_QU_LBN 0
#define	FMCRF_DZ_MSG_QU_STA_SMC_INB_MSG_QU_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_SMC_OUTB_QU_THR_REG(8bit):
 * MC msg qu ctl SMC outbound msg queue threshold register
 */
#define	FMCR_DZ_MSG_QU_CTL_SMC_OUTB_QU_THR_REG 0x00380008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_SMC_OUTB_QU_THR_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_SMC_OUTB_QU_THR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_LUE_OUTB_QU_THR_REG(8bit):
 * MC msg qu ctl LUE outbound msg queue threshold register
 */
#define	FMCR_DZ_MSG_QU_CTL_LUE_OUTB_QU_THR_REG 0x0038000c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_LUE_OUTB_QU_THR_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_LUE_OUTB_QU_THR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_EVT_OUTB_QU_THR_REG(8bit):
 * MC msg qu ctl EVT outbound msg queue threshold register
 */
#define	FMCR_DZ_MSG_QU_CTL_EVT_OUTB_QU_THR_REG 0x00380010
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_EVT_OUTB_QU_THR_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_EVT_OUTB_QU_THR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_BIU_OUTB_QU_THR_REG(8bit):
 * MC msg qu ctl BIU outbound msg queue threshold register
 */
#define	FMCR_DZ_MSG_QU_CTL_BIU_OUTB_QU_THR_REG 0x00380014
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_BIU_OUTB_QU_THR_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_BIU_OUTB_QU_THR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_MC_OUTB_QU_THR_REG(8bit):
 * MC msg qu ctl MC outbound msg queue threshold register
 */
#define	FMCR_DZ_MSG_QU_CTL_MC_OUTB_QU_THR_REG 0x00380018
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_MC_OUTB_QU_THR_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_MC_OUTB_QU_THR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_CMD_REG(8bit):
 * MC msg qu ctl command register
 */
#define	FMCR_DZ_MSG_QU_CTL_CMD_REG 0x0038001c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_CMD_MSG_LEN_LBN 4
#define	FMCRF_DZ_MSG_QU_CTL_CMD_MSG_LEN_WIDTH 4
#define	FMCRF_DZ_MSG_QU_CTL_CMD_QU_ID_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_CMD_QU_ID_WIDTH 4
#define	FMCFE_DZ_MSG_QU_CTL_MC_OUTB_MSG_QU 12
#define	FMCFE_DZ_MSG_QU_CTL_BIU_OUTB_MSG_QU 11
#define	FMCFE_DZ_MSG_QU_CTL_EVT_OUTB_MSG_QU 10
#define	FMCFE_DZ_MSG_QU_CTL_LUE_OUTB_MSG_QU 9
#define	FMCFE_DZ_MSG_QU_CTL_SMC_OUTB_MSG_QU 8
#define	FMCFE_DZ_MSG_QU_CTL_MC_INB_MSG_QU 2
#define	FMCFE_DZ_MSG_QU_CTL_LUE_INB_MSG_QU 1
#define	FMCFE_DZ_MSG_QU_CTL_SMC_INB_MSG_QU 0


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_MSG_BUF_REG(32bit):
 * MC msg qu ctl message buffer register
 */
#define	FMCR_DZ_MSG_QU_CTL_MSG_BUF_REG 0x00380020
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_MSG_BUF_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_MSG_BUF_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_SMC_INB_QU_THR_REG(8bit):
 * MC msg qu ctl SMC inbound msg queue threshold register
 */
#define	FMCR_DZ_MSG_QU_CTL_SMC_INB_QU_THR_REG 0x00380024
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_SMC_INB_QU_THR_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_SMC_INB_QU_THR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_LUE_INB_QU_THR_REG(8bit):
 * MC msg qu ctl LUE inbound msg queue threshold register
 */
#define	FMCR_DZ_MSG_QU_CTL_LUE_INB_QU_THR_REG 0x00380028
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_LUE_INB_QU_THR_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_LUE_INB_QU_THR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MSG_QU_CTL_MC_INB_QU_THR_REG(8bit):
 * MC msg qu ctl MC inbound msg queue threshold register
 */
#define	FMCR_DZ_MSG_QU_CTL_MC_INB_QU_THR_REG 0x0038002c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MSG_QU_CTL_MC_INB_QU_THR_LBN 0
#define	FMCRF_DZ_MSG_QU_CTL_MC_INB_QU_THR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CC_TREG_SMEM(32bit):
 * MC Shared Memory
 */
#define	FMCR_CC_TREG_SMEM 0x00400000
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_TREG_SMEM_STEP 4
#define	FMCR_CC_TREG_SMEM_ROWS 512

#define	FMCRF_CC_TREG_SMEM_ROW_LBN 0
#define	FMCRF_CC_TREG_SMEM_ROW_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_TREG_DBL_TBL(32bit):
 * MC Host Doorbell Register Table.
 */
#define	FMCR_DZ_TREG_DBL_TBL 0x00400000
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_TREG_DBL_TBL_STEP 4
#define	FMCR_DZ_TREG_DBL_TBL_ROWS 512

#define	FMCRF_DZ_TREG_DBL_TBL_LBN 0
#define	FMCRF_DZ_TREG_DBL_TBL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TREG_EXP_ROM_REQ_REG(32bit):
 * MC REG-BUS EXP ROM request register
 */
#define	FMCR_CZ_TREG_EXP_ROM_REQ_REG 0x00401000
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CC_TREG_EXP_ROM_BE_LBN 28
#define	FMCRF_CC_TREG_EXP_ROM_BE_WIDTH 4
#define	FMCRF_DZ_TREG_EXP_ROM_PF_LBN 28
#define	FMCRF_DZ_TREG_EXP_ROM_PF_WIDTH 4
#define	FMCRF_CC_TREG_EXP_ROM_WCNT_LBN 20
#define	FMCRF_CC_TREG_EXP_ROM_WCNT_WIDTH 8
#define	FMCRF_DZ_TREG_EXP_ROM_WCNT_LBN 20
#define	FMCRF_DZ_TREG_EXP_ROM_WCNT_WIDTH 6
#define	FMCRF_CZ_TREG_EXP_ROM_ADDR_LBN 0
#define	FMCRF_CZ_TREG_EXP_ROM_ADDR_WIDTH 20


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TREG_EXP_ROM_RDATA_REG(32bit):
 * MC REG-BUS EXP ROM read data register
 */
#define	FMCR_CZ_TREG_EXP_ROM_RDATA_REG 0x00401004
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_TREG_EXP_ROM_RDATA_LBN 0
#define	FMCRF_DZ_TREG_EXP_ROM_RDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TREG_STATUS_REG(18bit):
 * MC REG-BUS Target status register
 */
#define	FMCR_CZ_TREG_STATUS_REG 0x00401008
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */

#define	FMCRF_DZ_TREG_STATE_LBN 16
#define	FMCRF_DZ_TREG_STATE_WIDTH 2
#define	FMCRF_DZ_TREG_WRD_CNT_LBN 10
#define	FMCRF_DZ_TREG_WRD_CNT_WIDTH 6
#define	FMCRF_CC_TREG_STATE_LBN 9
#define	FMCRF_CC_TREG_STATE_WIDTH 2
#define	FMCRF_DZ_TREG_DOORBELL_STATUS_LBN 2
#define	FMCRF_DZ_TREG_DOORBELL_STATUS_WIDTH 8
#define	FMCRF_CC_TREG_WRD_CNT_LBN 3
#define	FMCRF_CC_TREG_WRD_CNT_WIDTH 6
#define	FMCRF_CC_TREG_EXP_HOST_ALRT1_LBN 2
#define	FMCRF_CC_TREG_EXP_HOST_ALRT1_WIDTH 1
#define	FMCRF_CC_TREG_EXP_HOST_ALRT0_LBN 1
#define	FMCRF_CC_TREG_EXP_HOST_ALRT0_WIDTH 1
#define	FMCRF_DZ_TREG_DOORBEL_ALRT_LBN 1
#define	FMCRF_DZ_TREG_DOORBEL_ALRT_WIDTH 1
#define	FMCRF_CZ_TREG_EXP_ROM_ALRT_LBN 0
#define	FMCRF_CZ_TREG_EXP_ROM_ALRT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_TREG_DB_MASK_REG(32bit):
 * MC Host Doorbell Mask Registers
 */
#define	FMCR_DZ_TREG_DB_MASK_REG 0x0040100c
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_TREG_DB_MASK_REG_STEP 4
#define	FMCR_DZ_TREG_DB_MASK_REG_ROWS 8

#define	FMCRF_DZ_DOORBELL_MASK_LBN 0
#define	FMCRF_DZ_DOORBELL_MASK_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_TREG_DB_VLD_REG(32bit):
 * MC Host Doorbell Valid Registers
 */
#define	FMCR_DZ_TREG_DB_VLD_REG 0x0040102c
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_TREG_DB_VLD_REG_STEP 4
#define	FMCR_DZ_TREG_DB_VLD_REG_ROWS 8

#define	FMCRF_DZ_DOORBELL_VALID_LBN 0
#define	FMCRF_DZ_DOORBELL_VALID_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_TREG_DB_VAL_SET(32bit):
 * MC Host Doorbell Valid SET access
 */
#define	FMCR_DZ_TREG_DB_VAL_SET 0x0040104c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DOORBELL_VALID_SET_LBN 0
#define	FMCRF_DZ_DOORBELL_VALID_SET_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_TREG_DB_VAL_CLR(32bit):
 * MC Host Doorbell Valid Clear access
 */
#define	FMCR_DZ_TREG_DB_VAL_CLR 0x00401050
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DOORBELL_VALID_CLR_LBN 0
#define	FMCRF_DZ_DOORBELL_VALID_CLR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_CONF_REG(4bit):
 * MC global configuration register
 */
#define	FMCR_CZ_CONF_REG 0x00480000
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_CONF_REG_RESET 0xe


#define	FMCRF_CZ_RX_INGRESS_EN1_LBN 3
#define	FMCRF_CZ_RX_INGRESS_EN1_WIDTH 1
#define	FMCRF_CZ_RX_INGRESS_EN0_LBN 2
#define	FMCRF_CZ_RX_INGRESS_EN0_WIDTH 1
#define	FMCRF_CZ_NCSI_TX_IGNR_ARB_LBN 1
#define	FMCRF_CZ_NCSI_TX_IGNR_ARB_WIDTH 1
#define	FMCRF_CZ_NCSI_RX_ENBL_LBN 0
#define	FMCRF_CZ_NCSI_RX_ENBL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_ALRT_REG(32bit):
 * MC alert register
 */
#define	FMCR_CZ_ALRT_REG 0x00480004
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_GPIO_ALRT_LBN 31
#define	FMCRF_CZ_GPIO_ALRT_WIDTH 1
#define	FMCRF_CZ_DMA_CMQ_ALRT_LBN 30
#define	FMCRF_CZ_DMA_CMQ_ALRT_WIDTH 1
#define	FMCRF_CZ_DMA_EVQ_ALRT_LBN 29
#define	FMCRF_CZ_DMA_EVQ_ALRT_WIDTH 1
#define	FMCRF_CZ_DMA_BUF_ALRT_LBN 28
#define	FMCRF_CZ_DMA_BUF_ALRT_WIDTH 1
#define	FMCRF_CZ_REG_INTR_PORT_ALRT_LBN 27
#define	FMCRF_CZ_REG_INTR_PORT_ALRT_WIDTH 1
#define	FMCRF_CZ_REG_INTR_GLBL_ALRT_LBN 26
#define	FMCRF_CZ_REG_INTR_GLBL_ALRT_WIDTH 1
#define	FMCRF_CZ_EXP_ROM_ALRT_LBN 25
#define	FMCRF_CZ_EXP_ROM_ALRT_WIDTH 1
#define	FMCRF_CZ_HOST_ALRT_LBN 24
#define	FMCRF_CZ_HOST_ALRT_WIDTH 1
#define	FMCRF_CZ_RESP_RDY_ALRT_LBN 23
#define	FMCRF_CZ_RESP_RDY_ALRT_WIDTH 1
#define	FMCRF_CZ_PCIE_VNDR_MSG_ALRT_LBN 22
#define	FMCRF_CZ_PCIE_VNDR_MSG_ALRT_WIDTH 1
#define	FMCRF_CZ_PCIE_VPD_INT_ALRT_LBN 21
#define	FMCRF_CZ_PCIE_VPD_INT_ALRT_WIDTH 1
#define	FMCRF_CZ_UART1_ALRT_LBN 20
#define	FMCRF_CZ_UART1_ALRT_WIDTH 1
#define	FMCRF_CZ_UART0_ALRT_LBN 19
#define	FMCRF_CZ_UART0_ALRT_WIDTH 1
#define	FMCRF_CC_I2C_ALRT_LBN 18
#define	FMCRF_CC_I2C_ALRT_WIDTH 1
#define	FMCRF_DZ_I2C0_ALRT_LBN 18
#define	FMCRF_DZ_I2C0_ALRT_WIDTH 1
#define	FMCRF_CZ_SPI_ALRT_LBN 17
#define	FMCRF_CZ_SPI_ALRT_WIDTH 1
#define	FMCRF_CZ_MDIO_1_ALRT_LBN 16
#define	FMCRF_CZ_MDIO_1_ALRT_WIDTH 1
#define	FMCRF_CZ_MDIO_0_ALRT_LBN 15
#define	FMCRF_CZ_MDIO_0_ALRT_WIDTH 1
#define	FMCRF_CZ_NCSI_ALRT_LBN 14
#define	FMCRF_CZ_NCSI_ALRT_WIDTH 1
#define	FMCRF_DZ_INB_MSG_QU_ALRT_LBN 13
#define	FMCRF_DZ_INB_MSG_QU_ALRT_WIDTH 1
#define	FMCRF_DZ_OUTB_MSG_QU_ALRT_LBN 12
#define	FMCRF_DZ_OUTB_MSG_QU_ALRT_WIDTH 1
#define	FMCRF_DZ_I2C1_ALRT_LBN 8
#define	FMCRF_DZ_I2C1_ALRT_WIDTH 1
#define	FMCRF_DZ_ERR_ALRT_LBN 4
#define	FMCRF_DZ_ERR_ALRT_WIDTH 1
#define	FMCRF_DZ_ILLEGAL_ACCESS_ALRT_LBN 3
#define	FMCRF_DZ_ILLEGAL_ACCESS_ALRT_WIDTH 1
#define	FMCRF_DZ_WKUP_TMR1_ALRT_LBN 2
#define	FMCRF_DZ_WKUP_TMR1_ALRT_WIDTH 1
#define	FMCRF_DZ_WKUP_TMR0_ALRT_LBN 1
#define	FMCRF_DZ_WKUP_TMR0_ALRT_WIDTH 1
#define	FMCRF_CZ_WATCH_DOG_ALRT_LBN 0
#define	FMCRF_CZ_WATCH_DOG_ALRT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TMR_CONF_REG(9bit):
 * MC timer configuration regsiter
 */
#define	FMCR_CZ_TMR_CONF_REG 0x00480008
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */

#define	FMCRF_DZ_TMR_CONF_MAX_PRSCLR_LBN 0
#define	FMCRF_DZ_TMR_CONF_MAX_PRSCLR_WIDTH 9
#define	FMCRF_CC_TMR_CONF_MAX_PRSCLR_LBN 0
#define	FMCRF_CC_TMR_CONF_MAX_PRSCLR_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_TMR_REG(32bit):
 * MC timer value
 */
#define	FMCR_CZ_TMR_REG 0x0048000c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_TMR_VAL_LBN 0
#define	FMCRF_CZ_TMR_VAL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_EVT_PUSH_REG(1bit):
 * MC event push register
 */
#define	FMCR_CC_EVT_PUSH_REG 0x00480010
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_EVT_PUSH_VAL_LBN 0
#define	FMCRF_CC_EVT_PUSH_VAL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_EVT_CTL_REG(11bit):
 * MC event control register
 */
#define	FMCR_CC_EVT_CTL_REG 0x00480014
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_EVT_PORT_LBN 10
#define	FMCRF_CC_EVT_PORT_WIDTH 1
#define	FMCRF_CC_EVT_QUE_LBN 0
#define	FMCRF_CC_EVT_QUE_WIDTH 10


/*------------------------------------------------------------*/
/*
 * FMCR_CC_EVT_MSG0_REG(32bit):
 * MC event message 0  register
 */
#define	FMCR_CC_EVT_MSG0_REG 0x00480018
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_EVT_MSG0_VAL_LBN 0
#define	FMCRF_CC_EVT_MSG0_VAL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_EVT_MSG1_REG(32bit):
 * MC event message 1  register
 */
#define	FMCR_CC_EVT_MSG1_REG 0x0048001c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_EVT_MSG1_VAL_LBN 0
#define	FMCRF_CC_EVT_MSG1_VAL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_WATCH_DOG_START_REG(32bit):
 * MC watch dog start
 */
#define	FMCR_CZ_WATCH_DOG_START_REG 0x00480020
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_DZ_WATCH_DOG_START_REG_RESET 0x0
#define	FMCR_CC_WATCH_DOG_START_REG_RESET 0xffffffff


#define	FMCRF_CZ_WATCH_DOG_START_VAL_LBN 0
#define	FMCRF_CZ_WATCH_DOG_START_VAL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_WATCH_DOG_STOP_REG(1bit):
 * MC watch dog stop
 */
#define	FMCR_CZ_WATCH_DOG_STOP_REG 0x00480024
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_WATCH_DOG_STOP_CMD_LBN 0
#define	FMCRF_CZ_WATCH_DOG_STOP_CMD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RSTVEC_BIU_REG(8bit):
 * BIU reset control register
 */
#define	FMCR_CZ_RSTVEC_BIU_REG 0x00480028
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIESD_AUX_RESET_LBN 7
#define	FMCRF_CZ_PCIESD_AUX_RESET_WIDTH 1
#define	FMCRF_CZ_PCIESD_RESET_LBN 6
#define	FMCRF_CZ_PCIESD_RESET_WIDTH 1
#define	FMCRF_CC_BIU_CS_RESET_LBN 5
#define	FMCRF_CC_BIU_CS_RESET_WIDTH 1
#define	FMCRF_DZ_BIU_TXPM_RESET_LBN 5
#define	FMCRF_DZ_BIU_TXPM_RESET_WIDTH 1
#define	FMCRF_CZ_PCIE_STKY_RESET_LBN 4
#define	FMCRF_CZ_PCIE_STKY_RESET_WIDTH 1
#define	FMCRF_CZ_PCIE_NSTKY_RESET_LBN 3
#define	FMCRF_CZ_PCIE_NSTKY_RESET_WIDTH 1
#define	FMCRF_CZ_PCIE_CORE_RESET_LBN 2
#define	FMCRF_CZ_PCIE_CORE_RESET_WIDTH 1
#define	FMCRF_CZ_BIU_RESET_LBN 1
#define	FMCRF_CZ_BIU_RESET_WIDTH 1
#define	FMCRF_CZ_PCIE_PWR_RESET_LBN 0
#define	FMCRF_CZ_PCIE_PWR_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RSTVEC_MC_REG(21bit):
 * MC reset control register
 */
#define	FMCR_CZ_RSTVEC_MC_REG 0x0048002c
/* sienaa0=mcpu_addr_map,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_I2C_P1_RESET_LBN 23
#define	FMCRF_DZ_I2C_P1_RESET_WIDTH 1
#define	FMCRF_DZ_MSG_QUE_CTLR_RESET_LBN 22
#define	FMCRF_DZ_MSG_QUE_CTLR_RESET_WIDTH 1
#define	FMCRF_DZ_GBLCAP_RESET_LBN 21
#define	FMCRF_DZ_GBLCAP_RESET_WIDTH 1
#define	FMCRF_CC_FLOW_MNGR_RESET_LBN 20
#define	FMCRF_CC_FLOW_MNGR_RESET_WIDTH 1
#define	FMCRF_DZ_GBLCSR_RESET_LBN 20
#define	FMCRF_DZ_GBLCSR_RESET_WIDTH 1
#define	FMCRF_CZ_MIPS_RESET_LBN 19
#define	FMCRF_CZ_MIPS_RESET_WIDTH 1
#define	FMCRF_CZ_MDIO1_RESET_LBN 18
#define	FMCRF_CZ_MDIO1_RESET_WIDTH 1
#define	FMCRF_CZ_MDIO0_RESET_LBN 17
#define	FMCRF_CZ_MDIO0_RESET_WIDTH 1
#define	FMCRF_CZ_RMII_GMAC_RESET_LBN 16
#define	FMCRF_CZ_RMII_GMAC_RESET_WIDTH 1
#define	FMCRF_CZ_SPI_RESET_LBN 15
#define	FMCRF_CZ_SPI_RESET_WIDTH 1
#define	FMCRF_CZ_I2C_RESET_LBN 14
#define	FMCRF_CZ_I2C_RESET_WIDTH 1
#define	FMCRF_CZ_UART1_RESET_LBN 13
#define	FMCRF_CZ_UART1_RESET_WIDTH 1
#define	FMCRF_CZ_UART0_RESET_LBN 12
#define	FMCRF_CZ_UART0_RESET_WIDTH 1
#define	FMCRF_CZ_VMI_RESET_LBN 11
#define	FMCRF_CZ_VMI_RESET_WIDTH 1
#define	FMCRF_CZ_DBI_RESET_LBN 10
#define	FMCRF_CZ_DBI_RESET_WIDTH 1
#define	FMCRF_CZ_TLP_RESET_LBN 9
#define	FMCRF_CZ_TLP_RESET_WIDTH 1
#define	FMCRF_CZ_KTCHN_RESET_LBN 8
#define	FMCRF_CZ_KTCHN_RESET_WIDTH 1
#define	FMCRF_CZ_TREG_RESET_LBN 7
#define	FMCRF_CZ_TREG_RESET_WIDTH 1
#define	FMCRF_CZ_IREG1_RESET_LBN 6
#define	FMCRF_CZ_IREG1_RESET_WIDTH 1
#define	FMCRF_CZ_IREG0_RESET_LBN 5
#define	FMCRF_CZ_IREG0_RESET_WIDTH 1
#define	FMCRF_CZ_PRSR1_RESET_LBN 4
#define	FMCRF_CZ_PRSR1_RESET_WIDTH 1
#define	FMCRF_CZ_PRSR0_RESET_LBN 3
#define	FMCRF_CZ_PRSR0_RESET_WIDTH 1
#define	FMCRF_CZ_DMA_RESET_LBN 2
#define	FMCRF_CZ_DMA_RESET_WIDTH 1
#define	FMCRF_CZ_GPIO_RESET_LBN 1
#define	FMCRF_CZ_GPIO_RESET_WIDTH 1
#define	FMCRF_CZ_MC_RESET_LBN 0
#define	FMCRF_CZ_MC_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RSTCTRL_REG(3bit):
 * MC Global Reset Configuration Control register
 */
#define	FMCR_CZ_RSTCTRL_REG 0x00480030
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_RSTCTRL_REG_RESET 0x2


#define	FMCRF_CZ_SWRST_SLFCLR_EN_RESET_LBN 2
#define	FMCRF_CZ_SWRST_SLFCLR_EN_RESET_WIDTH 1
#define	FMCRF_CZ_SWRST_MST_EN_RESET_LBN 1
#define	FMCRF_CZ_SWRST_MST_EN_RESET_WIDTH 1
#define	FMCRF_CZ_SWRST_EN_RESET_LBN 0
#define	FMCRF_CZ_SWRST_EN_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RSTDUR_REG(7bit):
 * MC Global Reset duration control register
 */
#define	FMCR_CZ_RSTDUR_REG 0x00480034
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_EXT_RSTDUR_LBN 4
#define	FMCRF_CZ_EXT_RSTDUR_WIDTH 3
#define	FMCRF_CZ_INT_RSTDUR_LBN 0
#define	FMCRF_CZ_INT_RSTDUR_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RSTVEC_BIU_MST_REG(8bit):
 * BIU master reset control register
 */
#define	FMCR_CZ_RSTVEC_BIU_MST_REG 0x00480038
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_DZ_RSTVEC_BIU_MST_REG_RESET 0x0
#define	FMCR_CC_RSTVEC_BIU_MST_REG_RESET 0x2


#define	FMCRF_CZ_PCIESD_AUX_MST_RESET_LBN 7
#define	FMCRF_CZ_PCIESD_AUX_MST_RESET_WIDTH 1
#define	FMCRF_CZ_PCIESD_MST_RESET_LBN 6
#define	FMCRF_CZ_PCIESD_MST_RESET_WIDTH 1
#define	FMCRF_CC_BIU_CS_MST_RESET_LBN 5
#define	FMCRF_CC_BIU_CS_MST_RESET_WIDTH 1
#define	FMCRF_DZ_TXPM_MST_RESET_LBN 5
#define	FMCRF_DZ_TXPM_MST_RESET_WIDTH 1
#define	FMCRF_CZ_PCIE_STKY_MST_RESET_LBN 4
#define	FMCRF_CZ_PCIE_STKY_MST_RESET_WIDTH 1
#define	FMCRF_CZ_PCIE_NSTKY_MST_RESET_LBN 3
#define	FMCRF_CZ_PCIE_NSTKY_MST_RESET_WIDTH 1
#define	FMCRF_CZ_PCIE_CORE_MST_RESET_LBN 2
#define	FMCRF_CZ_PCIE_CORE_MST_RESET_WIDTH 1
#define	FMCRF_CZ_BIU_MST_RESET_LBN 1
#define	FMCRF_CZ_BIU_MST_RESET_WIDTH 1
#define	FMCRF_CZ_PCIE_PWR_MST_RESET_LBN 0
#define	FMCRF_CZ_PCIE_PWR_MST_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RSTVEC_MC_MST_REG(21bit):
 * MC master reset control register
 */
#define	FMCR_CZ_RSTVEC_MC_MST_REG 0x0048003c
/* sienaa0=mcpu_addr_map,hunta0=mcpu_addr_map */
#define	FMCR_CZ_RSTVEC_MC_MST_REG_RESET 0xefc


#define	FMCRF_DZ_I2C_P1_MST_RESET_LBN 23
#define	FMCRF_DZ_I2C_P1_MST_RESET_WIDTH 1
#define	FMCRF_DZ_MSG_QUE_CTLR_MST_RESET_LBN 22
#define	FMCRF_DZ_MSG_QUE_CTLR_MST_RESET_WIDTH 1
#define	FMCRF_DZ_GBLCAP_MST_RESET_LBN 21
#define	FMCRF_DZ_GBLCAP_MST_RESET_WIDTH 1
#define	FMCRF_CC_FLOW_MNGR_MST_RESET_LBN 20
#define	FMCRF_CC_FLOW_MNGR_MST_RESET_WIDTH 1
#define	FMCRF_DZ_GBLCSR_MST_RESET_LBN 20
#define	FMCRF_DZ_GBLCSR_MST_RESET_WIDTH 1
#define	FMCRF_CZ_MIPS_MST_RESET_LBN 19
#define	FMCRF_CZ_MIPS_MST_RESET_WIDTH 1
#define	FMCRF_CZ_MDIO1_MST_RESET_LBN 18
#define	FMCRF_CZ_MDIO1_MST_RESET_WIDTH 1
#define	FMCRF_CZ_MDIO0_MST_RESET_LBN 17
#define	FMCRF_CZ_MDIO0_MST_RESET_WIDTH 1
#define	FMCRF_CZ_RMII_GMAC_MST_RESET_LBN 16
#define	FMCRF_CZ_RMII_GMAC_MST_RESET_WIDTH 1
#define	FMCRF_CZ_SPI_MST_RESET_LBN 15
#define	FMCRF_CZ_SPI_MST_RESET_WIDTH 1
#define	FMCRF_CZ_I2C_MST_RESET_LBN 14
#define	FMCRF_CZ_I2C_MST_RESET_WIDTH 1
#define	FMCRF_CZ_UART1_MST_RESET_LBN 13
#define	FMCRF_CZ_UART1_MST_RESET_WIDTH 1
#define	FMCRF_CZ_UART0_MST_RESET_LBN 12
#define	FMCRF_CZ_UART0_MST_RESET_WIDTH 1
#define	FMCRF_CZ_VMI_MST_RESET_LBN 11
#define	FMCRF_CZ_VMI_MST_RESET_WIDTH 1
#define	FMCRF_CZ_DBI_MST_RESET_LBN 10
#define	FMCRF_CZ_DBI_MST_RESET_WIDTH 1
#define	FMCRF_CZ_TLP_MST_RESET_LBN 9
#define	FMCRF_CZ_TLP_MST_RESET_WIDTH 1
#define	FMCRF_CZ_KTCHN_MST_RESET_LBN 8
#define	FMCRF_CZ_KTCHN_MST_RESET_WIDTH 1
#define	FMCRF_CZ_TREG_MST_RESET_LBN 7
#define	FMCRF_CZ_TREG_MST_RESET_WIDTH 1
#define	FMCRF_CZ_IREG1_MST_RESET_LBN 6
#define	FMCRF_CZ_IREG1_MST_RESET_WIDTH 1
#define	FMCRF_CZ_IREG0_MST_RESET_LBN 5
#define	FMCRF_CZ_IREG0_MST_RESET_WIDTH 1
#define	FMCRF_CZ_PRSR1_MST_RESET_LBN 4
#define	FMCRF_CZ_PRSR1_MST_RESET_WIDTH 1
#define	FMCRF_CZ_PRSR0_MST_RESET_LBN 3
#define	FMCRF_CZ_PRSR0_MST_RESET_WIDTH 1
#define	FMCRF_CZ_DMA_MST_RESET_LBN 2
#define	FMCRF_CZ_DMA_MST_RESET_WIDTH 1
#define	FMCRF_CZ_GPIO_MST_RESET_LBN 1
#define	FMCRF_CZ_GPIO_MST_RESET_WIDTH 1
#define	FMCRF_CZ_MC_MST_RESET_LBN 0
#define	FMCRF_CZ_MC_MST_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GLB_MBU_CLKEN_REG(5bit):
 * MC Global MBU clock enable control register
 */
#define	FMCR_CZ_GLB_MBU_CLKEN_REG 0x00480040
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CC_GLB_MBU_CLKEN_REG_RESET 0x0
#define	FMCR_DZ_GLB_MBU_CLKEN_REG_RESET 0x10


#define	FMCRF_CZ_BIU_CLKEN_LBN 4
#define	FMCRF_CZ_BIU_CLKEN_WIDTH 1
#define	FMCRF_CZ_MCDMA_CLKEN_LBN 3
#define	FMCRF_CZ_MCDMA_CLKEN_WIDTH 1
#define	FMCRF_CZ_MCGMAC_CLKEN_LBN 2
#define	FMCRF_CZ_MCGMAC_CLKEN_WIDTH 1
#define	FMCRF_CZ_MCPKTPRS1_CLKEN_LBN 1
#define	FMCRF_CZ_MCPKTPRS1_CLKEN_WIDTH 1
#define	FMCRF_CZ_MCPKTPRS0_CLKEN_LBN 0
#define	FMCRF_CZ_MCPKTPRS0_CLKEN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GLB_CLKCFG_REG(28bit):
 * MC Global Clock configuraton register
 */
#define	FMCR_CZ_GLB_CLKCFG_REG 0x00480044
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */
#define	FMCR_CC_GLB_CLKCFG_REG_RESET 0x1768
#define	FMCR_DZ_GLB_CLKCFG_REG_RESET 0xb00020


#define	FMCRF_DZ_PCIE_SPEED_SEL_LBN 26
#define	FMCRF_DZ_PCIE_SPEED_SEL_WIDTH 2
#define	FMCRF_DZ_PCIE_SPEED_OV_LBN 25
#define	FMCRF_DZ_PCIE_SPEED_OV_WIDTH 1
#define	FMCRF_DZ_ICORE_CLK333_SEL_LBN 24
#define	FMCRF_DZ_ICORE_CLK333_SEL_WIDTH 1
#define	FMCRF_DZ_PCS_CLK625_SEL_LBN 23
#define	FMCRF_DZ_PCS_CLK625_SEL_WIDTH 1
#define	FMCRF_DZ_PCS_CLK333_SEL_LBN 22
#define	FMCRF_DZ_PCS_CLK333_SEL_WIDTH 1
#define	FMCRF_DZ_CORE_PHYRST_DIS_LBN 21
#define	FMCRF_DZ_CORE_PHYRST_DIS_WIDTH 1
#define	FMCRF_DZ_CORE_PERST_DIS_LBN 20
#define	FMCRF_DZ_CORE_PERST_DIS_WIDTH 1
#define	FMCRF_DZ_TURBO1_CLKSYS_SEL_LBN 18
#define	FMCRF_DZ_TURBO1_CLKSYS_SEL_WIDTH 2
#define	FMCRF_DZ_TXDICPU_IMEM_SYS_CLK_LBN 17
#define	FMCRF_DZ_TXDICPU_IMEM_SYS_CLK_WIDTH 1
#define	FMCRF_DZ_RXDICPU_IMEM_SYS_CLK_LBN 16
#define	FMCRF_DZ_RXDICPU_IMEM_SYS_CLK_WIDTH 1
#define	FMCRF_DZ_TXCPU1_IMEM_SYS_CLK_LBN 15
#define	FMCRF_DZ_TXCPU1_IMEM_SYS_CLK_WIDTH 1
#define	FMCRF_DZ_TXCPU0_IMEM_SYS_CLK_LBN 14
#define	FMCRF_DZ_TXCPU0_IMEM_SYS_CLK_WIDTH 1
#define	FMCRF_DZ_RXCPU_IMEM_SYS_CLK_LBN 13
#define	FMCRF_DZ_RXCPU_IMEM_SYS_CLK_WIDTH 1
#define	FMCRF_CC_BYPASS_PERST_LBN 12
#define	FMCRF_CC_BYPASS_PERST_WIDTH 1
#define	FMCRF_DZ_CLKCFG_SYSCLK_TCK_LBN 12
#define	FMCRF_DZ_CLKCFG_SYSCLK_TCK_WIDTH 1
#define	FMCRF_CC_MCCLK_SEL_LBN 11
#define	FMCRF_CC_MCCLK_SEL_WIDTH 1
#define	FMCRF_DZ_CLKSYS_TURBO_LBN 11
#define	FMCRF_DZ_CLKSYS_TURBO_WIDTH 1
#define	FMCRF_CC_1G_SPEED1_LBN 10
#define	FMCRF_CC_1G_SPEED1_WIDTH 1
#define	FMCRF_DZ_CLKCFG_RSVD10_LBN 10
#define	FMCRF_DZ_CLKCFG_RSVD10_WIDTH 1
#define	FMCRF_CC_1G_SPEED0_LBN 9
#define	FMCRF_CC_1G_SPEED0_WIDTH 1
#define	FMCRF_DZ_CLKCFG_RSVD9_LBN 9
#define	FMCRF_DZ_CLKCFG_RSVD9_WIDTH 1
#define	FMCRF_CC_PDWON_MODE_LBN 8
#define	FMCRF_CC_PDWON_MODE_WIDTH 1
#define	FMCRF_DZ_CLKCFG_RSVD8_LBN 8
#define	FMCRF_DZ_CLKCFG_RSVD8_WIDTH 1
#define	FMCRF_CC_GEN2PHASE_EN_LBN 7
#define	FMCRF_CC_GEN2PHASE_EN_WIDTH 1
#define	FMCRF_DZ_CLKCFG_RSVD7_LBN 7
#define	FMCRF_DZ_CLKCFG_RSVD7_WIDTH 1
#define	FMCRF_CC_CLKSYS_EN_LBN 6
#define	FMCRF_CC_CLKSYS_EN_WIDTH 1
#define	FMCRF_DZ_CLKCFG_RSVD6_LBN 6
#define	FMCRF_DZ_CLKCFG_RSVD6_WIDTH 1
#define	FMCRF_CZ_AUXCLK_SEL_LBN 5
#define	FMCRF_CZ_AUXCLK_SEL_WIDTH 1
#define	FMCRF_CZ_AUXCLK_OV_LBN 4
#define	FMCRF_CZ_AUXCLK_OV_WIDTH 1
#define	FMCRF_CZ_CLKREQ_EN_LBN 3
#define	FMCRF_CZ_CLKREQ_EN_WIDTH 1
#define	FMCRF_CZ_CLKREQ_OV_LBN 2
#define	FMCRF_CZ_CLKREQ_OV_WIDTH 1
#define	FMCRF_CC_PCIE_SPEED_LBN 1
#define	FMCRF_CC_PCIE_SPEED_WIDTH 1
#define	FMCRF_DZ_CLK_DIS_PCORE_LBN 1
#define	FMCRF_DZ_CLK_DIS_PCORE_WIDTH 1
#define	FMCRF_CC_TXBAND_OV_LBN 0
#define	FMCRF_CC_TXBAND_OV_WIDTH 1
#define	FMCRF_DZ_SYS_CLK_166_LBN 0
#define	FMCRF_DZ_SYS_CLK_166_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_LTSSM_CSR_REG(4bit):
 * MC LTSSM control and status register
 */
#define	FMCR_CZ_LTSSM_CSR_REG 0x00480048
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_LTSSM_CSR_REG_RESET 0x1


#define	FMCRF_CZ_LTSSM_EN_SIG_LBN 3
#define	FMCRF_CZ_LTSSM_EN_SIG_WIDTH 1
#define	FMCRF_CZ_LTSSM_EN_RESET_LBN 2
#define	FMCRF_CZ_LTSSM_EN_RESET_WIDTH 1
#define	FMCRF_CZ_LTSSM_EN_SET_LBN 1
#define	FMCRF_CZ_LTSSM_EN_SET_WIDTH 1
#define	FMCRF_CZ_LINKREQ_OV_LBN 0
#define	FMCRF_CZ_LINKREQ_OV_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_MC_ALTERA_BUILD_REG(32bit):
 * ALTERA build register
 */
#define	FMCR_CC_MC_ALTERA_BUILD_REG 0x0048004c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_ALTERA_BUILD_LBN 0
#define	FMCRF_CC_ALTERA_BUILD_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GLB_SR_CTL_REG(16bit):
 * Global SRAM control
 */
#define	FMCR_CZ_GLB_SR_CTL_REG 0x00480050
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */
#define	FMCR_CC_GLB_SR_CTL_REG_RESET 0x0
#define	FMCR_DZ_GLB_SR_CTL_REG_RESET 0x200


#define	FMCRF_DZ_GLB_SRM_DIS_LS_LBN 15
#define	FMCRF_DZ_GLB_SRM_DIS_LS_WIDTH 1
#define	FMCRF_DZ_SRM_CTL_RSVD14_7_LBN 10
#define	FMCRF_DZ_SRM_CTL_RSVD14_7_WIDTH 5
#define	FMCRF_DZ_CAPM_DEEP_SLEEP_LBN 9
#define	FMCRF_DZ_CAPM_DEEP_SLEEP_WIDTH 1
#define	FMCRF_DZ_BIU_DEEP_SLEEP_LBN 8
#define	FMCRF_DZ_BIU_DEEP_SLEEP_WIDTH 1
#define	FMCRF_DZ_PCIE_RTY_DEEP_SLEEP_LBN 7
#define	FMCRF_DZ_PCIE_RTY_DEEP_SLEEP_WIDTH 1
#define	FMCRF_DZ_SS_SMC_DEEP_SLEEP_LBN 6
#define	FMCRF_DZ_SS_SMC_DEEP_SLEEP_WIDTH 1
#define	FMCRF_DZ_NR_MACSEC_DEEP_SLEEP_LBN 5
#define	FMCRF_DZ_NR_MACSEC_DEEP_SLEEP_WIDTH 1
#define	FMCRF_DZ_NR_PM_DEEP_SLEEP_LBN 4
#define	FMCRF_DZ_NR_PM_DEEP_SLEEP_WIDTH 1
#define	FMCRF_DZ_NE_TX1_DEEP_SLEEP_LBN 3
#define	FMCRF_DZ_NE_TX1_DEEP_SLEEP_WIDTH 1
#define	FMCRF_CC_GLB_SR_CSP_LBN 2
#define	FMCRF_CC_GLB_SR_CSP_WIDTH 1
#define	FMCRF_DZ_NE_TX0_DEEP_SLEEP_LBN 2
#define	FMCRF_DZ_NE_TX0_DEEP_SLEEP_WIDTH 1
#define	FMCRF_CC_GLB_SR_MRGE_LBN 1
#define	FMCRF_CC_GLB_SR_MRGE_WIDTH 1
#define	FMCRF_DZ_NWKENG_DEEP_SLEEP_LBN 1
#define	FMCRF_DZ_NWKENG_DEEP_SLEEP_WIDTH 1
#define	FMCRF_CC_GLB_SR_SP_LBN 0
#define	FMCRF_CC_GLB_SR_SP_WIDTH 1
#define	FMCRF_DZ_DEEP_SLEEP_LBN 0
#define	FMCRF_DZ_DEEP_SLEEP_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_IP_CTL_REG(2bit):
 * General IP Core control
 */
#define	FMCR_CZ_IP_CTL_REG 0x00480054
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_DTB_SEL_LBN 0
#define	FMCRF_CZ_DTB_SEL_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SIENA_VER_REG(3bit):
 * Siena Mask Version
 */
#define	FMCR_CZ_SIENA_VER_REG 0x00480058
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_SIENA_VER_LBN 0
#define	FMCRF_CZ_SIENA_VER_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_CALIP_CTL_REG(4bit):
 * General (Port 0) Integrated 10GBaseT Phy interface control register
 */
#define	FMCR_CZ_CALIP_CTL_REG 0x0048005c
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_CALIP_CTL_REG_RESET 0x3


#define	FMCRF_CZ_BP_LED_SEL_LBN 3
#define	FMCRF_CZ_BP_LED_SEL_WIDTH 1
#define	FMCRF_CZ_HOST_IRQ_LBN 2
#define	FMCRF_CZ_HOST_IRQ_WIDTH 1
#define	FMCRF_CZ_SPI_SEL_LBN 1
#define	FMCRF_CZ_SPI_SEL_WIDTH 1
#define	FMCRF_CZ_CALIP_RESET_LBN 0
#define	FMCRF_CZ_CALIP_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_ASIC_DBG_CTL0_REG(2bit):
 * ASIC debug control register 0
 */
#define	FMCR_CZ_ASIC_DBG_CTL0_REG 0x00480060
/* sienaa0=mcpu_addr_map,hunta0=mcpu_addr_map */
#define	FMCR_CC_ASIC_DBG_CTL0_REG_RESET 0x0
#define	FMCR_DZ_ASIC_DBG_CTL0_REG_RESET 0x8


#define	FMCRF_DZ_ASIC_DBG_RSVD0_LBN 10
#define	FMCRF_DZ_ASIC_DBG_RSVD0_WIDTH 6
#define	FMCRF_DZ_TST2_CLK_OUT_SEL_LBN 7
#define	FMCRF_DZ_TST2_CLK_OUT_SEL_WIDTH 3
#define	FMCRF_DZ_ASIC_DBG_PROBE_EN_LBN 5
#define	FMCRF_DZ_ASIC_DBG_PROBE_EN_WIDTH 2
#define	FMCRF_DZ_TST_CLK_OUT_SEL_LBN 2
#define	FMCRF_DZ_TST_CLK_OUT_SEL_WIDTH 3
#define	FMCRF_CZ_SW_RINIT_SKIP_LBN 1
#define	FMCRF_CZ_SW_RINIT_SKIP_WIDTH 1
#define	FMCRF_CZ_RINIT_SKIP_OV_LBN 0
#define	FMCRF_CZ_RINIT_SKIP_OV_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_RESET_STATE_REG(8bit):
 * Siena Reset State register
 */
#define	FMCR_CZ_RESET_STATE_REG 0x00480064
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_RESET_STATE_REG_RESET 0x1


#define	FMCRF_CZ_RESET_STATE_LBN 0
#define	FMCRF_CZ_RESET_STATE_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_IODS_REG(10bit):
 * Bethpage I/O Drive Strength control register
 */
#define	FMCR_CZ_IODS_REG 0x00480068
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_IODS_REG_RESET 0x155


#define	FMCRF_CZ_IODS_GP4_LBN 8
#define	FMCRF_CZ_IODS_GP4_WIDTH 2
#define	FMCRF_CZ_IODS_GP3_LBN 6
#define	FMCRF_CZ_IODS_GP3_WIDTH 2
#define	FMCRF_CZ_IODS_GP2_LBN 4
#define	FMCRF_CZ_IODS_GP2_WIDTH 2
#define	FMCRF_CZ_IODS_GP1_LBN 2
#define	FMCRF_CZ_IODS_GP1_WIDTH 2
#define	FMCRF_CZ_IODS_GP0_LBN 0
#define	FMCRF_CZ_IODS_GP0_WIDTH 2
#define	FMCFE_CZ_IODS_12MA 3
#define	FMCFE_CZ_IODS_8MA 2
#define	FMCFE_CZ_IODS_4MA 1
#define	FMCFE_CZ_IODS_2MA 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PERR_REG(28bit):
 * MC memory parity error register
 */
#define	FMCR_CZ_PERR_REG 0x0048006c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_MEM_PERR_BITS_LBN 0
#define	FMCRF_CZ_MEM_PERR_BITS_WIDTH 28


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PERR_EN_REG(28bit):
 * MC memory parity error enable register
 */
#define	FMCR_CZ_PERR_EN_REG 0x00480070
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_MEM_PERR_EN_BITS_LBN 0
#define	FMCRF_CZ_MEM_PERR_EN_BITS_WIDTH 28


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BIU_PERR_REG(16bit):
 * BIU memory parity error register
 */
#define	FMCR_CZ_BIU_PERR_REG 0x00480074
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_BIU_MEM_PERR_BITS_LBN 0
#define	FMCRF_CZ_BIU_MEM_PERR_BITS_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BIU_PERR_EN_REG(16bit):
 * BIU memory parity error enable register
 */
#define	FMCR_CZ_BIU_PERR_EN_REG 0x00480078
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_BIU_MEM_PERR_EN_BITS_LBN 0
#define	FMCRF_CZ_BIU_MEM_PERR_EN_BITS_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_BIU_FPE_REG(16bit):
 * Force BIU memory parity error register
 */
#define	FMCR_CZ_BIU_FPE_REG 0x0048007c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_BIU_MEM_FPE_BITS_LBN 0
#define	FMCRF_CZ_BIU_MEM_FPE_BITS_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_FPE_REG(28bit):
 * Force MC memory parity error register
 */
#define	FMCR_CZ_FPE_REG 0x00480080
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_MEM_FPE_BITS_LBN 0
#define	FMCRF_CZ_MEM_FPE_BITS_WIDTH 28


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_JTAG_W0_REG(8bit):
 * Altera JTAG Write Register 0
 */
#define	FMCR_CZ_JTAG_W0_REG 0x00480084
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_JTAG_W0_BITS_LBN 0
#define	FMCRF_CZ_JTAG_W0_BITS_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_JTAG_W1_REG(8bit):
 * Altera JTAG Write Register 0
 */
#define	FMCR_CZ_JTAG_W1_REG 0x00480088
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PORT1_MC_JTAG_XGMII_LOOP_DIS_LBN 7
#define	FMCRF_CZ_PORT1_MC_JTAG_XGMII_LOOP_DIS_WIDTH 1
#define	FMCRF_CZ_PORT0_MC_JTAG_XGMII_LOOP_DIS_LBN 6
#define	FMCRF_CZ_PORT0_MC_JTAG_XGMII_LOOP_DIS_WIDTH 1
#define	FMCRF_CZ_JTAG_CROSSLOOP_EN_LBN 5
#define	FMCRF_CZ_JTAG_CROSSLOOP_EN_WIDTH 1
#define	FMCRF_CZ_JTAG_MDIO_EXTERNAL_SELECT_LBN 4
#define	FMCRF_CZ_JTAG_MDIO_EXTERNAL_SELECT_WIDTH 1
#define	FMCRF_CZ_JTAG_I2C_EXTERNAL_SELECT_LBN 3
#define	FMCRF_CZ_JTAG_I2C_EXTERNAL_SELECT_WIDTH 1
#define	FMCRF_CZ_JTAG_RBF_RECONFIGURE_LBN 2
#define	FMCRF_CZ_JTAG_RBF_RECONFIGURE_WIDTH 1
#define	FMCRF_CZ_JTAG_RBF_MODE_LBN 1
#define	FMCRF_CZ_JTAG_RBF_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_JTAG_R0_REG(8bit):
 * Altera JTAG Read Register 0
 */
#define	FMCR_CZ_JTAG_R0_REG 0x0048008c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_JTAG_R0_BITS_LBN 0
#define	FMCRF_CZ_JTAG_R0_BITS_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_LED_SLWCLK_REG(16bit):
 * LED Slow clock pulse counter
 */
#define	FMCR_CZ_LED_SLWCLK_REG 0x00480090
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_LED_SLWCLK_REG_RESET 0x31


#define	FMCRF_CZ_LED_SLWCLK_BITS_LBN 0
#define	FMCRF_CZ_LED_SLWCLK_BITS_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MBIST_RM1_REG(32bit):
 * RM register 1, memory read margin setting for RM[1:0] per memory block
 */
#define	FMCR_DZ_MBIST_RM1_REG 0x00480094
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RM1_VAL_LBN 0
#define	FMCRF_DZ_RM1_VAL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MBIST_RM2_REG(32bit):
 * RM register 2, memory read margin setting for RM[1:0] per memory block
 */
#define	FMCR_DZ_MBIST_RM2_REG 0x00480098
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RM2_VAL_LBN 0
#define	FMCRF_DZ_RM2_VAL_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_INT_MSK_REG(32bit):
 * MC Interrupt Mask Enable register
 */
#define	FMCR_DZ_INT_MSK_REG 0x004800a0
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_INT_MASK_LBN 0
#define	FMCRF_DZ_INT_MASK_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_INT_VEC_BASE(19bit):
 * MC Interrupt Vector Base register
 */
#define	FMCR_DZ_INT_VEC_BASE 0x004800a4
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_INT_VEC_BASE_RESET 0x4ffc0


#define	FMCRF_DZ_INT_VEC_LBN 0
#define	FMCRF_DZ_INT_VEC_WIDTH 19


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_WK_ALRT_MSK_REG(32bit):
 * MC WAIT Alert Mask register
 */
#define	FMCR_DZ_WK_ALRT_MSK_REG 0x004800a8
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_WK_ALRT_MSK_LBN 0
#define	FMCRF_DZ_WK_ALRT_MSK_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_WKUP_TMR0_REG(32bit):
 * MC Wakeup Timer0 register
 */
#define	FMCR_DZ_WKUP_TMR0_REG 0x004800ac
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_WKUP_TMR0_LBN 0
#define	FMCRF_DZ_WKUP_TMR0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_WKUP_TMR0_DIS_REG(32bit):
 * MC Wakeup Timer0 Disable register
 */
#define	FMCR_DZ_WKUP_TMR0_DIS_REG 0x004800b0
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_WKUP0_DISV_LBN 0
#define	FMCRF_DZ_WKUP0_DISV_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_WKUP_TMR1_REG(32bit):
 * MC Wakeup Timer1 register
 */
#define	FMCR_DZ_WKUP_TMR1_REG 0x004800b4
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_WKUP_TMR1_LBN 0
#define	FMCRF_DZ_WKUP_TMR1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_WKUP_TMR1_DIS_REG(32bit):
 * MC Wakeup Timer1 Disable register
 */
#define	FMCR_DZ_WKUP_TMR1_DIS_REG 0x004800b8
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_WKUP1_DISV_LBN 0
#define	FMCRF_DZ_WKUP1_DISV_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_BIU_INT_DIAG_REG(32bit):
 * MC BIU Interrupt Gen Diag register
 */
#define	FMCR_DZ_BIU_INT_DIAG_REG 0x004800bc
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_EVQ_INT_FULL_LBN 31
#define	FMCRF_DZ_EVQ_INT_FULL_WIDTH 1
#define	FMCRF_DZ_EVQ_INT_REQ_LBN 12
#define	FMCRF_DZ_EVQ_INT_REQ_WIDTH 1
#define	FMCRF_DZ_BIU_INT_ID_LBN 0
#define	FMCRF_DZ_BIU_INT_ID_WIDTH 11


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_RSTVEC_BPX_REG(8bit):
 * Global BPX Port reset control register
 */
#define	FMCR_CC_PORT0_MC_RSTVEC_BPX_REG 0x00480200
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_RSTVEC_BPX_REG(8bit):
 * Global BPX Port reset control register
 */
#define	FMCR_CC_PORT1_MC_RSTVEC_BPX_REG 0x00480204
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_AUTONEG_RESET_LBN 7
#define	FMCRF_CC_AUTONEG_RESET_WIDTH 1
#define	FMCRF_CC_SGMIIBLK_RESET_LBN 6
#define	FMCRF_CC_SGMIIBLK_RESET_WIDTH 1
#define	FMCRF_CC_XGBR_RESET_LBN 5
#define	FMCRF_CC_XGBR_RESET_WIDTH 1
#define	FMCRF_CC_XGXS_RESET_LBN 4
#define	FMCRF_CC_XGXS_RESET_WIDTH 1
#define	FMCRF_CC_XFIDP_RESET_LBN 3
#define	FMCRF_CC_XFIDP_RESET_WIDTH 1
#define	FMCRF_CC_XFIAP_RESET_LBN 2
#define	FMCRF_CC_XFIAP_RESET_WIDTH 1
#define	FMCRF_CC_SDP_RESET_LBN 1
#define	FMCRF_CC_SDP_RESET_WIDTH 1
#define	FMCRF_CC_BPX_RESET_LBN 0
#define	FMCRF_CC_BPX_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RSTVEC_NWKRTER_REG(10bit):
 * Global Network Router reset control register
 */
#define	FMCR_DZ_RSTVEC_NWKRTER_REG 0x00480200
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_IPSEC_RESET_LBN 9
#define	FMCRF_DZ_IPSEC_RESET_WIDTH 1
#define	FMCRF_DZ_IPSEC_OUT_RESET_LBN 8
#define	FMCRF_DZ_IPSEC_OUT_RESET_WIDTH 1
#define	FMCRF_DZ_IPSEC_IN_RESET_LBN 7
#define	FMCRF_DZ_IPSEC_IN_RESET_WIDTH 1
#define	FMCRF_DZ_MACSEC_RESET_LBN 6
#define	FMCRF_DZ_MACSEC_RESET_WIDTH 1
#define	FMCRF_DZ_DNCONV1_RESET_LBN 5
#define	FMCRF_DZ_DNCONV1_RESET_WIDTH 1
#define	FMCRF_DZ_DNCONV0_RESET_LBN 4
#define	FMCRF_DZ_DNCONV0_RESET_WIDTH 1
#define	FMCRF_DZ_UPCONV1_RESET_LBN 3
#define	FMCRF_DZ_UPCONV1_RESET_WIDTH 1
#define	FMCRF_DZ_UPCONV0_RESET_LBN 2
#define	FMCRF_DZ_UPCONV0_RESET_WIDTH 1
#define	FMCRF_DZ_PM_RESET_LBN 1
#define	FMCRF_DZ_PM_RESET_WIDTH 1
#define	FMCRF_DZ_NWKRTER_RESET_LBN 0
#define	FMCRF_DZ_NWKRTER_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RSTVEC_NWKPT_REG(17bit):
 * MC Network Port Reset control register
 */
#define	FMCR_DZ_RSTVEC_NWKPT_REG 0x00480204
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_NWKPT_RESET_LBN 16
#define	FMCRF_DZ_NWKPT_RESET_WIDTH 1
#define	FMCRF_DZ_SDRX_RESET_LBN 12
#define	FMCRF_DZ_SDRX_RESET_WIDTH 4
#define	FMCRF_DZ_SDTX_RESET_LBN 8
#define	FMCRF_DZ_SDTX_RESET_WIDTH 4
#define	FMCRF_DZ_RXFIFO_RESET_LBN 5
#define	FMCRF_DZ_RXFIFO_RESET_WIDTH 3
#define	FMCRF_DZ_TXFIFO_RESET_LBN 2
#define	FMCRF_DZ_TXFIFO_RESET_WIDTH 3
#define	FMCRF_DZ_MACPAC_RESET_LBN 1
#define	FMCRF_DZ_MACPAC_RESET_WIDTH 1
#define	FMCRF_DZ_MACPCS_RESET_LBN 0
#define	FMCRF_DZ_MACPCS_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_RSTVEC_NTWRKPT_REG(14bit):
 * MC Network Port control register
 */
#define	FMCR_CC_PORT0_MC_RSTVEC_NTWRKPT_REG 0x00480208
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_RSTVEC_NTWRKPT_REG(14bit):
 * MC Network Port control register
 */
#define	FMCR_CC_PORT1_MC_RSTVEC_NTWRKPT_REG 0x0048020c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_SR_RESET_LBN 13
#define	FMCRF_CC_SR_RESET_WIDTH 1
#define	FMCRF_CC_EXTPHY_RESET_LBN 12
#define	FMCRF_CC_EXTPHY_RESET_WIDTH 1
#define	FMCRF_CC_XGTXFIFO_RESET_LBN 11
#define	FMCRF_CC_XGTXFIFO_RESET_WIDTH 1
#define	FMCRF_CC_XGRXFIFO_RESET_LBN 10
#define	FMCRF_CC_XGRXFIFO_RESET_WIDTH 1
#define	FMCRF_CC_1GFIFO_RESET_LBN 9
#define	FMCRF_CC_1GFIFO_RESET_WIDTH 1
#define	FMCRF_CC_GRMON_RESET_LBN 8
#define	FMCRF_CC_GRMON_RESET_WIDTH 1
#define	FMCRF_CC_XGTX_RESET_LBN 7
#define	FMCRF_CC_XGTX_RESET_WIDTH 1
#define	FMCRF_CC_XGRX_RESET_LBN 6
#define	FMCRF_CC_XGRX_RESET_WIDTH 1
#define	FMCRF_CC_GMAC_RESET_LBN 5
#define	FMCRF_CC_GMAC_RESET_WIDTH 1
#define	FMCRF_CC_EM_RESET_LBN 4
#define	FMCRF_CC_EM_RESET_WIDTH 1
#define	FMCRF_CC_EV_RESET_LBN 3
#define	FMCRF_CC_EV_RESET_WIDTH 1
#define	FMCRF_CC_RXDP_RESET_LBN 2
#define	FMCRF_CC_RXDP_RESET_WIDTH 1
#define	FMCRF_CC_TXDP_RESET_LBN 1
#define	FMCRF_CC_TXDP_RESET_WIDTH 1
#define	FMCRF_CC_NTWRKPT_RESET_LBN 0
#define	FMCRF_CC_NTWRKPT_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RSTVEC_NWKENG_REG(16bit):
 * MC Network Engine control register
 */
#define	FMCR_DZ_RSTVEC_NWKENG_REG 0x00480208
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PD_TX_SFT_RESET_LBN 15
#define	FMCRF_DZ_PD_TX_SFT_RESET_WIDTH 1
#define	FMCRF_DZ_PD_RX_SFT_RESET_LBN 14
#define	FMCRF_DZ_PD_RX_SFT_RESET_WIDTH 1
#define	FMCRF_DZ_TXCPU_SFT_RESET_LBN 13
#define	FMCRF_DZ_TXCPU_SFT_RESET_WIDTH 1
#define	FMCRF_DZ_RXCPU_SFT_RESET_LBN 12
#define	FMCRF_DZ_RXCPU_SFT_RESET_WIDTH 1
#define	FMCRF_DZ_NE_RMON_RESET_LBN 11
#define	FMCRF_DZ_NE_RMON_RESET_WIDTH 1
#define	FMCRF_DZ_LUE_RESET_LBN 10
#define	FMCRF_DZ_LUE_RESET_WIDTH 1
#define	FMCRF_DZ_PD_RX_RESET_LBN 9
#define	FMCRF_DZ_PD_RX_RESET_WIDTH 1
#define	FMCRF_DZ_PD_TX_RESET_LBN 8
#define	FMCRF_DZ_PD_TX_RESET_WIDTH 1
#define	FMCRF_DZ_RXDPCPU_RESET_LBN 7
#define	FMCRF_DZ_RXDPCPU_RESET_WIDTH 1
#define	FMCRF_DZ_T1DPCPU_RESET_LBN 6
#define	FMCRF_DZ_T1DPCPU_RESET_WIDTH 1
#define	FMCRF_DZ_T0DPCPU_RESET_LBN 5
#define	FMCRF_DZ_T0DPCPU_RESET_WIDTH 1
#define	FMCRF_DZ_RXDP_RESET_LBN 4
#define	FMCRF_DZ_RXDP_RESET_WIDTH 1
#define	FMCRF_DZ_EV_RESET_LBN 3
#define	FMCRF_DZ_EV_RESET_WIDTH 1
#define	FMCRF_DZ_TXDP1_RESET_LBN 2
#define	FMCRF_DZ_TXDP1_RESET_WIDTH 1
#define	FMCRF_DZ_TXDP0_RESET_LBN 1
#define	FMCRF_DZ_TXDP0_RESET_WIDTH 1
#define	FMCRF_DZ_NWKENG_RESET_LBN 0
#define	FMCRF_DZ_NWKENG_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RSTVEC_SYSSERV_REG(3bit):
 * Global System Services reset control register
 */
#define	FMCR_DZ_RSTVEC_SYSSERV_REG 0x0048020c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_DL_RESET_LBN 2
#define	FMCRF_DZ_DL_RESET_WIDTH 1
#define	FMCRF_DZ_SMC_RESET_LBN 1
#define	FMCRF_DZ_SMC_RESET_WIDTH 1
#define	FMCRF_DZ_SYSS_RESET_LBN 0
#define	FMCRF_DZ_SYSS_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RSTVEC_NWKRTER_MST_REG(10bit):
 * Global Network Router master reset control register
 */
#define	FMCR_DZ_RSTVEC_NWKRTER_MST_REG 0x00480210
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_RSTVEC_NWKRTER_MST_REG_RESET 0x3ff


#define	FMCRF_DZ_IPSEC_MST_RESET_LBN 9
#define	FMCRF_DZ_IPSEC_MST_RESET_WIDTH 1
#define	FMCRF_DZ_IPSEC_OUT_MST_RESET_LBN 8
#define	FMCRF_DZ_IPSEC_OUT_MST_RESET_WIDTH 1
#define	FMCRF_DZ_IPSEC_IN_MST_RESET_LBN 7
#define	FMCRF_DZ_IPSEC_IN_MST_RESET_WIDTH 1
#define	FMCRF_DZ_MACSEC_MST_RESET_LBN 6
#define	FMCRF_DZ_MACSEC_MST_RESET_WIDTH 1
#define	FMCRF_DZ_DNCONV1_MST_RESET_LBN 5
#define	FMCRF_DZ_DNCONV1_MST_RESET_WIDTH 1
#define	FMCRF_DZ_DNCONV0_MST_RESET_LBN 4
#define	FMCRF_DZ_DNCONV0_MST_RESET_WIDTH 1
#define	FMCRF_DZ_UPCONV1_MST_RESET_LBN 3
#define	FMCRF_DZ_UPCONV1_MST_RESET_WIDTH 1
#define	FMCRF_DZ_UPCONV0_MST_RESET_LBN 2
#define	FMCRF_DZ_UPCONV0_MST_RESET_WIDTH 1
#define	FMCRF_DZ_PM_MST_RESET_LBN 1
#define	FMCRF_DZ_PM_MST_RESET_WIDTH 1
#define	FMCRF_DZ_NWKRTER_MST_RESET_LBN 0
#define	FMCRF_DZ_NWKRTER_MST_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_RSTVEC_BPX_MST_REG(8bit):
 * Global BPX Port master reset control register
 */
#define	FMCR_CC_PORT0_MC_RSTVEC_BPX_MST_REG 0x00480210
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_RSTVEC_BPX_MST_REG(8bit):
 * Global BPX Port master reset control register
 */
#define	FMCR_CC_PORT1_MC_RSTVEC_BPX_MST_REG 0x00480214
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_RSTVEC_BPX_MST_REG_RESET 0xff


#define	FMCRF_CC_AUTONEG_MST_RESET_LBN 7
#define	FMCRF_CC_AUTONEG_MST_RESET_WIDTH 1
#define	FMCRF_CC_SGMII_MST_RESET_LBN 6
#define	FMCRF_CC_SGMII_MST_RESET_WIDTH 1
#define	FMCRF_CC_XGBR_MST_RESET_LBN 5
#define	FMCRF_CC_XGBR_MST_RESET_WIDTH 1
#define	FMCRF_CC_XGXS_MST_RESET_LBN 4
#define	FMCRF_CC_XGXS_MST_RESET_WIDTH 1
#define	FMCRF_CC_XFIDP_MST_RESET_LBN 3
#define	FMCRF_CC_XFIDP_MST_RESET_WIDTH 1
#define	FMCRF_CC_XFIAP_MST_RESET_LBN 2
#define	FMCRF_CC_XFIAP_MST_RESET_WIDTH 1
#define	FMCRF_CC_SDP_MST_RESET_LBN 1
#define	FMCRF_CC_SDP_MST_RESET_WIDTH 1
#define	FMCRF_CC_BPX_MST_RESET_LBN 0
#define	FMCRF_CC_BPX_MST_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RSTVEC_MST_NWKPT_REG(17bit):
 * MC Network Port master reset control register
 */
#define	FMCR_DZ_RSTVEC_MST_NWKPT_REG 0x00480214
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_RSTVEC_MST_NWKPT_REG_RESET 0x1ffff


#define	FMCRF_DZ_NWKPT_MST_RESET_LBN 16
#define	FMCRF_DZ_NWKPT_MST_RESET_WIDTH 1
#define	FMCRF_DZ_SDRX_MST_RESET_LBN 12
#define	FMCRF_DZ_SDRX_MST_RESET_WIDTH 4
#define	FMCRF_DZ_SDTX_MST_RESET_LBN 8
#define	FMCRF_DZ_SDTX_MST_RESET_WIDTH 4
#define	FMCRF_DZ_RXFIFO_MST_RESET_LBN 5
#define	FMCRF_DZ_RXFIFO_MST_RESET_WIDTH 3
#define	FMCRF_DZ_TXFIFO_MST_RESET_LBN 2
#define	FMCRF_DZ_TXFIFO_MST_RESET_WIDTH 3
#define	FMCRF_DZ_MACPAC_MST_RESET_LBN 1
#define	FMCRF_DZ_MACPAC_MST_RESET_WIDTH 1
#define	FMCRF_DZ_MACPCS_MST_RESET_LBN 0
#define	FMCRF_DZ_MACPCS_MST_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_RSTVEC_NTWRKPT_MST_REG(14bit):
 * MC Network Port master reset control register
 */
#define	FMCR_CC_PORT0_MC_RSTVEC_NTWRKPT_MST_REG 0x00480218
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_RSTVEC_NTWRKPT_MST_REG(14bit):
 * MC Network Port master reset control register
 */
#define	FMCR_CC_PORT1_MC_RSTVEC_NTWRKPT_MST_REG 0x0048021c
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_RSTVEC_NTWRKPT_MST_REG_RESET 0x3fff


#define	FMCRF_CC_SR_MST_RESET_LBN 13
#define	FMCRF_CC_SR_MST_RESET_WIDTH 1
#define	FMCRF_CC_EXTPHY_MST_RESET_LBN 12
#define	FMCRF_CC_EXTPHY_MST_RESET_WIDTH 1
#define	FMCRF_CC_XGTXFIFO_MST_RESET_LBN 11
#define	FMCRF_CC_XGTXFIFO_MST_RESET_WIDTH 1
#define	FMCRF_CC_XGRXFIFO_MST_RESET_LBN 10
#define	FMCRF_CC_XGRXFIFO_MST_RESET_WIDTH 1
#define	FMCRF_CC_1GFIFO_MST_RESET_LBN 9
#define	FMCRF_CC_1GFIFO_MST_RESET_WIDTH 1
#define	FMCRF_CC_GRMON_MST_RESET_LBN 8
#define	FMCRF_CC_GRMON_MST_RESET_WIDTH 1
#define	FMCRF_CC_XGTX_MST_RESET_LBN 7
#define	FMCRF_CC_XGTX_MST_RESET_WIDTH 1
#define	FMCRF_CC_XGRX_MST_RESET_LBN 6
#define	FMCRF_CC_XGRX_MST_RESET_WIDTH 1
#define	FMCRF_CC_GMAC_MST_RESET_LBN 5
#define	FMCRF_CC_GMAC_MST_RESET_WIDTH 1
#define	FMCRF_CC_EM_MST_RESET_LBN 4
#define	FMCRF_CC_EM_MST_RESET_WIDTH 1
#define	FMCRF_CC_EV_MST_RESET_LBN 3
#define	FMCRF_CC_EV_MST_RESET_WIDTH 1
#define	FMCRF_CC_RXDP_MST_RESET_LBN 2
#define	FMCRF_CC_RXDP_MST_RESET_WIDTH 1
#define	FMCRF_CC_TXDP_MST_RESET_LBN 1
#define	FMCRF_CC_TXDP_MST_RESET_WIDTH 1
#define	FMCRF_CC_NTWRKPT_MST_RESET_LBN 0
#define	FMCRF_CC_NTWRKPT_MST_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RSTVEC_MST_NWKENG_REG(16bit):
 * MC Network Engine master reset control register
 */
#define	FMCR_DZ_RSTVEC_MST_NWKENG_REG 0x00480218
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_RSTVEC_MST_NWKENG_REG_RESET 0xffff


#define	FMCRF_DZ_PD_TX_SFT_MST_RESET_LBN 15
#define	FMCRF_DZ_PD_TX_SFT_MST_RESET_WIDTH 1
#define	FMCRF_DZ_PD_RX_SFT_MST_RESET_LBN 14
#define	FMCRF_DZ_PD_RX_SFT_MST_RESET_WIDTH 1
#define	FMCRF_DZ_TXCPU_SFT_MST_RESET_LBN 13
#define	FMCRF_DZ_TXCPU_SFT_MST_RESET_WIDTH 1
#define	FMCRF_DZ_RXCPU_SFT_MST_RESET_LBN 12
#define	FMCRF_DZ_RXCPU_SFT_MST_RESET_WIDTH 1
#define	FMCRF_DZ_NE_RMON_MST_RESET_LBN 11
#define	FMCRF_DZ_NE_RMON_MST_RESET_WIDTH 1
#define	FMCRF_DZ_LUE_MST_RESET_LBN 10
#define	FMCRF_DZ_LUE_MST_RESET_WIDTH 1
#define	FMCRF_DZ_PD_RX_MST_RESET_LBN 9
#define	FMCRF_DZ_PD_RX_MST_RESET_WIDTH 1
#define	FMCRF_DZ_PD_TX_MST_RESET_LBN 8
#define	FMCRF_DZ_PD_TX_MST_RESET_WIDTH 1
#define	FMCRF_DZ_RXDPCPU_MST_RESET_LBN 7
#define	FMCRF_DZ_RXDPCPU_MST_RESET_WIDTH 1
#define	FMCRF_DZ_T1DPCPU_MST_RESET_LBN 6
#define	FMCRF_DZ_T1DPCPU_MST_RESET_WIDTH 1
#define	FMCRF_DZ_T0DPCPU_MST_RESET_LBN 5
#define	FMCRF_DZ_T0DPCPU_MST_RESET_WIDTH 1
#define	FMCRF_DZ_RXDP_MST_RESET_LBN 4
#define	FMCRF_DZ_RXDP_MST_RESET_WIDTH 1
#define	FMCRF_DZ_EV_MST_RESET_LBN 3
#define	FMCRF_DZ_EV_MST_RESET_WIDTH 1
#define	FMCRF_DZ_TXDP1_MST_RESET_LBN 2
#define	FMCRF_DZ_TXDP1_MST_RESET_WIDTH 1
#define	FMCRF_DZ_TXDP0_MST_RESET_LBN 1
#define	FMCRF_DZ_TXDP0_MST_RESET_WIDTH 1
#define	FMCRF_DZ_NWKENG_MST_RESET_LBN 0
#define	FMCRF_DZ_NWKENG_MST_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RSTVEC_MST_SYSSERV_REG(3bit):
 * MC System Service master reset control register
 */
#define	FMCR_DZ_RSTVEC_MST_SYSSERV_REG 0x0048021c
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_RSTVEC_MST_SYSSERV_REG_RESET 0x7


#define	FMCRF_DZ_DL_MST_RESET_LBN 2
#define	FMCRF_DZ_DL_MST_RESET_WIDTH 1
#define	FMCRF_DZ_SMC_MST_RESET_LBN 1
#define	FMCRF_DZ_SMC_MST_RESET_WIDTH 1
#define	FMCRF_DZ_SYSS_MST_RESET_LBN 0
#define	FMCRF_DZ_SYSS_MST_RESET_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GLB_CLKEN0_REG(17bit):
 * MC Global clock enable 0 control register
 */
#define	FMCR_DZ_GLB_CLKEN0_REG 0x00480220
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RSVD1_CLKEN_LBN 16
#define	FMCRF_DZ_RSVD1_CLKEN_WIDTH 1
#define	FMCRF_DZ_RSVD0_CLKEN_LBN 15
#define	FMCRF_DZ_RSVD0_CLKEN_WIDTH 1
#define	FMCRF_DZ_PM_CLKEN_LBN 14
#define	FMCRF_DZ_PM_CLKEN_WIDTH 1
#define	FMCRF_DZ_IPSEC_CLKEN_LBN 13
#define	FMCRF_DZ_IPSEC_CLKEN_WIDTH 1
#define	FMCRF_DZ_MACSEC_CLKEN_LBN 12
#define	FMCRF_DZ_MACSEC_CLKEN_WIDTH 1
#define	FMCRF_DZ_NR_CLKEN_LBN 11
#define	FMCRF_DZ_NR_CLKEN_WIDTH 1
#define	FMCRF_DZ_LUE_CLKEN_LBN 10
#define	FMCRF_DZ_LUE_CLKEN_WIDTH 1
#define	FMCRF_DZ_TX_PD_CLKEN_LBN 9
#define	FMCRF_DZ_TX_PD_CLKEN_WIDTH 1
#define	FMCRF_DZ_RX_PD_CLKEN_LBN 8
#define	FMCRF_DZ_RX_PD_CLKEN_WIDTH 1
#define	FMCRF_DZ_EVT_CLKEN_LBN 7
#define	FMCRF_DZ_EVT_CLKEN_WIDTH 1
#define	FMCRF_DZ_NE_RMON_CLKEN_LBN 6
#define	FMCRF_DZ_NE_RMON_CLKEN_WIDTH 1
#define	FMCRF_DZ_TX1DCPU_CLKEN_LBN 5
#define	FMCRF_DZ_TX1DCPU_CLKEN_WIDTH 1
#define	FMCRF_DZ_TXDP1_CLKEN_LBN 4
#define	FMCRF_DZ_TXDP1_CLKEN_WIDTH 1
#define	FMCRF_DZ_TX0DCPU_CLKEN_LBN 3
#define	FMCRF_DZ_TX0DCPU_CLKEN_WIDTH 1
#define	FMCRF_DZ_TXDP0_CLKEN_LBN 2
#define	FMCRF_DZ_TXDP0_CLKEN_WIDTH 1
#define	FMCRF_DZ_RXDCPU_CLKEN_LBN 1
#define	FMCRF_DZ_RXDCPU_CLKEN_WIDTH 1
#define	FMCRF_DZ_RXDP_CLKEN_LBN 0
#define	FMCRF_DZ_RXDP_CLKEN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_GLB_CLKEN_REG(10bit):
 * MC Global clock enable control port register
 */
#define	FMCR_CC_PORT0_MC_GLB_CLKEN_REG 0x00480220
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_GLB_CLKEN_REG(10bit):
 * MC Global clock enable control port register
 */
#define	FMCR_CC_PORT1_MC_GLB_CLKEN_REG 0x00480224
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_EV_CLKEN_LBN 9
#define	FMCRF_CC_EV_CLKEN_WIDTH 1
#define	FMCRF_CC_GLBSR_CLKEN_LBN 8
#define	FMCRF_CC_GLBSR_CLKEN_WIDTH 1
#define	FMCRF_CC_AN_CLKEN_LBN 7
#define	FMCRF_CC_AN_CLKEN_WIDTH 1
#define	FMCRF_CC_SGMII_CLKEN_LBN 6
#define	FMCRF_CC_SGMII_CLKEN_WIDTH 1
#define	FMCRF_CC_XGBR_CLKEN_LBN 5
#define	FMCRF_CC_XGBR_CLKEN_WIDTH 1
#define	FMCRF_CC_XGXS_CLKEN_LBN 4
#define	FMCRF_CC_XGXS_CLKEN_WIDTH 1
#define	FMCRF_CC_EM_XGMAC_CLKEN_LBN 3
#define	FMCRF_CC_EM_XGMAC_CLKEN_WIDTH 1
#define	FMCRF_CC_EM_GMAC_CLKEN_LBN 2
#define	FMCRF_CC_EM_GMAC_CLKEN_WIDTH 1
#define	FMCRF_CC_TXDP_CLKEN_LBN 1
#define	FMCRF_CC_TXDP_CLKEN_WIDTH 1
#define	FMCRF_CC_RXDP_CLKEN_LBN 0
#define	FMCRF_CC_RXDP_CLKEN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_GLB_CLKEN1_REG(14bit):
 * MC Global clock enable 1 control register
 */
#define	FMCR_DZ_GLB_CLKEN1_REG 0x00480224
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RSVD3_CLKEN_LBN 13
#define	FMCRF_DZ_RSVD3_CLKEN_WIDTH 1
#define	FMCRF_DZ_RSVD2_CLKEN_LBN 12
#define	FMCRF_DZ_RSVD2_CLKEN_WIDTH 1
#define	FMCRF_DZ_SD_TX_CLKEN_LBN 11
#define	FMCRF_DZ_SD_TX_CLKEN_WIDTH 1
#define	FMCRF_DZ_SD_RX_CLKEN_LBN 10
#define	FMCRF_DZ_SD_RX_CLKEN_WIDTH 1
#define	FMCRF_DZ_TS_CLKEN_LBN 9
#define	FMCRF_DZ_TS_CLKEN_WIDTH 1
#define	FMCRF_DZ_MACPCS_CLKEN_LBN 8
#define	FMCRF_DZ_MACPCS_CLKEN_WIDTH 1
#define	FMCRF_DZ_NP_CLKEN_LBN 7
#define	FMCRF_DZ_NP_CLKEN_WIDTH 1
#define	FMCRF_DZ_DOWNCONV1_CLKEN_LBN 6
#define	FMCRF_DZ_DOWNCONV1_CLKEN_WIDTH 1
#define	FMCRF_DZ_DOWNCONV0_CLKEN_LBN 5
#define	FMCRF_DZ_DOWNCONV0_CLKEN_WIDTH 1
#define	FMCRF_DZ_UPCONV1_CLKEN_LBN 4
#define	FMCRF_DZ_UPCONV1_CLKEN_WIDTH 1
#define	FMCRF_DZ_UPCONV0_CLKEN_LBN 3
#define	FMCRF_DZ_UPCONV0_CLKEN_WIDTH 1
#define	FMCRF_DZ_UP0_CLKEN_LBN 2
#define	FMCRF_DZ_UP0_CLKEN_WIDTH 1
#define	FMCRF_DZ_DL_CLKEN_LBN 1
#define	FMCRF_DZ_DL_CLKEN_WIDTH 1
#define	FMCRF_DZ_SMC_CLKEN_LBN 0
#define	FMCRF_DZ_SMC_CLKEN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_LEDIN_REG(16bit):
 * LED input control register per port
 */
#define	FMCR_CC_PORT0_MC_LEDIN_REG 0x00480228
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_LEDIN_REG(16bit):
 * LED input control register per port
 */
#define	FMCR_CC_PORT1_MC_LEDIN_REG 0x0048022c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_LED_IN_SEL_REG_LBN 8
#define	FMCRF_CC_LED_IN_SEL_REG_WIDTH 8
#define	FMCRF_CC_LED_IN_REG_LBN 0
#define	FMCRF_CC_LED_IN_REG_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LEDIN0_REG(24bit):
 * LED input control register per port
 */
#define	FMCR_DZ_LEDIN0_REG 0x00480228
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_LED_XOR_REG_LBN 16
#define	FMCRF_DZ_LED_XOR_REG_WIDTH 8
#define	FMCRF_DZ_LED_IN3_REG_LBN 8
#define	FMCRF_DZ_LED_IN3_REG_WIDTH 8
#define	FMCRF_DZ_LED_IN_REG_LBN 0
#define	FMCRF_DZ_LED_IN_REG_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LEDIN1_REG(24bit):
 * LED input control register per port
 */
#define	FMCR_DZ_LEDIN1_REG 0x0048022c
/* hunta0=mcpu_addr_map */

/* defined as FMCRF_DZ_LED_XOR_REG_LBN 16; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_XOR_REG_WIDTH 8 */
/* defined as FMCRF_DZ_LED_IN3_REG_LBN 8; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_IN3_REG_WIDTH 8 */
/* defined as FMCRF_DZ_LED_IN_REG_LBN 0; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_IN_REG_WIDTH 8 */


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LED_CTL0_REG(20bit):
 * LED control register per port
 */
#define	FMCR_DZ_LED_CTL0_REG 0x00480230
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_LED_CTL_SAMPLE_BYPASS_REG_LBN 12
#define	FMCRF_DZ_LED_CTL_SAMPLE_BYPASS_REG_WIDTH 8
#define	FMCRF_DZ_LED_CTL_OD_REG_LBN 9
#define	FMCRF_DZ_LED_CTL_OD_REG_WIDTH 1
#define	FMCRF_DZ_LED_CTL_EN_REG_LBN 8
#define	FMCRF_DZ_LED_CTL_EN_REG_WIDTH 1
#define	FMCRF_DZ_LED_CTL_FLASH_REG_LBN 0
#define	FMCRF_DZ_LED_CTL_FLASH_REG_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_LED_CTL_REG(20bit):
 * LED control register per port
 */
#define	FMCR_CC_PORT0_MC_LED_CTL_REG 0x00480230
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_LED_CTL_REG(20bit):
 * LED control register per port
 */
#define	FMCR_CC_PORT1_MC_LED_CTL_REG 0x00480234
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_LED_CTL_SAMPLE_BYPASS_REG_LBN 12
#define	FMCRF_CC_LED_CTL_SAMPLE_BYPASS_REG_WIDTH 8
#define	FMCRF_CC_LED_CTL_OD_REG_LBN 9
#define	FMCRF_CC_LED_CTL_OD_REG_WIDTH 1
#define	FMCRF_CC_LED_CTL_EN_REG_LBN 8
#define	FMCRF_CC_LED_CTL_EN_REG_WIDTH 1
#define	FMCRF_CC_LED_CTL_FLASH_REG_LBN 0
#define	FMCRF_CC_LED_CTL_FLASH_REG_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LED_CTL1_REG(20bit):
 * LED control register per port
 */
#define	FMCR_DZ_LED_CTL1_REG 0x00480234
/* hunta0=mcpu_addr_map */

/* defined as FMCRF_DZ_LED_CTL_SAMPLE_BYPASS_REG_LBN 12; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_CTL_SAMPLE_BYPASS_REG_WIDTH 8 */
/* defined as FMCRF_DZ_LED_CTL_OD_REG_LBN 9; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_CTL_OD_REG_WIDTH 1 */
/* defined as FMCRF_DZ_LED_CTL_EN_REG_LBN 8; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_CTL_EN_REG_WIDTH 1 */
/* defined as FMCRF_DZ_LED_CTL_FLASH_REG_LBN 0; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_CTL_FLASH_REG_WIDTH 8 */


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_LED_FREQ_REG(28bit):
 * LED input control register per port
 */
#define	FMCR_CC_PORT0_MC_LED_FREQ_REG 0x00480238
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_LED_FREQ_REG(28bit):
 * LED input control register per port
 */
#define	FMCR_CC_PORT1_MC_LED_FREQ_REG 0x0048023c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_LED_FLASH_FREQ_REG_LBN 16
#define	FMCRF_CC_LED_FLASH_FREQ_REG_WIDTH 12
#define	FMCRF_CC_LED_SAMPL_FREQ_REG_LBN 0
#define	FMCRF_CC_LED_SAMPL_FREQ_REG_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LED_FREQ0_REG(28bit):
 * LED input control register per port
 */
#define	FMCR_DZ_LED_FREQ0_REG 0x00480238
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_LED_FLASH_FREQ_REG_LBN 16
#define	FMCRF_DZ_LED_FLASH_FREQ_REG_WIDTH 12
#define	FMCRF_DZ_LED_SAMPL_FREQ_REG_LBN 0
#define	FMCRF_DZ_LED_SAMPL_FREQ_REG_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LED_FREQ1_REG(28bit):
 * LED input control register per port
 */
#define	FMCR_DZ_LED_FREQ1_REG 0x0048023c
/* hunta0=mcpu_addr_map */

/* defined as FMCRF_DZ_LED_FLASH_FREQ_REG_LBN 16; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_FLASH_FREQ_REG_WIDTH 12 */
/* defined as FMCRF_DZ_LED_SAMPL_FREQ_REG_LBN 0; access=RW reset=0x0 */
/* defined as FMCRF_DZ_LED_SAMPL_FREQ_REG_WIDTH 8 */


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_MIPS_PC_REG(16bit):
 * last MIPS program counter value before watch dog fires
 */
#define	FMCR_CC_PORT0_MC_MIPS_PC_REG 0x00480240
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_MIPS_PC_REG(16bit):
 * last MIPS program counter value before watch dog fires
 */
#define	FMCR_DZ_MIPS_PC_REG 0x00480240
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_MIPS_PC_REG(16bit):
 * last MIPS program counter value before watch dog fires
 */
#define	FMCR_CC_PORT1_MC_MIPS_PC_REG 0x00480244
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CZ_MIPS_PC_LBN 0
#define	FMCRF_CZ_MIPS_PC_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ICORE_CTRL_REG(32bit):
 * Reset control of inter-core channels
 */
#define	FMCR_DZ_ICORE_CTRL_REG 0x00480244
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_ICORE_CTRL_REG_RESET 0x3ffff


#define	FMCRF_DZ_ICORE_CORE_ID_LBN 29
#define	FMCRF_DZ_ICORE_CORE_ID_WIDTH 1
#define	FMCRF_DZ_ICORE_EN_LBN 28
#define	FMCRF_DZ_ICORE_EN_WIDTH 1
#define	FMCRF_DZ_RST_IC_RSVD27_18_LBN 18
#define	FMCRF_DZ_RST_IC_RSVD27_18_WIDTH 10
#define	FMCRF_DZ_RST_ICRX_VIC_LBN 17
#define	FMCRF_DZ_RST_ICRX_VIC_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_VIC_LBN 16
#define	FMCRF_DZ_RST_ICTX_VIC_WIDTH 1
#define	FMCRF_DZ_RST_ICRX_IPC_LBN 15
#define	FMCRF_DZ_RST_ICRX_IPC_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_IPC_LBN 14
#define	FMCRF_DZ_RST_ICTX_IPC_WIDTH 1
#define	FMCRF_DZ_RST_ICRX_INTR_LBN 13
#define	FMCRF_DZ_RST_ICRX_INTR_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_INTR_LBN 12
#define	FMCRF_DZ_RST_ICTX_INTR_WIDTH 1
#define	FMCRF_DZ_RST_ICRX_XCBUF_LBN 11
#define	FMCRF_DZ_RST_ICRX_XCBUF_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_XCBUF_LBN 10
#define	FMCRF_DZ_RST_ICTX_XCBUF_WIDTH 1
#define	FMCRF_DZ_RST_ICRX_CPL_LBN 9
#define	FMCRF_DZ_RST_ICRX_CPL_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_CPL_LBN 8
#define	FMCRF_DZ_RST_ICTX_CPL_WIDTH 1
#define	FMCRF_DZ_RST_ICRX_INIRD_LBN 7
#define	FMCRF_DZ_RST_ICRX_INIRD_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_INIRD_LBN 6
#define	FMCRF_DZ_RST_ICTX_INIRD_WIDTH 1
#define	FMCRF_DZ_RST_ICRX_INIH_LBN 5
#define	FMCRF_DZ_RST_ICRX_INIH_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_INIH_LBN 4
#define	FMCRF_DZ_RST_ICTX_INIH_WIDTH 1
#define	FMCRF_DZ_RST_ICRX_T2B_LBN 3
#define	FMCRF_DZ_RST_ICRX_T2B_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_T2B_LBN 2
#define	FMCRF_DZ_RST_ICTX_T2B_WIDTH 1
#define	FMCRF_DZ_RST_ICRX_B2T_LBN 1
#define	FMCRF_DZ_RST_ICRX_B2T_WIDTH 1
#define	FMCRF_DZ_RST_ICTX_B2T_LBN 0
#define	FMCRF_DZ_RST_ICTX_B2T_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ICORE_BIST_CTRL_REG(32bit):
 * BIST control and status of inter-core channels
 */
#define	FMCR_DZ_ICORE_BIST_CTRL_REG 0x00480248
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ICORE_BIST_STAT_LBN 2
#define	FMCRF_DZ_ICORE_BIST_STAT_WIDTH 20
#define	FMCRF_DZ_ICORE_BIST_RX_EN_LBN 1
#define	FMCRF_DZ_ICORE_BIST_RX_EN_WIDTH 1
#define	FMCRF_DZ_ICORE_BIST_EN_LBN 0
#define	FMCRF_DZ_ICORE_BIST_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_IO_TESTMODE_CFG(32bit):
 * MC testmode configs for the programming interfaces
 */
#define	FMCR_DZ_IO_TESTMODE_CFG 0x0048024c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MII_0_TEST_DIR_LBN 31
#define	FMCRF_DZ_MII_0_TEST_DIR_WIDTH 1
#define	FMCRF_DZ_MII_0_TEST_MODE_LBN 29
#define	FMCRF_DZ_MII_0_TEST_MODE_WIDTH 2
#define	FMCRF_DZ_MII_0_TEST_EN_LBN 28
#define	FMCRF_DZ_MII_0_TEST_EN_WIDTH 1
#define	FMCRF_DZ_UART_1_TEST_DIR_LBN 27
#define	FMCRF_DZ_UART_1_TEST_DIR_WIDTH 1
#define	FMCRF_DZ_UART_1_TEST_MODE_LBN 25
#define	FMCRF_DZ_UART_1_TEST_MODE_WIDTH 2
#define	FMCRF_DZ_UART_1_TEST_EN_LBN 24
#define	FMCRF_DZ_UART_1_TEST_EN_WIDTH 1
#define	FMCRF_DZ_UART_0_TEST_DIR_LBN 23
#define	FMCRF_DZ_UART_0_TEST_DIR_WIDTH 1
#define	FMCRF_DZ_UART_0_TEST_MODE_LBN 21
#define	FMCRF_DZ_UART_0_TEST_MODE_WIDTH 2
#define	FMCRF_DZ_UART_0_TEST_EN_LBN 20
#define	FMCRF_DZ_UART_0_TEST_EN_WIDTH 1
#define	FMCRF_DZ_MDIO_1_TEST_DIR_LBN 19
#define	FMCRF_DZ_MDIO_1_TEST_DIR_WIDTH 1
#define	FMCRF_DZ_MDIO_1_TEST_MODE_LBN 17
#define	FMCRF_DZ_MDIO_1_TEST_MODE_WIDTH 2
#define	FMCRF_DZ_MDIO_1_TEST_EN_LBN 16
#define	FMCRF_DZ_MDIO_1_TEST_EN_WIDTH 1
#define	FMCRF_DZ_MDIO_0_TEST_DIR_LBN 15
#define	FMCRF_DZ_MDIO_0_TEST_DIR_WIDTH 1
#define	FMCRF_DZ_MDIO_0_TEST_MODE_LBN 13
#define	FMCRF_DZ_MDIO_0_TEST_MODE_WIDTH 2
#define	FMCRF_DZ_MDIO_0_TEST_EN_LBN 12
#define	FMCRF_DZ_MDIO_0_TEST_EN_WIDTH 1
#define	FMCRF_DZ_SPI_0_TEST_DIR_LBN 11
#define	FMCRF_DZ_SPI_0_TEST_DIR_WIDTH 1
#define	FMCRF_DZ_SPI_0_TEST_MODE_LBN 9
#define	FMCRF_DZ_SPI_0_TEST_MODE_WIDTH 2
#define	FMCRF_DZ_SPI_0_TEST_EN_LBN 8
#define	FMCRF_DZ_SPI_0_TEST_EN_WIDTH 1
#define	FMCRF_DZ_I2C_1_TEST_DIR_LBN 7
#define	FMCRF_DZ_I2C_1_TEST_DIR_WIDTH 1
#define	FMCRF_DZ_I2C_1_TEST_MODE_LBN 5
#define	FMCRF_DZ_I2C_1_TEST_MODE_WIDTH 2
#define	FMCRF_DZ_I2C_1_TEST_EN_LBN 4
#define	FMCRF_DZ_I2C_1_TEST_EN_WIDTH 1
#define	FMCRF_DZ_I2C_0_TEST_DIR_LBN 3
#define	FMCRF_DZ_I2C_0_TEST_DIR_WIDTH 1
#define	FMCRF_DZ_I2C_0_TEST_MODE_LBN 1
#define	FMCRF_DZ_I2C_0_TEST_MODE_WIDTH 2
#define	FMCRF_DZ_I2C_0_TEST_EN_LBN 0
#define	FMCRF_DZ_I2C_0_TEST_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_IO_TESTMODE_STS(8bit):
 * MC testmode status for the programming interfaces
 */
#define	FMCR_DZ_IO_TESTMODE_STS 0x00480250
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MII_0_ERROR_LBN 7
#define	FMCRF_DZ_MII_0_ERROR_WIDTH 1
#define	FMCRF_DZ_UART_1_ERROR_LBN 6
#define	FMCRF_DZ_UART_1_ERROR_WIDTH 1
#define	FMCRF_DZ_UART_0_ERROR_LBN 5
#define	FMCRF_DZ_UART_0_ERROR_WIDTH 1
#define	FMCRF_DZ_MDIO_1_ERROR_LBN 4
#define	FMCRF_DZ_MDIO_1_ERROR_WIDTH 1
#define	FMCRF_DZ_MDIO_0_ERROR_LBN 3
#define	FMCRF_DZ_MDIO_0_ERROR_WIDTH 1
#define	FMCRF_DZ_SPI_0_ERROR_LBN 2
#define	FMCRF_DZ_SPI_0_ERROR_WIDTH 1
#define	FMCRF_DZ_I2C_1_ERROR_LBN 1
#define	FMCRF_DZ_I2C_1_ERROR_WIDTH 1
#define	FMCRF_DZ_I2C_0_ERROR_LBN 0
#define	FMCRF_DZ_I2C_0_ERROR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_OBFF_PULSE_WIDTH_REG(32bit):
 * OBFF Wake Pulse width detect control register
 */
#define	FMCR_DZ_OBFF_PULSE_WIDTH_REG 0x00480254
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_OBFF_MIN_PULSE_WIDTH_REG_LBN 16
#define	FMCRF_DZ_OBFF_MIN_PULSE_WIDTH_REG_WIDTH 16
#define	FMCRF_DZ_OBFF_MAX_PULSE_WIDTH_REG_LBN 0
#define	FMCRF_DZ_OBFF_MAX_PULSE_WIDTH_REG_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_OBFF_F2F_WIDTH_REG(32bit):
 * OBFF Wake fall to fall edge width detect control register
 */
#define	FMCR_DZ_OBFF_F2F_WIDTH_REG 0x00480258
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_OBFF_MIN_F2F_WIDTH_REG_LBN 16
#define	FMCRF_DZ_OBFF_MIN_F2F_WIDTH_REG_WIDTH 16
#define	FMCRF_DZ_OBFF_MAX_F2F_WIDTH_REG_LBN 0
#define	FMCRF_DZ_OBFF_MAX_F2F_WIDTH_REG_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_OBFF_WAKE_CTL_STAT_REG(9bit):
 * OBFF Wake control and status register
 */
#define	FMCR_DZ_OBFF_WAKE_CTL_STAT_REG 0x0048025c
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_OBFF_WAKE_CTL_STAT_REG_RESET 0x100


#define	FMCRF_DZ_OBFF_WAKE_DEF_REG_LBN 8
#define	FMCRF_DZ_OBFF_WAKE_DEF_REG_WIDTH 1
#define	FMCRF_DZ_OBFF_STAT_FSM_REG_LBN 4
#define	FMCRF_DZ_OBFF_STAT_FSM_REG_WIDTH 4
#define	FMCRF_DZ_OBFF_CTL_CPU_ACT_REG_LBN 3
#define	FMCRF_DZ_OBFF_CTL_CPU_ACT_REG_WIDTH 1
#define	FMCRF_DZ_OBFF_CTL_OBFF_REG_LBN 2
#define	FMCRF_DZ_OBFF_CTL_OBFF_REG_WIDTH 1
#define	FMCRF_DZ_OBFF_CTL_IDLE_REG_LBN 1
#define	FMCRF_DZ_OBFF_CTL_IDLE_REG_WIDTH 1
#define	FMCRF_DZ_OBFF_CTL_INIT_REG_LBN 0
#define	FMCRF_DZ_OBFF_CTL_INIT_REG_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LED0_ACT_EN_REG(32bit):
 * LED activity select port 0
 */
#define	FMCR_DZ_LED0_ACT_EN_REG 0x00480260
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_LED0_ACT_EN_LBN 0
#define	FMCRF_DZ_LED0_ACT_EN_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LED1_ACT_EN_REG(32bit):
 * LED activity select port 1
 */
#define	FMCR_DZ_LED1_ACT_EN_REG 0x00480264
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_LED1_ACT_EN_LBN 0
#define	FMCRF_DZ_LED1_ACT_EN_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_RESET_NP_ON_FAULT_MASK_REG(18bit):
 * The mask register to set corresponding bit in MC_RSTVEC_MST_NWKPT_REG when mc_err_alrt occurs
 */
#define	FMCR_DZ_ERR_RESET_NP_ON_FAULT_MASK_REG 0x00480268
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ERR_RESET_NR_ON_FAULT_MASK_LBN 17
#define	FMCRF_DZ_ERR_RESET_NR_ON_FAULT_MASK_WIDTH 1
#define	FMCRF_DZ_ERR_RESET_NP_ON_FAULT_MASK_LBN 0
#define	FMCRF_DZ_ERR_RESET_NP_ON_FAULT_MASK_WIDTH 17


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_RESET_NE_ON_FAULT_MASK_REG(17bit):
 * The mask register to set corresponding bit in MC_RSTVEC_MST_NWKENG_REG when mc_err_alrt occurs
 */
#define	FMCR_DZ_ERR_RESET_NE_ON_FAULT_MASK_REG 0x0048026c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ERR_RESET_SS_ON_FAULT_MASK_LBN 16
#define	FMCRF_DZ_ERR_RESET_SS_ON_FAULT_MASK_WIDTH 1
#define	FMCRF_DZ_ERR_RESET_NE_ON_FAULT_MASK_LBN 0
#define	FMCRF_DZ_ERR_RESET_NE_ON_FAULT_MASK_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_HDR_CTL_REG(32bit):
 * Request TLP header register (misc fields)
 */
#define	FMCR_CZ_PCIE_TLP_REQ_HDR_CTL_REG 0x00500000
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_TLP_REQ_FORMAT_LBN 30
#define	FMCRF_DZ_PCIE_TLP_REQ_FORMAT_WIDTH 2
#define	FMCRF_CZ_PCIE_TLP_REQ_LEN_LBN 17
#define	FMCRF_CZ_PCIE_TLP_REQ_LEN_WIDTH 13
#define	FMCRF_CC_PCIE_TLP_REQ_POIS_LBN 16
#define	FMCRF_CC_PCIE_TLP_REQ_POIS_WIDTH 1
#define	FMCRF_DZ_PCIE_TLP_REQ_M_RID_LBN 14
#define	FMCRF_DZ_PCIE_TLP_REQ_M_RID_WIDTH 3
#define	FMCRF_CC_PCIE_TLP_REQ_DGST_LBN 15
#define	FMCRF_CC_PCIE_TLP_REQ_DGST_WIDTH 1
#define	FMCRF_CC_PCIE_TLP_REQ_ATTR_LBN 13
#define	FMCRF_CC_PCIE_TLP_REQ_ATTR_WIDTH 2
#define	FMCRF_DZ_PCIE_TLP_REQ_SEL_LBN 13
#define	FMCRF_DZ_PCIE_TLP_REQ_SEL_WIDTH 1
#define	FMCRF_CC_PCIE_TLP_REQ_FUNC_LBN 10
#define	FMCRF_CC_PCIE_TLP_REQ_FUNC_WIDTH 3
#define	FMCRF_DZ_PCIE_TLP_REQ_ATTR_LBN 10
#define	FMCRF_DZ_PCIE_TLP_REQ_ATTR_WIDTH 3
#define	FMCRF_CZ_PCIE_TLP_REQ_CLS_LBN 7
#define	FMCRF_CZ_PCIE_TLP_REQ_CLS_WIDTH 3
#define	FMCRF_CZ_PCIE_TLP_REQ_TYPE_LBN 2
#define	FMCRF_CZ_PCIE_TLP_REQ_TYPE_WIDTH 5
#define	FMCRF_CC_PCIE_TLP_REQ_FORMAT_LBN 0
#define	FMCRF_CC_PCIE_TLP_REQ_FORMAT_WIDTH 2
#define	FMCRF_DZ_PCIE_TLP_REQ_POIS_LBN 1
#define	FMCRF_DZ_PCIE_TLP_REQ_POIS_WIDTH 1
#define	FMCRF_DZ_PCIE_TLP_REQ_DGST_LBN 0
#define	FMCRF_DZ_PCIE_TLP_REQ_DGST_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_TLP_REQ_HDR_CTL_2_REG(32bit):
 * Request TLP header register (additional fields)
 */
#define	FMCR_DZ_PCIE_TLP_REQ_HDR_CTL_2_REG 0x00500004
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_TLP_ATL_WTAG_LBN 27
#define	FMCRF_DZ_PCIE_TLP_ATL_WTAG_WIDTH 5
#define	FMCRF_DZ_PCIE_TLP_REQ_TPH_ON_LBN 26
#define	FMCRF_DZ_PCIE_TLP_REQ_TPH_ON_WIDTH 1
#define	FMCRF_DZ_PCIE_TLP_REQ_TPH_TYPE_LBN 24
#define	FMCRF_DZ_PCIE_TLP_REQ_TPH_TYPE_WIDTH 2
#define	FMCRF_DZ_PCIE_TLP_REQ_STTAG_LBN 16
#define	FMCRF_DZ_PCIE_TLP_REQ_STTAG_WIDTH 8
#define	FMCRF_DZ_PCIE_TLP_REQ_BUSID_LBN 12
#define	FMCRF_DZ_PCIE_TLP_REQ_BUSID_WIDTH 4
#define	FMCRF_DZ_PCIE_TLP_REQ_VF_NUM_LBN 5
#define	FMCRF_DZ_PCIE_TLP_REQ_VF_NUM_WIDTH 7
#define	FMCRF_DZ_PCIE_TLP_REQ_VF_ACTIVE_LBN 4
#define	FMCRF_DZ_PCIE_TLP_REQ_VF_ACTIVE_WIDTH 1
#define	FMCRF_DZ_PCIE_TLP_REQ_FUNC_LBN 0
#define	FMCRF_DZ_PCIE_TLP_REQ_FUNC_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_TLP_REQ_HDR_CTL_VF_REG(9bit):
 * Request TLP header register (vf fields)
 */
#define	FMCR_CC_PCIE_TLP_REQ_HDR_CTL_VF_REG 0x00500004
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_TLP_REQ_VF_ACTIVE_LBN 8
#define	FMCRF_CC_PCIE_TLP_REQ_VF_ACTIVE_WIDTH 1
#define	FMCRF_CC_PCIE_TLP_REQ_VF_NUM_LBN 0
#define	FMCRF_CC_PCIE_TLP_REQ_VF_NUM_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_HDR_ADDR0_REG(32bit):
 * Request TLP header register (address 32 LSBs)
 */
#define	FMCR_CZ_PCIE_TLP_REQ_HDR_ADDR0_REG 0x00500008
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_REQ_HDR_ADDR0_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_HDR_ADDR0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_HDR_ADDR1_REG(32bit):
 * Request TLP header register (address 32 MSBs)
 */
#define	FMCR_CZ_PCIE_TLP_REQ_HDR_ADDR1_REG 0x0050000c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_REQ_HDR_ADDR1_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_HDR_ADDR1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_DATA0_REG(32bit):
 * Request TLP data word 0
 */
#define	FMCR_CZ_PCIE_TLP_REQ_DATA0_REG 0x00500010
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_REQ_DATA0_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_DATA0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_DATA1_REG(32bit):
 * Request TLP data word 1
 */
#define	FMCR_CZ_PCIE_TLP_REQ_DATA1_REG 0x00500014
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_REQ_DATA1_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_DATA1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_DATA2_REG(32bit):
 * Request TLP data word 2
 */
#define	FMCR_CZ_PCIE_TLP_REQ_DATA2_REG 0x00500018
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_REQ_DATA2_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_DATA2_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_DATA3_REG(32bit):
 * Request TLP data word 3
 */
#define	FMCR_CZ_PCIE_TLP_REQ_DATA3_REG 0x0050001c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_REQ_DATA3_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_DATA3_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_PUSH_REG(1bit):
 * push completed (header and 0 to 4 128-bit data words) Request TLP to PCIe core
 */
#define	FMCR_CZ_PCIE_TLP_REQ_PUSH_REG 0x00500020
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_REQ_PUSH_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_PUSH_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_REQ_DATA_PUSH_REG(1bit):
 * push completed 128-bit word of Request TLP to buffer
 */
#define	FMCR_CZ_PCIE_TLP_REQ_DATA_PUSH_REG 0x00500024
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_REQ_DATA_PUSH_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_DATA_PUSH_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_RESP_HDR_CTL_REG(26bit):
 * Response TLP header register (misc fields)
 */
#define	FMCR_CZ_PCIE_TLP_RESP_HDR_CTL_REG 0x00500028
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_RESP_WRD_NUM_LBN 23
#define	FMCRF_CZ_PCIE_TLP_RESP_WRD_NUM_WIDTH 3
#define	FMCRF_CZ_PCIE_TLP_RESP_TO_LBN 22
#define	FMCRF_CZ_PCIE_TLP_RESP_TO_WIDTH 1
#define	FMCRF_CZ_PCIE_TLP_RESP_TRUNC_LBN 21
#define	FMCRF_CZ_PCIE_TLP_RESP_TRUNC_WIDTH 1
#define	FMCRF_CZ_PCIE_TLP_RESP_ERR_LBN 20
#define	FMCRF_CZ_PCIE_TLP_RESP_ERR_WIDTH 1
#define	FMCRF_CZ_PCIE_TLP_RESP_BCNT_LBN 8
#define	FMCRF_CZ_PCIE_TLP_RESP_BCNT_WIDTH 12
#define	FMCRF_CZ_PCIE_TLP_RESP_ADDR_LBN 1
#define	FMCRF_CZ_PCIE_TLP_RESP_ADDR_WIDTH 7
#define	FMCRF_CZ_PCIE_TLP_RESP_LAST_LBN 0
#define	FMCRF_CZ_PCIE_TLP_RESP_LAST_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_RESP_DATA0_REG(32bit):
 * Response TLP data word 0
 */
#define	FMCR_CZ_PCIE_TLP_RESP_DATA0_REG 0x0050002c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_RESP_DATA0_LBN 0
#define	FMCRF_CZ_PCIE_TLP_RESP_DATA0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_RESP_DATA1_REG(32bit):
 * Response TLP data word 1
 */
#define	FMCR_CZ_PCIE_TLP_RESP_DATA1_REG 0x00500030
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_RESP_DATA1_LBN 0
#define	FMCRF_CZ_PCIE_TLP_RESP_DATA1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_RESP_DATA2_REG(32bit):
 * Response TLP data word 2
 */
#define	FMCR_CZ_PCIE_TLP_RESP_DATA2_REG 0x00500034
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_RESP_DATA2_LBN 0
#define	FMCRF_CZ_PCIE_TLP_RESP_DATA2_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_RESP_DATA3_REG(32bit):
 * Response TLP data word 3
 */
#define	FMCR_CZ_PCIE_TLP_RESP_DATA3_REG 0x00500038
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_RESP_DATA3_LBN 0
#define	FMCRF_CZ_PCIE_TLP_RESP_DATA3_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_RESP_POP_REG(32bit):
 * 
 */
#define	FMCR_CZ_PCIE_TLP_RESP_POP_REG 0x0050003c
/* sienaa0=mcpu_addr_map,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_RESP_POP_LBN 0
#define	FMCRF_CZ_PCIE_TLP_RESP_POP_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_TLP_STATUS_REG(2bit):
 * TLP request response buffer status
 */
#define	FMCR_CZ_PCIE_TLP_STATUS_REG 0x00500040
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_TLP_RESP_RDY_LBN 1
#define	FMCRF_CZ_PCIE_TLP_RESP_RDY_WIDTH 1
#define	FMCRF_CZ_PCIE_TLP_REQ_RDY_LBN 0
#define	FMCRF_CZ_PCIE_TLP_REQ_RDY_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_TLP_RTAG_REG(5bit):
 * TLP read request TAG
 */
#define	FMCR_DZ_PCIE_TLP_RTAG_REG 0x00500044
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_PCIE_TLP_RTAG_REG_RESET 0x1f


#define	FMCRF_DZ_PCIE_TLP_REQ_RTAG_LBN 0
#define	FMCRF_DZ_PCIE_TLP_REQ_RTAG_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_MGT_IF_CTL_REG(17bit):
 * Management Interface request control
 */
#define	FMCR_DZ_PCIE_MGT_IF_CTL_REG 0x00580000
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_MGT_IF_VFUNC_ACTIVE_LBN 16
#define	FMCRF_DZ_PCIE_MGT_IF_VFUNC_ACTIVE_WIDTH 1
#define	FMCRF_DZ_PCIE_MGT_IF_VFUNC_NUM_LBN 9
#define	FMCRF_DZ_PCIE_MGT_IF_VFUNC_NUM_WIDTH 7
#define	FMCRF_DZ_PCIE_MGT_IF_BAR_ACC_LBN 8
#define	FMCRF_DZ_PCIE_MGT_IF_BAR_ACC_WIDTH 1
#define	FMCRF_DZ_PCIE_MGT_IF_PFUNC_NUM_LBN 4
#define	FMCRF_DZ_PCIE_MGT_IF_PFUNC_NUM_WIDTH 4
#define	FMCRF_DZ_PCIE_MGT_IF_WR_LBN 0
#define	FMCRF_DZ_PCIE_MGT_IF_WR_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_DBI_CTL_REG(17bit):
 * DBI request control
 */
#define	FMCR_CC_PCIE_DBI_CTL_REG 0x00580000
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCI_DBI_VFUNC_ACTIVE_LBN 16
#define	FMCRF_CC_PCI_DBI_VFUNC_ACTIVE_WIDTH 1
#define	FMCRF_CC_PCI_DBI_UNUSED_LBN 15
#define	FMCRF_CC_PCI_DBI_UNUSED_WIDTH 1
#define	FMCRF_CC_PCI_DBI_VFUNC_NUM_LBN 8
#define	FMCRF_CC_PCI_DBI_VFUNC_NUM_WIDTH 7
#define	FMCRF_CC_PCI_DBI_BAR_ACC_LBN 7
#define	FMCRF_CC_PCI_DBI_BAR_ACC_WIDTH 1
#define	FMCRF_CC_PCI_DBI_FUNC_NUM_LBN 4
#define	FMCRF_CC_PCI_DBI_FUNC_NUM_WIDTH 3
#define	FMCRF_CC_PCI_DBI_WR_LBN 0
#define	FMCRF_CC_PCI_DBI_WR_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_DBI_ADDR_REG(32bit):
 * DBI request address
 */
#define	FMCR_CC_PCIE_DBI_ADDR_REG 0x00580004
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_DBI_ADDR_LBN 0
#define	FMCRF_CC_PCIE_DBI_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_MGT_IF_ADDR_REG(19bit):
 * Management Interface request address
 */
#define	FMCR_DZ_PCIE_MGT_IF_ADDR_REG 0x00580004
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_MGT_IF_ADDR_LBN 0
#define	FMCRF_DZ_PCIE_MGT_IF_ADDR_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_DBI_WDATA_REG(32bit):
 * DBI request write data
 */
#define	FMCR_CC_PCIE_DBI_WDATA_REG 0x00580008
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_DBI_WDATA_LBN 0
#define	FMCRF_CC_PCIE_DBI_WDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_MGT_IF_WDATA_REG(32bit):
 * Management Interface request write data
 */
#define	FMCR_DZ_PCIE_MGT_IF_WDATA_REG 0x00580008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_MGT_IF_WDATA_LBN 0
#define	FMCRF_DZ_PCIE_MGT_IF_WDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_DBI_RDATA_REG(32bit):
 * DBI response read data
 */
#define	FMCR_CC_PCIE_DBI_RDATA_REG 0x0058000c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_DBI_RDATA_LBN 0
#define	FMCRF_CC_PCIE_DBI_RDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_MGT_IF_RDATA_REG(32bit):
 * Management Interface response read data
 */
#define	FMCR_DZ_PCIE_MGT_IF_RDATA_REG 0x0058000c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_MGT_IF_RDATA_LBN 0
#define	FMCRF_DZ_PCIE_MGT_IF_RDATA_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_MGT_IF_STATUS_REG(3bit):
 * Management Interface Status
 */
#define	FMCR_DZ_PCIE_MGT_IF_STATUS_REG 0x00580010
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_DBI_STATUS_STATE_LBN 0
#define	FMCRF_DZ_PCIE_DBI_STATUS_STATE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_DBI_STATUS_REG(3bit):
 * DBI Status
 */
#define	FMCR_CC_PCIE_DBI_STATUS_REG 0x00580010
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_DBI_STATUS_STATE_LBN 0
#define	FMCRF_CC_PCIE_DBI_STATUS_STATE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_VMI_HDR_CTL0_REG(21bit):
 * VMI request control 0
 */
#define	FMCR_CZ_PCIE_VMI_HDR_CTL0_REG 0x00600000
/* sienaa0=mcpu_addr_map,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_VMI_VFUNC_ACTIVE_LBN 21
#define	FMCRF_DZ_PCIE_VMI_VFUNC_ACTIVE_WIDTH 1
#define	FMCRF_CC_PCIE_VMI_VFUNC_ACTIVE_LBN 20
#define	FMCRF_CC_PCIE_VMI_VFUNC_ACTIVE_WIDTH 1
#define	FMCRF_DZ_PCIE_VMI_VFUNC_NUM_LBN 14
#define	FMCRF_DZ_PCIE_VMI_VFUNC_NUM_WIDTH 7
#define	FMCRF_CC_PCIE_VMI_VFUNC_NUM_LBN 13
#define	FMCRF_CC_PCIE_VMI_VFUNC_NUM_WIDTH 7
#define	FMCRF_DZ_PCIE_VMI_FUNC_NUM_LBN 10
#define	FMCRF_DZ_PCIE_VMI_FUNC_NUM_WIDTH 4
#define	FMCRF_CC_PCIE_VMI_FUNC_NUM_LBN 10
#define	FMCRF_CC_PCIE_VMI_FUNC_NUM_WIDTH 3
#define	FMCRF_CZ_PCIE_VMI_CLASS_LBN 7
#define	FMCRF_CZ_PCIE_VMI_CLASS_WIDTH 3
#define	FMCRF_CZ_PCIE_VMI_TYPE_LBN 2
#define	FMCRF_CZ_PCIE_VMI_TYPE_WIDTH 5
#define	FMCRF_CZ_PCIE_VMI_FORMAT_LBN 0
#define	FMCRF_CZ_PCIE_VMI_FORMAT_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_VMI_HDR_CTL1_REG(2bit):
 * VMI request control 1
 */
#define	FMCR_CZ_PCIE_VMI_HDR_CTL1_REG 0x00600004
/* hunta0=mcpu_addr_map,sienaa0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_VMI_LEN_LBN 13
#define	FMCRF_DZ_PCIE_VMI_LEN_WIDTH 10
#define	FMCRF_CC_PCIE_VMI_LEN_LBN 12
#define	FMCRF_CC_PCIE_VMI_LEN_WIDTH 10
#define	FMCRF_DZ_PCIE_VMI_POIS_LBN 12
#define	FMCRF_DZ_PCIE_VMI_POIS_WIDTH 1
#define	FMCRF_CC_PCIE_VMI_POIS_LBN 11
#define	FMCRF_CC_PCIE_VMI_POIS_WIDTH 1
#define	FMCRF_DZ_PCIE_VMI_DGST_LBN 11
#define	FMCRF_DZ_PCIE_VMI_DGST_WIDTH 1
#define	FMCRF_CC_PCIE_VMI_DGST_LBN 10
#define	FMCRF_CC_PCIE_VMI_DGST_WIDTH 1
#define	FMCRF_DZ_PCIE_VMI_CODE_LBN 3
#define	FMCRF_DZ_PCIE_VMI_CODE_WIDTH 8
#define	FMCRF_CC_PCI_VMI_CODE_LBN 2
#define	FMCRF_CC_PCI_VMI_CODE_WIDTH 8
#define	FMCRF_DZ_PCIE_VMI_ATTR_LBN 0
#define	FMCRF_DZ_PCIE_VMI_ATTR_WIDTH 3
#define	FMCRF_CC_PCI_VMI_ATRR_LBN 0
#define	FMCRF_CC_PCI_VMI_ATRR_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_VMI_DATA0_REG(32bit):
 * VMI request data register 0
 */
#define	FMCR_CC_PCIE_VMI_DATA0_REG 0x00600008
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_VMI_DATA0_LBN 0
#define	FMCRF_CC_PCIE_VMI_DATA0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_VMI_DATA1_REG(32bit):
 * VMI request data register 1
 */
#define	FMCR_CC_PCIE_VMI_DATA1_REG 0x0060000c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_VMI_DATA1_LBN 0
#define	FMCRF_CC_PCIE_VMI_DATA1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_VMI_REQ_PUSH_REG(1bit):
 * VMI request push
 */
#define	FMCR_CC_PCIE_VMI_REQ_PUSH_REG 0x00600010
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_VMI_REQ_PUSH_LBN 0
#define	FMCRF_CC_PCIE_VMI_REQ_PUSH_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PCIE_VMI_STATUS_REG(1bit):
 * VMI status
 */
#define	FMCR_CC_PCIE_VMI_STATUS_REG 0x00600014
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PCIE_VMI_STATUS_STATE_LBN 0
#define	FMCRF_CC_PCIE_VMI_STATUS_STATE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_KTCHN_SINK_STATUS_REG(2bit):
 * PCIE misc function status register
 */
#define	FMCR_CZ_PCIE_KTCHN_SINK_STATUS_REG 0x00680000
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_KTCHN_SINK_STATUS_VPD_INT_LBN 0
#define	FMCRF_DZ_PCIE_KTCHN_SINK_STATUS_VPD_INT_WIDTH 16
#define	FMCRF_DZ_PCIE_KTCHN_SINK_MASK_VPD_INT_LBN 0
#define	FMCRF_DZ_PCIE_KTCHN_SINK_MASK_VPD_INT_WIDTH 16
#define	FMCRF_CC_PCIE_KTCHN_SINK_STATUS_VPD_INT_LBN 0
#define	FMCRF_CC_PCIE_KTCHN_SINK_STATUS_VPD_INT_WIDTH 2
#define	FMCRF_CC_PCIE_KTCHN_SINK_MASK_VPD_INT_LBN 0
#define	FMCRF_CC_PCIE_KTCHN_SINK_MASK_VPD_INT_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_PCIE_RADM_VENDOR_MSG_REG(32bit):
 * Receive vendor message
 */
#define	FMCR_CZ_PCIE_RADM_VENDOR_MSG_REG 0x00680004
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_PCIE_RADM_VENDOR_MSG_LBN 0
#define	FMCRF_CZ_PCIE_RADM_VENDOR_MSG_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_RADM_VENDOR_MSG_H_REG(32bit):
 * Receive vendor message Upper word
 */
#define	FMCR_DZ_PCIE_RADM_VENDOR_MSG_H_REG 0x00680008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_RADM_VENDOR_MSG_LBN 0
#define	FMCRF_DZ_PCIE_RADM_VENDOR_MSG_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_PF_PM_PME_REG(16bit):
 * Power Management PF PME register
 */
#define	FMCR_DZ_PCIE_PF_PM_PME_REG 0x00680010
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_PF_PME_LBN 0
#define	FMCRF_DZ_PCIE_PF_PME_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_AUX_PM_PME_REG(16bit):
 * Power Management Auxiliary PME register
 */
#define	FMCR_DZ_PCIE_AUX_PM_PME_REG 0x00680014
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_AUX_PF_PME_LBN 0
#define	FMCRF_DZ_PCIE_AUX_PF_PME_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_PM_STATUS_REG(32bit):
 * Power Management Status register
 */
#define	FMCR_DZ_PCIE_PM_STATUS_REG 0x00680018
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_PM_STATUS_LBN 16
#define	FMCRF_DZ_PCIE_PM_STATUS_WIDTH 16
#define	FMCRF_DZ_PCIE_PM_RSVD0_LBN 8
#define	FMCRF_DZ_PCIE_PM_RSVD0_WIDTH 3
#define	FMCRF_DZ_PCIE_RADM_PM_TURNOFF_LBN 7
#define	FMCRF_DZ_PCIE_RADM_PM_TURNOFF_WIDTH 1
#define	FMCRF_DZ_PCIE_PM_LINKST_L2_EXIT_LBN 3
#define	FMCRF_DZ_PCIE_PM_LINKST_L2_EXIT_WIDTH 1
#define	FMCRF_DZ_PCIE_PM_LINKST_IN_L2_LBN 2
#define	FMCRF_DZ_PCIE_PM_LINKST_IN_L2_WIDTH 1
#define	FMCRF_DZ_PCIE_PM_LINKST_IN_L1_LBN 1
#define	FMCRF_DZ_PCIE_PM_LINKST_IN_L1_WIDTH 1
#define	FMCRF_DZ_PCIE_PM_LINKST_IN_L0S_LBN 0
#define	FMCRF_DZ_PCIE_PM_LINKST_IN_L0S_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_XMT_PWR_CMD_REG(32bit):
 * Power Management Transmit Power command Register
 */
#define	FMCR_DZ_PCIE_XMT_PWR_CMD_REG 0x0068001c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_PM_XMT_PME_LBN 16
#define	FMCRF_DZ_PCIE_PM_XMT_PME_WIDTH 16
#define	FMCRF_DZ_PCIE_OUTBAND_PWRUP_CMD_LBN 0
#define	FMCRF_DZ_PCIE_OUTBAND_PWRUP_CMD_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PF_PM_DSTATE_REG0(32bit):
 * Power Management PF Power State status
 */
#define	FMCR_DZ_PF_PM_DSTATE_REG0 0x00680020
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PF_3_DSTATE_LBN 24
#define	FMCRF_DZ_PF_3_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_2_DSTATE_LBN 16
#define	FMCRF_DZ_PF_2_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_1_DSTATE_LBN 8
#define	FMCRF_DZ_PF_1_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_0_DSTATE_LBN 0
#define	FMCRF_DZ_PF_0_DSTATE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PF_PM_DSTATE_REG1(32bit):
 * Power Management PF Power State status
 */
#define	FMCR_DZ_PF_PM_DSTATE_REG1 0x00680024
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PF_7_DSTATE_LBN 24
#define	FMCRF_DZ_PF_7_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_6_DSTATE_LBN 16
#define	FMCRF_DZ_PF_6_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_5_DSTATE_LBN 8
#define	FMCRF_DZ_PF_5_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_4_DSTATE_LBN 0
#define	FMCRF_DZ_PF_4_DSTATE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PF_PM_DSTATE_REG2(32bit):
 * Power Management PF Power State status
 */
#define	FMCR_DZ_PF_PM_DSTATE_REG2 0x00680028
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PF_B_DSTATE_LBN 24
#define	FMCRF_DZ_PF_B_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_A_DSTATE_LBN 16
#define	FMCRF_DZ_PF_A_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_9_DSTATE_LBN 8
#define	FMCRF_DZ_PF_9_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_8_DSTATE_LBN 0
#define	FMCRF_DZ_PF_8_DSTATE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PF_PM_DSTATE_REG3(32bit):
 * Power Management PF Power State status
 */
#define	FMCR_DZ_PF_PM_DSTATE_REG3 0x0068002c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PF_F_DSTATE_LBN 24
#define	FMCRF_DZ_PF_F_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_E_DSTATE_LBN 16
#define	FMCRF_DZ_PF_E_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_D_DSTATE_LBN 8
#define	FMCRF_DZ_PF_D_DSTATE_WIDTH 3
#define	FMCRF_DZ_PF_C_DSTATE_LBN 0
#define	FMCRF_DZ_PF_C_DSTATE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_RADM_OBFF_MSG_REG(32bit):
 * Receive OBFF message Status
 */
#define	FMCR_DZ_PCIE_RADM_OBFF_MSG_REG 0x00680030
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RADM_OBFF_MSG_CPU_ACTIVE_LBN 2
#define	FMCRF_DZ_RADM_OBFF_MSG_CPU_ACTIVE_WIDTH 1
#define	FMCRF_DZ_RADM_OBFF_MSG_LBN 1
#define	FMCRF_DZ_RADM_OBFF_MSG_WIDTH 1
#define	FMCRF_DZ_RADM_OBFF_MSG_IDLE_LBN 0
#define	FMCRF_DZ_RADM_OBFF_MSG_IDLE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_CFG_STATUS_REG(32bit):
 * VF TPH Enable Alert and Change Segment.
 */
#define	FMCR_DZ_VF_TPH_CFG_STATUS_REG 0x00680034
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_ALERT_LBN 16
#define	FMCRF_DZ_VF_TPH_EN_ALERT_WIDTH 1
#define	FMCRF_DZ_VF_TPH_CHANGE_SEG_LBN 0
#define	FMCRF_DZ_VF_TPH_CHANGE_SEG_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG0(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG0 0x00680038
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG0_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG1(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG1 0x0068003c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG1_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG2(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG2 0x00680040
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG2_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG2_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG3(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG3 0x00680044
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG3_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG3_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG4(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG4 0x00680048
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG4_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG4_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG5(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG5 0x0068004c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG5_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG5_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG6(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG6 0x00680050
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG6_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG6_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG7(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG7 0x00680054
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG7_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG7_WIDTH 30


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG8(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG8 0x00680058
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG8_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG8_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG9(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG9 0x0068005c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG9_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG9_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG10(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG10 0x00680060
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG10_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG10_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG11(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG11 0x00680064
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG11_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG11_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG12(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG12 0x00680068
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG12_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG12_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG13(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG13 0x0068006c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG13_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG13_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG14(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG14 0x00680070
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG14_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG14_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_VF_TPH_EN_REG15(32bit):
 * VF TPH Enable Status.
 */
#define	FMCR_DZ_VF_TPH_EN_REG15 0x00680074
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_VF_TPH_EN_SEG15_LBN 0
#define	FMCRF_DZ_VF_TPH_EN_SEG15_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PM_CURRENT_STATE_REG(32bit):
 * Power Management Current PM State.
 */
#define	FMCR_DZ_PM_CURRENT_STATE_REG 0x00680078
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PM_CURRENT_STATE_LBN 0
#define	FMCRF_DZ_PM_CURRENT_STATE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PCIE_CFG_ENABLE_REG(32bit):
 * PCIe LTR, OBFF, and TPH Cfg Enable Status. Reading this register clears the alert
 */
#define	FMCR_DZ_PCIE_CFG_ENABLE_REG 0x0068007c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_CFG_EXT_TAG_EN_LBN 16
#define	FMCRF_DZ_CFG_EXT_TAG_EN_WIDTH 16
#define	FMCRF_DZ_CFG_OBFF_ENABLE_LBN 2
#define	FMCRF_DZ_CFG_OBFF_ENABLE_WIDTH 2
#define	FMCRF_DZ_CFG_LTR_ENABLE_LBN 1
#define	FMCRF_DZ_CFG_LTR_ENABLE_WIDTH 1
#define	FMCRF_DZ_CFG_TPH_CHANGED_LBN 0
#define	FMCRF_DZ_CFG_TPH_CHANGED_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LTR_MSG_CONFIG_REG(32bit):
 * LTR Message Configuration Register.
 */
#define	FMCR_DZ_LTR_MSG_CONFIG_REG 0x00680080
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_LTR_MSG_REQ_SNT_LBN 31
#define	FMCRF_DZ_LTR_MSG_REQ_SNT_WIDTH 1
#define	FMCRF_DZ_LTR_MSG_FUNC_NUM_LBN 0
#define	FMCRF_DZ_LTR_MSG_FUNC_NUM_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_LTR_MSG_LATENCY_REG(32bit):
 * LTR Message Latency Register.
 */
#define	FMCR_DZ_LTR_MSG_LATENCY_REG 0x00680084
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_LTR_MSG_LATENCY_LBN 0
#define	FMCRF_DZ_LTR_MSG_LATENCY_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_APP_LTR_LATENCY_REG(32bit):
 * Rcvd LTR Latency Register.
 */
#define	FMCR_DZ_APP_LTR_LATENCY_REG 0x00680088
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_APP_LTR_LATENCY_LBN 0
#define	FMCRF_DZ_APP_LTR_LATENCY_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_CFG_TPH_ENABLE_REG(32bit):
 * PCIe Configuration for TPH.
 */
#define	FMCR_DZ_CFG_TPH_ENABLE_REG 0x0068008c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PF15_TPH_EN_LBN 30
#define	FMCRF_DZ_PF15_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF14_TPH_EN_LBN 28
#define	FMCRF_DZ_PF14_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF13_TPH_EN_LBN 26
#define	FMCRF_DZ_PF13_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF12_TPH_EN_LBN 24
#define	FMCRF_DZ_PF12_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF11_TPH_EN_LBN 22
#define	FMCRF_DZ_PF11_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF10_TPH_EN_LBN 20
#define	FMCRF_DZ_PF10_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF9_TPH_EN_LBN 18
#define	FMCRF_DZ_PF9_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF8_TPH_EN_LBN 16
#define	FMCRF_DZ_PF8_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF7_TPH_EN_LBN 14
#define	FMCRF_DZ_PF7_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF6_TPH_EN_LBN 12
#define	FMCRF_DZ_PF6_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF5_TPH_EN_LBN 10
#define	FMCRF_DZ_PF5_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF4_TPH_EN_LBN 8
#define	FMCRF_DZ_PF4_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF3_TPH_EN_LBN 6
#define	FMCRF_DZ_PF3_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF2_TPH_EN_LBN 4
#define	FMCRF_DZ_PF2_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF1_TPH_EN_LBN 2
#define	FMCRF_DZ_PF1_TPH_EN_WIDTH 2
#define	FMCRF_DZ_PF0_TPH_EN_LBN 0
#define	FMCRF_DZ_PF0_TPH_EN_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_UART_RXTX_DATA_REG0(8bit):
 * push/pop data to/from TX/RX FIFOs
 */
#define	FMCR_CZ_UART_RXTX_DATA_REG0 0x00700000
/* sienaa0,hunta0=mcpu_addr_map */
/*
 * FMCR_CZ_UART_RXTX_DATA_REG1(8bit):
 * push/pop data to/from TX/RX FIFOs
 */
#define	FMCR_CZ_UART_RXTX_DATA_REG1 0x00780000
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_UART_RXTX_DATA_LBN 0
#define	FMCRF_CZ_UART_RXTX_DATA_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_UART_INTR_ENBL_REG0(8bit):
 * interrupt mask register
 */
#define	FMCR_CZ_UART_INTR_ENBL_REG0 0x00700004
/* sienaa0,hunta0=mcpu_addr_map */
/*
 * FMCR_CZ_UART_INTR_ENBL_REG1(8bit):
 * interrupt mask register
 */
#define	FMCR_CZ_UART_INTR_ENBL_REG1 0x00780004
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_UART_IEN_MODEM_STATUS_LBN 3
#define	FMCRF_CZ_UART_IEN_MODEM_STATUS_WIDTH 1
#define	FMCRF_CZ_UART_IEN_RX_STATUS_LBN 2
#define	FMCRF_CZ_UART_IEN_RX_STATUS_WIDTH 1
#define	FMCRF_CZ_UART_IEN_TX_DATA_LBN 1
#define	FMCRF_CZ_UART_IEN_TX_DATA_WIDTH 1
#define	FMCRF_CZ_UART_IEN_RX_DATA_LBN 0
#define	FMCRF_CZ_UART_IEN_RX_DATA_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_UART_CSR_REG0(8bit):
 * Interrupt status and FIFO control
 */
#define	FMCR_CZ_UART_CSR_REG0 0x00700008
/* sienaa0,hunta0=mcpu_addr_map */
/*
 * FMCR_CZ_UART_CSR_REG1(8bit):
 * Interrupt status and FIFO control
 */
#define	FMCR_CZ_UART_CSR_REG1 0x00780008
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_UART_CSR_REG_RESET 0xc1


#define	FMCRF_CZ_UART_CSR_RX_TRG_LVL_LBN 6
#define	FMCRF_CZ_UART_CSR_RX_TRG_LVL_WIDTH 2
#define	FMCRF_CZ_UART_CSR_INT_STATUS_LBN 1
#define	FMCRF_CZ_UART_CSR_INT_STATUS_WIDTH 3
#define	FMCRF_CZ_UART_CSR_TX_RST_LBN 2
#define	FMCRF_CZ_UART_CSR_TX_RST_WIDTH 1
#define	FMCRF_CZ_UART_CSR_RX_RST_LBN 1
#define	FMCRF_CZ_UART_CSR_RX_RST_WIDTH 1
#define	FMCRF_CZ_UART_CSR_INT_PEND_LBN 0
#define	FMCRF_CZ_UART_CSR_INT_PEND_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_UART_LINE_CTL_REG0(8bit):
 * line control register
 */
#define	FMCR_CZ_UART_LINE_CTL_REG0 0x0070000c
/* sienaa0,hunta0=mcpu_addr_map */
/*
 * FMCR_CZ_UART_LINE_CTL_REG1(8bit):
 * line control register
 */
#define	FMCR_CZ_UART_LINE_CTL_REG1 0x0078000c
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CZ_UART_LINE_CTL_REG_RESET 0xc0


#define	FMCRF_CZ_UART_LINE_CTL_DIV_LATACC_LBN 7
#define	FMCRF_CZ_UART_LINE_CTL_DIV_LATACC_WIDTH 1
#define	FMCRF_CZ_UART_LINE_CTL_BRK_CTRL_LBN 6
#define	FMCRF_CZ_UART_LINE_CTL_BRK_CTRL_WIDTH 1
#define	FMCRF_CZ_UART_LINE_CTL_STICK_PARITY_LBN 5
#define	FMCRF_CZ_UART_LINE_CTL_STICK_PARITY_WIDTH 1
#define	FMCRF_CZ_UART_LINE_CTL_PARITY_LBN 4
#define	FMCRF_CZ_UART_LINE_CTL_PARITY_WIDTH 1
#define	FMCRF_CZ_UART_LINE_CTL_PARITY_EN_LBN 3
#define	FMCRF_CZ_UART_LINE_CTL_PARITY_EN_WIDTH 1
#define	FMCRF_CZ_UART_LINE_CTL_STOPBITS_LBN 2
#define	FMCRF_CZ_UART_LINE_CTL_STOPBITS_WIDTH 1
#define	FMCRF_CZ_UART_LINE_CTL_NUMBITS_LBN 0
#define	FMCRF_CZ_UART_LINE_CTL_NUMBITS_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_UART_MODEM_CTL_REG0(8bit):
 * modem control register
 */
#define	FMCR_CZ_UART_MODEM_CTL_REG0 0x00700010
/* sienaa0,hunta0=mcpu_addr_map */
/*
 * FMCR_CZ_UART_MODEM_CTL_REG1(8bit):
 * modem control register
 */
#define	FMCR_CZ_UART_MODEM_CTL_REG1 0x00780010
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_UART_MDM_CTL_LOOPBACK_LBN 4
#define	FMCRF_CZ_UART_MDM_CTL_LOOPBACK_WIDTH 1
#define	FMCRF_CZ_UART_MDM_CTL_OUT2_LBN 3
#define	FMCRF_CZ_UART_MDM_CTL_OUT2_WIDTH 1
#define	FMCRF_CZ_UART_MDM_CTL_OUT1_LBN 2
#define	FMCRF_CZ_UART_MDM_CTL_OUT1_WIDTH 1
#define	FMCRF_CZ_UART_MDM_CTL_RTS_LBN 1
#define	FMCRF_CZ_UART_MDM_CTL_RTS_WIDTH 1
#define	FMCRF_CZ_UART_MDM_CTL_DTR_LBN 0
#define	FMCRF_CZ_UART_MDM_CTL_DTR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_UART_LINE_STATUS_REG0(8bit):
 * line status
 */
#define	FMCR_CZ_UART_LINE_STATUS_REG0 0x00700014
/* sienaa0,hunta0=mcpu_addr_map */
/*
 * FMCR_CZ_UART_LINE_STATUS_REG1(8bit):
 * line status
 */
#define	FMCR_CZ_UART_LINE_STATUS_REG1 0x00780014
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_UART_LN_STATUS_ERR_LBN 7
#define	FMCRF_CZ_UART_LN_STATUS_ERR_WIDTH 1
#define	FMCRF_CZ_UART_LN_STATUS_TX_EMPTY_LBN 6
#define	FMCRF_CZ_UART_LN_STATUS_TX_EMPTY_WIDTH 1
#define	FMCRF_CZ_UART_LN_STATUS_TX_FIFO_EMPTY_LBN 5
#define	FMCRF_CZ_UART_LN_STATUS_TX_FIFO_EMPTY_WIDTH 1
#define	FMCRF_CZ_UART_LN_STATUS_BI_LBN 4
#define	FMCRF_CZ_UART_LN_STATUS_BI_WIDTH 1
#define	FMCRF_CZ_UART_LN_STATUS_FE_LBN 3
#define	FMCRF_CZ_UART_LN_STATUS_FE_WIDTH 1
#define	FMCRF_CZ_UART_LN_STATUS_PE_LBN 2
#define	FMCRF_CZ_UART_LN_STATUS_PE_WIDTH 1
#define	FMCRF_CZ_UART_LN_STATUS_OE_LBN 1
#define	FMCRF_CZ_UART_LN_STATUS_OE_WIDTH 1
#define	FMCRF_CZ_UART_LN_STATUS_DR_LBN 0
#define	FMCRF_CZ_UART_LN_STATUS_DR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_UART_MODEM_STATUS_REG0(8bit):
 * modem status
 */
#define	FMCR_CZ_UART_MODEM_STATUS_REG0 0x00700018
/* sienaa0,hunta0=mcpu_addr_map */
/*
 * FMCR_CZ_UART_MODEM_STATUS_REG1(8bit):
 * modem status
 */
#define	FMCR_CZ_UART_MODEM_STATUS_REG1 0x00780018
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_UART_MDM_STATUS_DCD_LBN 7
#define	FMCRF_CZ_UART_MDM_STATUS_DCD_WIDTH 1
#define	FMCRF_CZ_UART_MDM_STATUS_RI_LBN 6
#define	FMCRF_CZ_UART_MDM_STATUS_RI_WIDTH 1
#define	FMCRF_CZ_UART_MDM_STATUS_DSR_LBN 5
#define	FMCRF_CZ_UART_MDM_STATUS_DSR_WIDTH 1
#define	FMCRF_CZ_UART_MDM_STATUS_CTS_LBN 4
#define	FMCRF_CZ_UART_MDM_STATUS_CTS_WIDTH 1
#define	FMCRF_CZ_UART_MDM_STATUS_DDCD_LBN 3
#define	FMCRF_CZ_UART_MDM_STATUS_DDCD_WIDTH 1
#define	FMCRF_CZ_UART_MDM_STATUS_TERI_LBN 2
#define	FMCRF_CZ_UART_MDM_STATUS_TERI_WIDTH 1
#define	FMCRF_CZ_UART_MDM_STATUS_DDSR_LBN 1
#define	FMCRF_CZ_UART_MDM_STATUS_DDSR_WIDTH 1
#define	FMCRF_CZ_UART_MDM_STATUS_DCTS_LBN 0
#define	FMCRF_CZ_UART_MDM_STATUS_DCTS_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_I2C_CONFIG_REG(32bit):
 * Configuration Register
 */
#define	FMCR_CC_I2C_CONFIG_REG 0x00800000
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_I2C_CONFIG_REG0(32bit):
 * Configuration Register
 */
#define	FMCR_DZ_I2C_CONFIG_REG0 0x00800000
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_I2C_CONFIG_REG1(32bit):
 * Configuration Register
 */
#define	FMCR_DZ_I2C_CONFIG_REG1 0x00e00000
/* hunta0=mcpu_addr_map */

#define	FMCRF_CZ_I2C_GLBL_CLR_LBN 14
#define	FMCRF_CZ_I2C_GLBL_CLR_WIDTH 2
#define	FMCRF_DZ_I2C_SDA_STATE_LBN 13
#define	FMCRF_DZ_I2C_SDA_STATE_WIDTH 1
#define	FMCRF_DZ_I2C_SCL_STATE_LBN 12
#define	FMCRF_DZ_I2C_SCL_STATE_WIDTH 1
#define	FMCRF_DZ_I2C_BITBASH_SDA_LBN 11
#define	FMCRF_DZ_I2C_BITBASH_SDA_WIDTH 1
#define	FMCRF_DZ_I2C_BITBASH_SCL_LBN 10
#define	FMCRF_DZ_I2C_BITBASH_SCL_WIDTH 1
#define	FMCRF_CZ_I2C_STATION_ADDR_LBN 1
#define	FMCRF_CZ_I2C_STATION_ADDR_WIDTH 8
#define	FMCRF_CZ_I2C_MSTR_MODE_LBN 0
#define	FMCRF_CZ_I2C_MSTR_MODE_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_I2C_CLKDIV_REG(32bit):
 * Clock Divider Register
 */
#define	FMCR_CC_I2C_CLKDIV_REG 0x00800008
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_I2C_CLKDIV_REG0(32bit):
 * Clock Divider Register
 */
#define	FMCR_DZ_I2C_CLKDIV_REG0 0x00800008
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_I2C_CLKDIV_REG1(32bit):
 * Clock Divider Register
 */
#define	FMCR_DZ_I2C_CLKDIV_REG1 0x00e00008
/* hunta0=mcpu_addr_map */

#define	FMCRF_CZ_I2C_DIV_RATIO_LBN 0
#define	FMCRF_CZ_I2C_DIV_RATIO_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_I2C_TX_REG0(32bit):
 * Tx Data Register
 */
#define	FMCR_DZ_I2C_TX_REG0 0x00800010
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_I2C_TX_REG(32bit):
 * Tx Data Register
 */
#define	FMCR_CC_I2C_TX_REG 0x00800010
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_I2C_TX_REG1(32bit):
 * Tx Data Register
 */
#define	FMCR_DZ_I2C_TX_REG1 0x00e00010
/* hunta0=mcpu_addr_map */

#define	FMCRF_CZ_I2C_MASTER_READ_LBN 11
#define	FMCRF_CZ_I2C_MASTER_READ_WIDTH 1
#define	FMCRF_CZ_I2C_MASTER_WRITE_LBN 10
#define	FMCRF_CZ_I2C_MASTER_WRITE_WIDTH 1
#define	FMCRF_CZ_I2C_STOP_FLAG_LBN 9
#define	FMCRF_CZ_I2C_STOP_FLAG_WIDTH 1
#define	FMCRF_CZ_I2C_START_FLAG_LBN 8
#define	FMCRF_CZ_I2C_START_FLAG_WIDTH 1
#define	FMCRF_CZ_I2C_TX_DATA_LBN 0
#define	FMCRF_CZ_I2C_TX_DATA_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_I2C_RX_REG0(32bit):
 * Rx Data Register
 */
#define	FMCR_DZ_I2C_RX_REG0 0x00800018
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_I2C_RX_REG(32bit):
 * Rx Data Register
 */
#define	FMCR_CC_I2C_RX_REG 0x00800018
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_I2C_RX_REG1(32bit):
 * Rx Data Register
 */
#define	FMCR_DZ_I2C_RX_REG1 0x00e00018
/* hunta0=mcpu_addr_map */

#define	FMCRF_CZ_I2C_LOST_BUS_LBN 31
#define	FMCRF_CZ_I2C_LOST_BUS_WIDTH 1
#define	FMCRF_CZ_I2C_SLAVE_NOT_ME_LBN 25
#define	FMCRF_CZ_I2C_SLAVE_NOT_ME_WIDTH 1
#define	FMCRF_CZ_I2C_SLAVE_BSY_LBN 24
#define	FMCRF_CZ_I2C_SLAVE_BSY_WIDTH 1
#define	FMCRF_CZ_I2C_RX_BUF1_FULL_LBN 22
#define	FMCRF_CZ_I2C_RX_BUF1_FULL_WIDTH 1
#define	FMCRF_CZ_I2C_RX_BUF2_FULL_LBN 21
#define	FMCRF_CZ_I2C_RX_BUF2_FULL_WIDTH 1
#define	FMCRF_CZ_I2C_RX_BUF3_FULL_LBN 20
#define	FMCRF_CZ_I2C_RX_BUF3_FULL_WIDTH 1
#define	FMCRF_CZ_I2C_TX_BUF1_FULL_LBN 17
#define	FMCRF_CZ_I2C_TX_BUF1_FULL_WIDTH 1
#define	FMCRF_CZ_I2C_TX_BUF2_FULL_LBN 16
#define	FMCRF_CZ_I2C_TX_BUF2_FULL_WIDTH 1
#define	FMCRF_CZ_I2C_STOP_SEEN_LBN 10
#define	FMCRF_CZ_I2C_STOP_SEEN_WIDTH 1
#define	FMCRF_CZ_I2C_FRST_BYTE_LBN 9
#define	FMCRF_CZ_I2C_FRST_BYTE_WIDTH 1
#define	FMCRF_CZ_I2C_ACK_LBN 8
#define	FMCRF_CZ_I2C_ACK_WIDTH 1
#define	FMCRF_CZ_I2C_RX_DATA_LBN 0
#define	FMCRF_CZ_I2C_RX_DATA_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CC_SPI_RXTX_0_REG(32bit):
 * RX/TX 0 Register
 */
#define	FMCR_CC_SPI_RXTX_0_REG 0x00880000
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_SPI_RX_LBN 0
#define	FMCRF_CC_SPI_RX_WIDTH 32
#define	FMCRF_CC_SPI_TX_LBN 0
#define	FMCRF_CC_SPI_TX_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_SPI_FIFO_PORT(8bit):
 * Data/Address/Command Write and Data Read port to SPI 8x8 data FIFO
 */
#define	FMCR_DZ_SPI_FIFO_PORT 0x00880000
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_CMD_ADDR_DATA_PORT_LBN 0
#define	FMCRF_DZ_CMD_ADDR_DATA_PORT_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_SPI_CTRL_REG(14bit):
 * Status Control Register
 */
#define	FMCR_DZ_SPI_CTRL_REG 0x00880004
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_SPI_CTRL_REG(14bit):
 * Status Control Register
 */
#define	FMCR_CC_SPI_CTRL_REG 0x00880010
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_SPI_CTRL_ASS_LBN 13
#define	FMCRF_CC_SPI_CTRL_ASS_WIDTH 1
#define	FMCRF_DZ_SPI_SDO_PHASE_ADJ_LBN 11
#define	FMCRF_DZ_SPI_SDO_PHASE_ADJ_WIDTH 3
#define	FMCRF_CC_SPI_CTRL_IE_LBN 12
#define	FMCRF_CC_SPI_CTRL_IE_WIDTH 1
#define	FMCRF_CC_SPI_CTRL_LSB_LBN 11
#define	FMCRF_CC_SPI_CTRL_LSB_WIDTH 1
#define	FMCRF_CC_SPI_CTRL_TX_NEGEDGE_LBN 10
#define	FMCRF_CC_SPI_CTRL_TX_NEGEDGE_WIDTH 1
#define	FMCRF_DZ_SPI_SCL_PHASE_ADJ_LBN 8
#define	FMCRF_DZ_SPI_SCL_PHASE_ADJ_WIDTH 3
#define	FMCRF_CC_SPI_CTRL_RX_NEGEDGE_LBN 9
#define	FMCRF_CC_SPI_CTRL_RX_NEGEDGE_WIDTH 1
#define	FMCRF_CC_SPI_CTRL_GO_LBN 8
#define	FMCRF_CC_SPI_CTRL_GO_WIDTH 1
#define	FMCRF_DZ_SPI_SCL_IDLE_LBN 7
#define	FMCRF_DZ_SPI_SCL_IDLE_WIDTH 1
#define	FMCRF_CC_SPI_CTRL_CHAR_LEN_LBN 0
#define	FMCRF_CC_SPI_CTRL_CHAR_LEN_WIDTH 7
#define	FMCRF_DZ_SPI_DMA_LBN 6
#define	FMCRF_DZ_SPI_DMA_WIDTH 1
#define	FMCRF_DZ_SPI_READ_LBN 5
#define	FMCRF_DZ_SPI_READ_WIDTH 1
#define	FMCRF_DZ_SPI_RESET_LBN 4
#define	FMCRF_DZ_SPI_RESET_WIDTH 1
#define	FMCRF_DZ_SPI_SCL_RATE_LBN 1
#define	FMCRF_DZ_SPI_SCL_RATE_WIDTH 3
#define	FMCRF_DZ_SPI_GO_LBN 0
#define	FMCRF_DZ_SPI_GO_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_SPI_RXTX_1_REG(32bit):
 * RX/TX 1 Register
 */
#define	FMCR_CC_SPI_RXTX_1_REG 0x00880004
/* sienaa0=mcpu_addr_map */

/* defined as FMCRF_CC_SPI_RX_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_CC_SPI_RX_WIDTH 32 */
/* defined as FMCRF_CC_SPI_TX_LBN 0; access=RW reset=0x0 */
/* defined as FMCRF_CC_SPI_TX_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * FMCR_CC_SPI_RXTX_2_REG(32bit):
 * RX/TX 2 Register
 */
#define	FMCR_CC_SPI_RXTX_2_REG 0x00880008
/* sienaa0=mcpu_addr_map */

/* defined as FMCRF_CC_SPI_RX_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_CC_SPI_RX_WIDTH 32 */
/* defined as FMCRF_CC_SPI_TX_LBN 0; access=RW reset=0x0 */
/* defined as FMCRF_CC_SPI_TX_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_SPI_STAT_REG(12bit):
 * MC_SPI_STAT_REG
 */
#define	FMCR_DZ_SPI_STAT_REG 0x00880008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_SPI_DONE_LBN 11
#define	FMCRF_DZ_SPI_DONE_WIDTH 1
#define	FMCRF_DZ_SPI_FIFO_UNDERFLOW_LBN 10
#define	FMCRF_DZ_SPI_FIFO_UNDERFLOW_WIDTH 1
#define	FMCRF_DZ_SPI_FIFO_OVERFLOW_LBN 9
#define	FMCRF_DZ_SPI_FIFO_OVERFLOW_WIDTH 1
#define	FMCRF_DZ_SPI_ACTIVE_LBN 8
#define	FMCRF_DZ_SPI_ACTIVE_WIDTH 1
#define	FMCRF_DZ_SPI_DMA_ACTIVE_LBN 7
#define	FMCRF_DZ_SPI_DMA_ACTIVE_WIDTH 1
#define	FMCRF_DZ_SPI_READ_FIFO_READY_LBN 6
#define	FMCRF_DZ_SPI_READ_FIFO_READY_WIDTH 1
#define	FMCRF_DZ_SCL_ON_LBN 5
#define	FMCRF_DZ_SCL_ON_WIDTH 1
#define	FMCRF_DZ_SPI_CS_LBN 4
#define	FMCRF_DZ_SPI_CS_WIDTH 1
#define	FMCRF_DZ_SPI_FIFO_FULL_LBN 3
#define	FMCRF_DZ_SPI_FIFO_FULL_WIDTH 1
#define	FMCRF_DZ_SPI_FIFO_ALMOST_FULL_LBN 2
#define	FMCRF_DZ_SPI_FIFO_ALMOST_FULL_WIDTH 1
#define	FMCRF_DZ_SPI_FIFO_EMPTY_LBN 1
#define	FMCRF_DZ_SPI_FIFO_EMPTY_WIDTH 1
#define	FMCRF_DZ_SPI_FIFO_ALMOST_EMPTY_LBN 0
#define	FMCRF_DZ_SPI_FIFO_ALMOST_EMPTY_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_SPI_RXTX_3_REG(32bit):
 * RX/TX 3 Register
 */
#define	FMCR_CC_SPI_RXTX_3_REG 0x0088000c
/* sienaa0=mcpu_addr_map */

/* defined as FMCRF_CC_SPI_RX_LBN 0; access=RO reset=0x0 */
/* defined as FMCRF_CC_SPI_RX_WIDTH 32 */
/* defined as FMCRF_CC_SPI_TX_LBN 0; access=RW reset=0x0 */
/* defined as FMCRF_CC_SPI_TX_WIDTH 32 */


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_SPI_RD_SIZE_REG(20bit):
 * SPI Read Size Register
 */
#define	FMCR_DZ_SPI_RD_SIZE_REG 0x0088000c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_SPI_READ_SIZE_REG_LBN 0
#define	FMCRF_DZ_SPI_READ_SIZE_REG_WIDTH 20


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_SPI_WR_SIZE_REG(16bit):
 * This register sets the total number of bytes for the SPI to write to flash.
 */
#define	FMCR_DZ_SPI_WR_SIZE_REG 0x00880010
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_SPI_WRITE_SIZE_REG_LBN 0
#define	FMCRF_DZ_SPI_WRITE_SIZE_REG_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_SPI_DMA_ADR_REG_REG(20bit):
 * SPI DMA Address Register
 */
#define	FMCR_DZ_SPI_DMA_ADR_REG_REG 0x00880014
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_SPI_DMA_ADDR_REG_LBN 0
#define	FMCRF_DZ_SPI_DMA_ADDR_REG_WIDTH 20


/*------------------------------------------------------------*/
/*
 * FMCR_CC_SPI_DIVIDER_REG(16bit):
 * Serial Clock Divider  Register
 */
#define	FMCR_CC_SPI_DIVIDER_REG 0x00880014
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_SPI_DIVIDER_REG_RESET 0xffff


#define	FMCRF_CC_SPI_DVDR_LBN 0
#define	FMCRF_CC_SPI_DVDR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_SPI_SS_REG(8bit):
 * Slave Select Register
 */
#define	FMCR_CZ_SPI_SS_REG 0x00880018
/* sienaa0,hunta0=mcpu_addr_map */
#define	FMCR_CC_SPI_SS_REG_RESET 0x0
#define	FMCR_DZ_SPI_SS_REG_RESET 0x1


#define	FMCRF_DZ_SPI_SS_LBN 0
#define	FMCRF_DZ_SPI_SS_WIDTH 8
#define	FMCRF_CC_SPI_SS_LBN 0
#define	FMCRF_CC_SPI_SS_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MD_CS_REG0(32bit):
 * PHY management configuration & status register
 */
#define	FMCR_DZ_MD_CS_REG0 0x00900030
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_MD_CS_REG0(32bit):
 * PHY management configuration & status register
 */
#define	FMCR_CC_MD_CS_REG0 0x00900420
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_MD_CS_REG1(32bit):
 * PHY management configuration & status register
 */
#define	FMCR_DZ_MD_CS_REG1 0x00980030
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_MD_CS_REG1(32bit):
 * PHY management configuration & status register
 */
#define	FMCR_CC_MD_CS_REG1 0x00980420
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_MD_RD_EN_CMD_LBN 15
#define	FMCRF_CC_MD_RD_EN_CMD_WIDTH 1
#define	FMCRF_DZ_MD_CLK_DIV_LBN 7
#define	FMCRF_DZ_MD_CLK_DIV_WIDTH 9
#define	FMCRF_CC_MD_WR_EN_CMD_LBN 14
#define	FMCRF_CC_MD_WR_EN_CMD_WIDTH 1
#define	FMCRF_CC_MD_ADDR_CMD_LBN 13
#define	FMCRF_CC_MD_ADDR_CMD_WIDTH 1
#define	FMCRF_CC_MD_PT_LBN 7
#define	FMCRF_CC_MD_PT_WIDTH 3
#define	FMCRF_CC_MD_PL_LBN 6
#define	FMCRF_CC_MD_PL_WIDTH 1
#define	FMCRF_DZ_MD_CLAUSE_LBN 6
#define	FMCRF_DZ_MD_CLAUSE_WIDTH 1
#define	FMCRF_CC_MD_INT_CLR_LBN 5
#define	FMCRF_CC_MD_INT_CLR_WIDTH 1
#define	FMCRF_DZ_MD_CS_RSVR_LBN 4
#define	FMCRF_DZ_MD_CS_RSVR_WIDTH 2
#define	FMCRF_CC_MD_GC_LBN 4
#define	FMCRF_CC_MD_GC_WIDTH 1
#define	FMCRF_CC_MD_PRSP_LBN 3
#define	FMCRF_CC_MD_PRSP_WIDTH 1
#define	FMCRF_DZ_MD_HOLD_TIME_LBN 2
#define	FMCRF_DZ_MD_HOLD_TIME_WIDTH 2
#define	FMCRF_CC_MD_RIC_LBN 2
#define	FMCRF_CC_MD_RIC_WIDTH 1
#define	FMCRF_CC_MD_RDC_LBN 1
#define	FMCRF_CC_MD_RDC_WIDTH 1
#define	FMCRF_DZ_MD_RD_ERROR_LBN 1
#define	FMCRF_DZ_MD_RD_ERROR_WIDTH 1
#define	FMCRF_CC_MD_WRC_LBN 0
#define	FMCRF_CC_MD_WRC_WIDTH 1
#define	FMCRF_DZ_MD_TRANS_BUSY_LBN 0
#define	FMCRF_DZ_MD_TRANS_BUSY_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MD_ID_REG0(32bit):
 * PHY management ID register
 */
#define	FMCR_DZ_MD_ID_REG0 0x00900034
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_MD_ID_REG0(32bit):
 * PHY management ID register
 */
#define	FMCR_CC_MD_ID_REG0 0x00900440
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_MD_ID_REG1(32bit):
 * PHY management ID register
 */
#define	FMCR_DZ_MD_ID_REG1 0x00980034
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_MD_ID_REG1(32bit):
 * PHY management ID register
 */
#define	FMCR_CC_MD_ID_REG1 0x00980440
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_MD_PRT_ADR_LBN 11
#define	FMCRF_CC_MD_PRT_ADR_WIDTH 5
#define	FMCRF_DZ_MD_INIT_RD_LBN 15
#define	FMCRF_DZ_MD_INIT_RD_WIDTH 1
#define	FMCRF_DZ_MD_POST_INC_LBN 14
#define	FMCRF_DZ_MD_POST_INC_WIDTH 1
#define	FMCRF_DZ_MD_ID_RSVR_LBN 10
#define	FMCRF_DZ_MD_ID_RSVR_WIDTH 4
#define	FMCRF_CC_MD_DEV_ADR_LBN 6
#define	FMCRF_CC_MD_DEV_ADR_WIDTH 5
#define	FMCRF_DZ_MD_PORT_ADR_LBN 5
#define	FMCRF_DZ_MD_PORT_ADR_WIDTH 5
#define	FMCRF_DZ_MD_DEV_ADR_LBN 0
#define	FMCRF_DZ_MD_DEV_ADR_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MD_RXD_REG0(32bit):
 * PHY management receive data register
 */
#define	FMCR_DZ_MD_RXD_REG0 0x00900038
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_MD_RXD_REG0(32bit):
 * PHY management receive data register
 */
#define	FMCR_CC_MD_RXD_REG0 0x00900410
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_MD_RXD_REG1(32bit):
 * PHY management receive data register
 */
#define	FMCR_DZ_MD_RXD_REG1 0x00980038
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_MD_RXD_REG1(32bit):
 * PHY management receive data register
 */
#define	FMCR_CC_MD_RXD_REG1 0x00980410
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_MD_RXD_LBN 0
#define	FMCRF_CC_MD_RXD_WIDTH 16
#define	FMCRF_DZ_MD_TXD_LBN 0
#define	FMCRF_DZ_MD_TXD_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_MD_PHY_ADR_REG0(32bit):
 * PHY management PHY address register
 */
#define	FMCR_DZ_MD_PHY_ADR_REG0 0x0090003c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_MD_PHY_ADR_REG0(32bit):
 * PHY management PHY address register
 */
#define	FMCR_CC_MD_PHY_ADR_REG0 0x00900430
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_DZ_MD_PHY_ADR_REG1(32bit):
 * PHY management PHY address register
 */
#define	FMCR_DZ_MD_PHY_ADR_REG1 0x0098003c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_CC_MD_PHY_ADR_REG1(32bit):
 * PHY management PHY address register
 */
#define	FMCR_CC_MD_PHY_ADR_REG1 0x00980430
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CZ_MD_PHY_ADR_LBN 0
#define	FMCRF_CZ_MD_PHY_ADR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CC_MD_TXD_REG0(32bit):
 * PHY management transmit data register
 */
#define	FMCR_CC_MD_TXD_REG0 0x00900400
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_MD_TXD_REG1(32bit):
 * PHY management transmit data register
 */
#define	FMCR_CC_MD_TXD_REG1 0x00980400
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_MD_TXD_LBN 0
#define	FMCRF_CC_MD_TXD_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CC_MD_STAT_REG0(32bit):
 * PHY management status & mask register
 */
#define	FMCR_CC_MD_STAT_REG0 0x00900450
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_MD_STAT_REG1(32bit):
 * PHY management status & mask register
 */
#define	FMCR_CC_MD_STAT_REG1 0x00980450
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_MD_PINT_LBN 4
#define	FMCRF_CC_MD_PINT_WIDTH 1
#define	FMCRF_CC_MD_DONE_LBN 3
#define	FMCRF_CC_MD_DONE_WIDTH 1
#define	FMCRF_CC_MD_BSERR_LBN 2
#define	FMCRF_CC_MD_BSERR_WIDTH 1
#define	FMCRF_CC_MD_LNFL_LBN 1
#define	FMCRF_CC_MD_LNFL_WIDTH 1
#define	FMCRF_CC_MD_BSY_LBN 0
#define	FMCRF_CC_MD_BSY_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_GMAC_DEF_XOFF_REG(16bit):
 * XOFF Duration
 */
#define	FMCR_CZ_GMAC_DEF_XOFF_REG 0x00a00100
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_GMAC_DEF_XOFF_LBN 0
#define	FMCRF_CZ_GMAC_DEF_XOFF_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_CONF_REG(6bit):
 * NCSI package configuration
 */
#define	FMCR_CZ_NCSI_CONF_REG 0x00a00104
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_ARB_IN_OUT_LPBK_LBN 5
#define	FMCRF_CZ_NCSI_ARB_IN_OUT_LPBK_WIDTH 1
#define	FMCRF_CZ_NCSI_HW_ARB_EN_LBN 4
#define	FMCRF_CZ_NCSI_HW_ARB_EN_WIDTH 1
#define	FMCRF_CZ_NCSI_FC_EN_LBN 3
#define	FMCRF_CZ_NCSI_FC_EN_WIDTH 1
#define	FMCRF_CZ_NCSI_PKG_ID_LBN 0
#define	FMCRF_CZ_NCSI_PKG_ID_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_PAUSE_TMR_REG(16bit):
 * NCSI Pause timer
 */
#define	FMCR_CZ_NCSI_PAUSE_TMR_REG 0x00a00108
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_PAUSE_TMR_LBN 0
#define	FMCRF_CZ_NCSI_PAUSE_TMR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_XOFF_RFRSH_TMR_REG(16bit):
 * NCSI XOFF refresh timer
 */
#define	FMCR_CZ_NCSI_XOFF_RFRSH_TMR_REG 0x00a0010c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_XOFF_RFRSH_TMR_LBN 0
#define	FMCRF_CZ_NCSI_XOFF_RFRSH_TMR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_TOKEN_DELAY_TMR_REG(32bit):
 * NCSI Token delay timer
 */
#define	FMCR_CZ_NCSI_TOKEN_DELAY_TMR_REG 0x00a00110
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_TOKEN_DELAY_TMR_LBN 0
#define	FMCRF_CZ_NCSI_TOKEN_DELAY_TMR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_TOKEN_TMOUT_TMR_REG(32bit):
 * NCSI Token timeout timer
 */
#define	FMCR_CZ_NCSI_TOKEN_TMOUT_TMR_REG 0x00a00114
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_TOKEN_TMOUT_TMR_LBN 0
#define	FMCRF_CZ_NCSI_TOKEN_TMOUT_TMR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_STATUS_REG(32bit):
 * 
 */
#define	FMCR_CZ_NCSI_STATUS_REG 0x00a00118
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_STAT_IS_BYPASS_LBN 27
#define	FMCRF_CZ_NCSI_STAT_IS_BYPASS_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_PKG_SEL_LBN 26
#define	FMCRF_CZ_NCSI_STAT_IS_PKG_SEL_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_MAC_BSY_LBN 25
#define	FMCRF_CZ_NCSI_STAT_IS_MAC_BSY_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_XOFF_LBN 24
#define	FMCRF_CZ_NCSI_STAT_IS_XOFF_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_DATA_TX_WAIT_LBN 23
#define	FMCRF_CZ_NCSI_STAT_IS_DATA_TX_WAIT_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_XOFF_TX_WAIT_LBN 22
#define	FMCRF_CZ_NCSI_STAT_IS_XOFF_TX_WAIT_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_XON_WAIT_LBN 21
#define	FMCRF_CZ_NCSI_STAT_IS_XON_WAIT_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_XON_TX_WAIT_LBN 20
#define	FMCRF_CZ_NCSI_STAT_IS_XON_TX_WAIT_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_FLUSH_WAIT_LBN 19
#define	FMCRF_CZ_NCSI_STAT_IS_FLUSH_WAIT_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_XOFF_TX_DONE_LBN 18
#define	FMCRF_CZ_NCSI_STAT_IS_XOFF_TX_DONE_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_XON_TX_DONE_LBN 17
#define	FMCRF_CZ_NCSI_STAT_IS_XON_TX_DONE_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_DATA_TX_DONE_LBN 16
#define	FMCRF_CZ_NCSI_STAT_IS_DATA_TX_DONE_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_ARB_MSTR_SEL_LBN 15
#define	FMCRF_CZ_NCSI_STAT_IS_ARB_MSTR_SEL_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_ARB_MSTR_LBN 14
#define	FMCRF_CZ_NCSI_STAT_IS_ARB_MSTR_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_IGNORE_XOFF_LBN 13
#define	FMCRF_CZ_NCSI_STAT_IS_IGNORE_XOFF_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_IS_TOKEN_ERR_LBN 12
#define	FMCRF_CZ_NCSI_STAT_IS_TOKEN_ERR_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_EV_PKG_SEL_ON_LBN 11
#define	FMCRF_CZ_NCSI_STAT_EV_PKG_SEL_ON_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_EV_PKG_SEL_OFF_LBN 10
#define	FMCRF_CZ_NCSI_STAT_EV_PKG_SEL_OFF_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_EV_BYPASS_ON_LBN 9
#define	FMCRF_CZ_NCSI_STAT_EV_BYPASS_ON_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_EV_BYPASS_OFF_LBN 8
#define	FMCRF_CZ_NCSI_STAT_EV_BYPASS_OFF_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_EV_HW_ARB_START_LBN 7
#define	FMCRF_CZ_NCSI_STAT_EV_HW_ARB_START_WIDTH 1
#define	FMCRF_CC_NCSI_STAT_EV_DO_TX_LBN 7
#define	FMCRF_CC_NCSI_STAT_EV_DO_TX_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_EV_IGNORE_XOFF_RST_LBN 6
#define	FMCRF_CZ_NCSI_STAT_EV_IGNORE_XOFF_RST_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_EV_TOKEN_ERR_RST_LBN 5
#define	FMCRF_CZ_NCSI_STAT_EV_TOKEN_ERR_RST_WIDTH 1
#define	FMCRF_CZ_NCSI_STAT_ARB_STATE_LBN 0
#define	FMCRF_CZ_NCSI_STAT_ARB_STATE_WIDTH 5
#define	FMCFE_CZ_NCSI_ARBSTAT_WAIT_IDLE 4
#define	FMCFE_CZ_NCSI_ARBSTAT_SND_IDLE 3
#define	FMCFE_CZ_NCSI_ARBSTAT_SND_FLUSH 2
#define	FMCFE_CZ_NCSI_ARBSTAT_XFR 1
#define	FMCFE_CZ_NCSI_ARBSTAT_NRML 0


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_STATUS_MASK_REG(32bit):
 * NCSI Mask for NCSI alert
 */
#define	FMCR_CZ_NCSI_STATUS_MASK_REG 0x00a0011c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_STATUS_MASK_LBN 0
#define	FMCRF_CZ_NCSI_STATUS_MASK_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_BYPASS_ON_CMD_REG(1bit):
 * 
 */
#define	FMCR_CZ_NCSI_BYPASS_ON_CMD_REG 0x00a00120
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_BYPASS_ON_CMD_LBN 0
#define	FMCRF_CZ_NCSI_BYPASS_ON_CMD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_BYPASS_OFF_CMD_REG(1bit):
 * 
 */
#define	FMCR_CZ_NCSI_BYPASS_OFF_CMD_REG 0x00a00124
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_BYPASS_OFF_CMD_LBN 0
#define	FMCRF_CZ_NCSI_BYPASS_OFF_CMD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_PKG_SEL_ON_CMD_REG(1bit):
 * 
 */
#define	FMCR_CZ_NCSI_PKG_SEL_ON_CMD_REG 0x00a00128
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_PKG_SEL_ON_CMD_LBN 0
#define	FMCRF_CZ_NCSI_PKG_SEL_ON_CMD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_PKG_SEL_OFF_CMD_REG(1bit):
 * 
 */
#define	FMCR_CZ_NCSI_PKG_SEL_OFF_CMD_REG 0x00a0012c
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_PKG_SEL_OFF_CMD_LBN 0
#define	FMCRF_CZ_NCSI_PKG_SEL_OFF_CMD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_ARB_START_CMD_REG(1bit):
 * 
 */
#define	FMCR_CZ_NCSI_ARB_START_CMD_REG 0x00a00130
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_ARB_START_CMD_LBN 0
#define	FMCRF_CZ_NCSI_ARB_START_CMD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_RST_IGNORE_XOFF_CMD_REG(1bit):
 * 
 */
#define	FMCR_CZ_NCSI_RST_IGNORE_XOFF_CMD_REG 0x00a00134
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_RST_IGNORE_XOFF_CMD_LBN 0
#define	FMCRF_CZ_NCSI_RST_IGNORE_XOFF_CMD_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_RST_TOKEN_ERR_CMD_REG(1bit):
 * 
 */
#define	FMCR_CZ_NCSI_RST_TOKEN_ERR_CMD_REG 0x00a00138
/* sienaa0,hunta0=mcpu_addr_map */

/* defined as FMCRF_CZ_NCSI_RST_IGNORE_XOFF_CMD_LBN 0; access=wo reset=0 */
/* defined as FMCRF_CZ_NCSI_RST_IGNORE_XOFF_CMD_WIDTH 1 */


/*------------------------------------------------------------*/
/*
 * FMCR_CZ_NCSI_XFR_TOKEN_DELAY_TMR_REG(32bit):
 * NCSI Token delay timer
 */
#define	FMCR_CZ_NCSI_XFR_TOKEN_DELAY_TMR_REG 0x00a00140
/* sienaa0,hunta0=mcpu_addr_map */

#define	FMCRF_CZ_NCSI_XFR_TOKEN_DELAY_TMR_LBN 0
#define	FMCRF_CZ_NCSI_XFR_TOKEN_DELAY_TMR_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_CONTROL_REG_0(32bit):
 * PTP Control Register
 */
#define	FMCR_DZ_PTP_CONTROL_REG_0 0x00a80000
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_CONTROL_REG_1(32bit):
 * PTP Control Register
 */
#define	FMCR_DZ_PTP_CONTROL_REG_1 0x00b00000
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PTP_SNAP_VAL_LBN 31
#define	FMCRF_DZ_PTP_SNAP_VAL_WIDTH 1
#define	FMCRF_DZ_PPS_IN_ENABLE_LBN 10
#define	FMCRF_DZ_PPS_IN_ENABLE_WIDTH 1
#define	FMCRF_DZ_PPS_OUT_ENABLE_LBN 9
#define	FMCRF_DZ_PPS_OUT_ENABLE_WIDTH 1
#define	FMCRF_DZ_PPS_OUT_PWIDTH_SEL_LBN 8
#define	FMCRF_DZ_PPS_OUT_PWIDTH_SEL_WIDTH 1
#define	FMCRF_DZ_PTP_SNAP_REQ_LBN 7
#define	FMCRF_DZ_PTP_SNAP_REQ_WIDTH 1
#define	FMCRF_DZ_PTP_ADD_INC_LBN 4
#define	FMCRF_DZ_PTP_ADD_INC_WIDTH 1
#define	FMCRF_DZ_PTP_LD_TIMERV_LBN 3
#define	FMCRF_DZ_PTP_LD_TIMERV_WIDTH 1
#define	FMCRF_DZ_PTP_ENB_TMR_LBN 2
#define	FMCRF_DZ_PTP_ENB_TMR_WIDTH 1
#define	FMCRF_DZ_PTP_DIS_TMR_LBN 1
#define	FMCRF_DZ_PTP_DIS_TMR_WIDTH 1
#define	FMCRF_DZ_PTP_RST_TMR_LBN 0
#define	FMCRF_DZ_PTP_RST_TMR_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_FLOW_MNGR_RATE_TBL(8bit):
 * Rate Table
 */
#define	FMCR_CC_FLOW_MNGR_RATE_TBL 0x00a80000
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_FLOW_MNGR_RATE_TBL_STEP 4
#define	FMCR_CC_FLOW_MNGR_RATE_TBL_ROWS 4096

#define	FMCRF_CC_PORT1_FMGR_RATE_CONTROL_VAL_LBN 4
#define	FMCRF_CC_PORT1_FMGR_RATE_CONTROL_VAL_WIDTH 4
#define	FMCRF_CC_PORT0_FMGR_RATE_CONTROL_VAL_LBN 0
#define	FMCRF_CC_PORT0_FMGR_RATE_CONTROL_VAL_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_TIME_BASE_CTL_REG_0(32bit):
 * PTP TimeBase Config Register
 */
#define	FMCR_DZ_PTP_TIME_BASE_CTL_REG_0 0x00a80004
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_TIME_BASE_CTL_REG_1(32bit):
 * PTP TimeBase Config Register
 */
#define	FMCR_DZ_PTP_TIME_BASE_CTL_REG_1 0x00b00004
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_FORCE_TEN_LBN 2
#define	FMCRF_DZ_FORCE_TEN_WIDTH 1
#define	FMCRF_DZ_TBASE_RST_LBN 0
#define	FMCRF_DZ_TBASE_RST_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_TICK_INC_REG_0(32bit):
 * PTP TimeBase Increment Register
 */
#define	FMCR_DZ_PTP_TICK_INC_REG_0 0x00a80008
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_TICK_INC_REG_1(32bit):
 * PTP TimeBase Increment Register
 */
#define	FMCR_DZ_PTP_TICK_INC_REG_1 0x00b00008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_TICKINC_LBN 0
#define	FMCRF_DZ_TICKINC_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_TIMER_INC_REG_0(32bit):
 * PTP Timer Reg Increment Register
 */
#define	FMCR_DZ_PTP_TIMER_INC_REG_0 0x00a8000c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_TIMER_INC_REG_1(32bit):
 * PTP Timer Reg Increment Register
 */
#define	FMCR_DZ_PTP_TIMER_INC_REG_1 0x00b0000c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_TIMERINC_LBN 0
#define	FMCRF_DZ_TIMERINC_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_ALTTIMER_INC_REG_0(32bit):
 * PTP Timer Reg Alternate Increment Register
 */
#define	FMCR_DZ_PTP_ALTTIMER_INC_REG_0 0x00a80010
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_ALTTIMER_INC_REG_1(32bit):
 * PTP Timer Reg Alternate Increment Register
 */
#define	FMCR_DZ_PTP_ALTTIMER_INC_REG_1 0x00b00010
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ALTTIMERINC_LBN 0
#define	FMCRF_DZ_ALTTIMERINC_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_MAXCOUNT_REG_0(32bit):
 * PTP Timer Reg Minor Threshold Count Register
 */
#define	FMCR_DZ_PTP_MAXCOUNT_REG_0 0x00a80014
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_MAXCOUNT_REG_1(32bit):
 * PTP Timer Reg Minor Threshold Count Register
 */
#define	FMCR_DZ_PTP_MAXCOUNT_REG_1 0x00b00014
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_MNR_MAX_COUNT_LBN 0
#define	FMCRF_DZ_MNR_MAX_COUNT_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_TMRVAL_L_REG_0(32bit):
 * PTP Timer Reg Minor Load Value Register
 */
#define	FMCR_DZ_PTP_TMRVAL_L_REG_0 0x00a80020
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_TMRVAL_L_REG_1(32bit):
 * PTP Timer Reg Minor Load Value Register
 */
#define	FMCR_DZ_PTP_TMRVAL_L_REG_1 0x00b00020
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_TIMERVAL_L_LBN 0
#define	FMCRF_DZ_TIMERVAL_L_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_TMRVAL_H_REG_0(32bit):
 * PTP Timer Reg Major Load Value Register
 */
#define	FMCR_DZ_PTP_TMRVAL_H_REG_0 0x00a80024
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_TMRVAL_H_REG_1(32bit):
 * PTP Timer Reg Major Load Value Register
 */
#define	FMCR_DZ_PTP_TMRVAL_H_REG_1 0x00b00024
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_TIMERVAL_H_LBN 0
#define	FMCRF_DZ_TIMERVAL_H_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_TSNAP_L_REG_0(32bit):
 * PTP Timer Reg Minor Snapshot Value Register
 */
#define	FMCR_DZ_PTP_TSNAP_L_REG_0 0x00a80028
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_TSNAP_L_REG_1(32bit):
 * PTP Timer Reg Minor Snapshot Value Register
 */
#define	FMCR_DZ_PTP_TSNAP_L_REG_1 0x00b00028
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_TSNAP_L_LBN 0
#define	FMCRF_DZ_TSNAP_L_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_TSNAP_H_REG_0(32bit):
 * PTP Timer Reg Major Snapshot Value Register
 */
#define	FMCR_DZ_PTP_TSNAP_H_REG_0 0x00a8002c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_TSNAP_H_REG_1(32bit):
 * PTP Timer Reg Major Snapshot Value Register
 */
#define	FMCR_DZ_PTP_TSNAP_H_REG_1 0x00b0002c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_TSNAP_H_LBN 0
#define	FMCRF_DZ_TSNAP_H_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPS_TSNAP_L_REG_0(32bit):
 * PTP Timer Reg Minor Snapshot Value Register
 */
#define	FMCR_DZ_PPS_TSNAP_L_REG_0 0x00a80030
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PPS_TSNAP_L_REG_1(32bit):
 * PTP Timer Reg Minor Snapshot Value Register
 */
#define	FMCR_DZ_PPS_TSNAP_L_REG_1 0x00b00030
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPS_TSNAP_L_LBN 0
#define	FMCRF_DZ_PPS_TSNAP_L_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPS_TSNAP_H_REG_0(32bit):
 * PTP Timer Reg Major Snapshot Value Register
 */
#define	FMCR_DZ_PPS_TSNAP_H_REG_0 0x00a80034
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PPS_TSNAP_H_REG_1(32bit):
 * PTP Timer Reg Major Snapshot Value Register
 */
#define	FMCR_DZ_PPS_TSNAP_H_REG_1 0x00b00034
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPS_TSNAP_H_LBN 0
#define	FMCRF_DZ_PPS_TSNAP_H_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PTP_CLK_SRC_REG_0(8bit):
 * PTP Timer Reg Clock Source Select and Soft Reset
 */
#define	FMCR_DZ_PTP_CLK_SRC_REG_0 0x00a80038
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_PTP_CLK_SRC_REG_1(8bit):
 * PTP Timer Reg Clock Source Select and Soft Reset
 */
#define	FMCR_DZ_PTP_CLK_SRC_REG_1 0x00b00038
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PTP_SFT_RESET_LBN 7
#define	FMCRF_DZ_PTP_SFT_RESET_WIDTH 1
#define	FMCRF_DZ_CLK_SRC_SEL_LBN 0
#define	FMCRF_DZ_CLK_SRC_SEL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_FLOW_MNGR_EN_REG(8bit):
 * tbd
 */
#define	FMCR_CC_FLOW_MNGR_EN_REG 0x00a84000
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PORT1_FMGR_PRIO_EN_LBN 6
#define	FMCRF_CC_PORT1_FMGR_PRIO_EN_WIDTH 1
#define	FMCRF_CC_PORT0_FMGR_PRIO_EN_LBN 5
#define	FMCRF_CC_PORT0_FMGR_PRIO_EN_WIDTH 1
#define	FMCRF_CC_PORT1_FMGR_XOFF_EN_LBN 4
#define	FMCRF_CC_PORT1_FMGR_XOFF_EN_WIDTH 1
#define	FMCRF_CC_PORT0_FMGR_XOFF_EN_LBN 3
#define	FMCRF_CC_PORT0_FMGR_XOFF_EN_WIDTH 1
#define	FMCRF_CC_PORT1_FMGR_RATE_EN_LBN 2
#define	FMCRF_CC_PORT1_FMGR_RATE_EN_WIDTH 1
#define	FMCRF_CC_PORT0_FMGR_RATE_EN_LBN 1
#define	FMCRF_CC_PORT0_FMGR_RATE_EN_WIDTH 1
#define	FMCRF_CC_FMGR_GLB_EN_LBN 0
#define	FMCRF_CC_FMGR_GLB_EN_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_FLOW_MNGR_CMD_REG(14bit):
 * tbd
 */
#define	FMCR_CC_FLOW_MNGR_CMD_REG 0x00a84004
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_PORT1_FMGR_CMD_LMTR_VAL_LBN 10
#define	FMCRF_CC_PORT1_FMGR_CMD_LMTR_VAL_WIDTH 4
#define	FMCRF_CC_PORT0_FMGR_CMD_LMTR_VAL_LBN 6
#define	FMCRF_CC_PORT0_FMGR_CMD_LMTR_VAL_WIDTH 4
#define	FMCRF_CC_PORT1_FMGR_CMD_PRIO_LBN 5
#define	FMCRF_CC_PORT1_FMGR_CMD_PRIO_WIDTH 1
#define	FMCRF_CC_PORT0_FMGR_CMD_PRIO_LBN 4
#define	FMCRF_CC_PORT0_FMGR_CMD_PRIO_WIDTH 1
#define	FMCRF_CC_PORT1_FMGR_CMD_XG_XOFF_LBN 3
#define	FMCRF_CC_PORT1_FMGR_CMD_XG_XOFF_WIDTH 1
#define	FMCRF_CC_PORT1_FMGR_CMD_GM_XOFF_LBN 2
#define	FMCRF_CC_PORT1_FMGR_CMD_GM_XOFF_WIDTH 1
#define	FMCRF_CC_PORT0_FMGR_CMD_XG_XOFF_LBN 1
#define	FMCRF_CC_PORT0_FMGR_CMD_XG_XOFF_WIDTH 1
#define	FMCRF_CC_PORT0_FMGR_CMD_GM_XOFF_LBN 0
#define	FMCRF_CC_PORT0_FMGR_CMD_GM_XOFF_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_FLOW_MNGR_STAT_REG(28bit):
 * RX flow-manager statistics counter
 */
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_STAT_REG 0x00a84008
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_FLOW_MNGR_STAT_REG(28bit):
 * RX flow-manager statistics counter
 */
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_STAT_REG 0x00a8400c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_FMGR_STAT_PKT_CNT_LBN 14
#define	FMCRF_CC_FMGR_STAT_PKT_CNT_WIDTH 14
#define	FMCRF_CC_FMGR_STAT_WORD_CNT_LBN 0
#define	FMCRF_CC_FMGR_STAT_WORD_CNT_WIDTH 14


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_FLOW_MNGR_XOFF_THR_REG(32bit):
 * RX flow-manager XOFF threshold
 */
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_XOFF_THR_REG 0x00a84010
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_FLOW_MNGR_XOFF_THR_REG(32bit):
 * RX flow-manager XOFF threshold
 */
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_XOFF_THR_REG 0x00a84014
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_FMGR_XOFF_THR_10G_LBN 16
#define	FMCRF_CC_FMGR_XOFF_THR_10G_WIDTH 16
#define	FMCRF_CC_FMGR_XOFF_THR_1G_LBN 0
#define	FMCRF_CC_FMGR_XOFF_THR_1G_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_FLOW_MNGR_PRIO_THR_REG(14bit):
 * tbd
 */
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_PRIO_THR_REG 0x00a84018
/* sienaa0=mcpu_addr_map */
/*
 * FMCR_CC_PORT1_MC_FLOW_MNGR_PRIO_THR_REG(14bit):
 * tbd
 */
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_PRIO_THR_REG 0x00a8401c
/* sienaa0=mcpu_addr_map */

#define	FMCRF_CC_FMGR_PRIO_THR_VAL_LBN 0
#define	FMCRF_CC_FMGR_PRIO_THR_VAL_WIDTH 14


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_FLOW_MNGR_PKT_NUM_BIN(8bit):
 * RX flow-manager packet bins
 */
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_PKT_NUM_BIN 0x00a84020
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_PKT_NUM_BIN_STEP 4
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_PKT_NUM_BIN_ROWS 7
/*
 * FMCR_CC_PORT1_MC_FLOW_MNGR_PKT_NUM_BIN(8bit):
 * RX flow-manager packet bins
 */
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_PKT_NUM_BIN 0x00a84060
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_PKT_NUM_BIN_STEP 4
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_PKT_NUM_BIN_ROWS 7

#define	FMCRF_CC_FMGR_PKT_NUM_BIN_VAL_LBN 0
#define	FMCRF_CC_FMGR_PKT_NUM_BIN_VAL_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_CC_PORT0_MC_FLOW_MNGR_FF_DEPTH_BIN(8bit):
 * tbd
 */
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_FF_DEPTH_BIN 0x00a84040
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_FF_DEPTH_BIN_STEP 4
#define	FMCR_CC_PORT0_MC_FLOW_MNGR_FF_DEPTH_BIN_ROWS 7
/*
 * FMCR_CC_PORT1_MC_FLOW_MNGR_FF_DEPTH_BIN(8bit):
 * tbd
 */
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_FF_DEPTH_BIN 0x00a84080
/* sienaa0=mcpu_addr_map */
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_FF_DEPTH_BIN_STEP 4
#define	FMCR_CC_PORT1_MC_FLOW_MNGR_FF_DEPTH_BIN_ROWS 7

/* defined as FMCRF_CC_FMGR_PKT_NUM_BIN_VAL_LBN 0; access=rw reset=0x0 */
/* defined as FMCRF_CC_FMGR_PKT_NUM_BIN_VAL_WIDTH 8 */


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_PAUSE_MODE_PORT0_REG(32bit):
 * PPP Pause mode of Port 0
 */
#define	FMCR_DZ_PPP_PAUSE_MODE_PORT0_REG 0x00b80000
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_PAUSE_MODE_PORT0_LBN 0
#define	FMCRF_DZ_PPP_PAUSE_MODE_PORT0_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_PAUSE_MODE_PORT1_REG(32bit):
 * PPP Pause mode of Port 1
 */
#define	FMCR_DZ_PPP_PAUSE_MODE_PORT1_REG 0x00b80004
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_PAUSE_MODE_PORT1_LBN 0
#define	FMCRF_DZ_PPP_PAUSE_MODE_PORT1_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_PM_PORT_PAUSE_MODE_REG(32bit):
 * PPP Pause mode of PM Ports 0 to 4
 */
#define	FMCR_DZ_PPP_PM_PORT_PAUSE_MODE_REG 0x00b80008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_PM_PAUSE_MODE_LBN 0
#define	FMCRF_DZ_PPP_PM_PAUSE_MODE_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO0_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO0_TO_PM_PORT_REG 0x00b80100
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO0_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO0_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO1_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO1_TO_PM_PORT_REG 0x00b80104
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO1_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO1_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO2_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO2_TO_PM_PORT_REG 0x00b80108
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO2_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO2_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO3_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO3_TO_PM_PORT_REG 0x00b8010c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO3_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO3_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO4_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO4_TO_PM_PORT_REG 0x00b80110
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO4_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO4_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO5_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO5_TO_PM_PORT_REG 0x00b80114
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO5_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO5_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO6_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO6_TO_PM_PORT_REG 0x00b80118
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO6_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO6_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO7_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO7_TO_PM_PORT_REG 0x00b8011c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO7_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO7_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO8_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO8_TO_PM_PORT_REG 0x00b80120
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO8_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO8_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO9_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO9_TO_PM_PORT_REG 0x00b80124
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO9_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO9_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO10_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO10_TO_PM_PORT_REG 0x00b80128
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO10_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO10_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO11_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO11_TO_PM_PORT_REG 0x00b8012c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO11_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO11_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO12_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO12_TO_PM_PORT_REG 0x00b80130
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO12_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO12_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO13_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO13_TO_PM_PORT_REG 0x00b80134
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO13_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO13_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO14_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO14_TO_PM_PORT_REG 0x00b80138
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO14_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO14_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO15_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO15_TO_PM_PORT_REG 0x00b8013c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO15_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO15_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO16_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO16_TO_PM_PORT_REG 0x00b80140
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO16_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO16_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO17_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO17_TO_PM_PORT_REG 0x00b80144
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO17_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO17_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO18_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO18_TO_PM_PORT_REG 0x00b80148
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO18_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO18_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO19_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO19_TO_PM_PORT_REG 0x00b8014c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO19_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO19_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO20_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO20_TO_PM_PORT_REG 0x00b80150
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO20_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO20_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO21_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO21_TO_PM_PORT_REG 0x00b80154
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO21_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO21_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO22_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO22_TO_PM_PORT_REG 0x00b80158
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO22_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO22_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO23_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO23_TO_PM_PORT_REG 0x00b8015c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO23_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO23_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO24_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO24_TO_PM_PORT_REG 0x00b80160
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO24_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO24_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO25_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO25_TO_PM_PORT_REG 0x00b80164
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO25_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO25_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO26_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO26_TO_PM_PORT_REG 0x00b80168
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO26_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO26_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO27_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO27_TO_PM_PORT_REG 0x00b8016c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO27_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO27_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO28_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO28_TO_PM_PORT_REG 0x00b80170
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO28_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO28_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO29_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO29_TO_PM_PORT_REG 0x00b80174
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO29_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO29_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO30_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO30_TO_PM_PORT_REG 0x00b80178
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO30_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO30_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO31_TO_PM_PORT_REG(32bit):
 * PPP vFIFO to PM port mapping
 */
#define	FMCR_DZ_PPP_VFIFO31_TO_PM_PORT_REG 0x00b8017c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO31_TO_PM_PORT_LBN 0
#define	FMCRF_DZ_PPP_VFIFO31_TO_PM_PORT_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO0_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO0_XOFF_COUNTER_REG 0x00b80200
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO0_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO0_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO1_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO1_XOFF_COUNTER_REG 0x00b80204
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO1_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO1_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO2_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO2_XOFF_COUNTER_REG 0x00b80208
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO2_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO2_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO3_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO3_XOFF_COUNTER_REG 0x00b8020c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO3_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO3_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO4_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO4_XOFF_COUNTER_REG 0x00b80210
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO4_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO4_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO5_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO5_XOFF_COUNTER_REG 0x00b80214
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO5_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO5_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO6_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO6_XOFF_COUNTER_REG 0x00b80218
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO6_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO6_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO7_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO7_XOFF_COUNTER_REG 0x00b8021c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO7_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO7_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO8_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO8_XOFF_COUNTER_REG 0x00b80220
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO8_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO8_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO9_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO9_XOFF_COUNTER_REG 0x00b80224
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO9_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO9_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO10_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO10_XOFF_COUNTER_REG 0x00b80228
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO10_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO10_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO11_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO11_XOFF_COUNTER_REG 0x00b8022c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO11_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO11_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO12_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO12_XOFF_COUNTER_REG 0x00b80230
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO12_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO12_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO13_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO13_XOFF_COUNTER_REG 0x00b80234
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO13_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO13_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO14_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO14_XOFF_COUNTER_REG 0x00b80238
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO14_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO14_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO15_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO15_XOFF_COUNTER_REG 0x00b8023c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO15_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO15_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO16_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO16_XOFF_COUNTER_REG 0x00b80240
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO16_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO16_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO17_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO17_XOFF_COUNTER_REG 0x00b80244
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO17_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO17_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO18_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO18_XOFF_COUNTER_REG 0x00b80248
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO18_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO18_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO19_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO19_XOFF_COUNTER_REG 0x00b8024c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO19_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO19_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO20_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO20_XOFF_COUNTER_REG 0x00b80250
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO20_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO20_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO21_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO21_XOFF_COUNTER_REG 0x00b80254
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO21_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO21_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO22_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO22_XOFF_COUNTER_REG 0x00b80258
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO22_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO22_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO23_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO23_XOFF_COUNTER_REG 0x00b8025c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO23_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO23_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO24_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO24_XOFF_COUNTER_REG 0x00b80260
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO24_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO24_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO25_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO25_XOFF_COUNTER_REG 0x00b80264
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO25_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO25_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO26_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO26_XOFF_COUNTER_REG 0x00b80268
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO26_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO26_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO27_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO27_XOFF_COUNTER_REG 0x00b8026c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO27_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO27_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO28_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO28_XOFF_COUNTER_REG 0x00b80270
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO28_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO28_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO29_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO29_XOFF_COUNTER_REG 0x00b80274
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO29_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO29_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO30_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO30_XOFF_COUNTER_REG 0x00b80278
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO30_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO30_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_VFIFO31_XOFF_COUNTER_REG(32bit):
 * PPP vFIFO XOFF from PM count
 */
#define	FMCR_DZ_PPP_VFIFO31_XOFF_COUNTER_REG 0x00b8027c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_VFIFO31_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_VFIFO31_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI0_PRIORITY0_XOFF_COUNTER_REG(32bit):
 * PPP IPI 0 PRIORITY 0 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI0_PRIORITY0_XOFF_COUNTER_REG 0x00b80400
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI0_PRIORITY0_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI0_PRIORITY0_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI0_PRIORITY1_XOFF_COUNTER_REG(32bit):
 * PPP IPI 0 PRIORITY 1 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI0_PRIORITY1_XOFF_COUNTER_REG 0x00b80404
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI0_PRIORITY1_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI0_PRIORITY1_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI0_PRIORITY2_XOFF_COUNTER_REG(32bit):
 * PPP IPI 0 PRIORITY 2 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI0_PRIORITY2_XOFF_COUNTER_REG 0x00b80408
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI0_PRIORITY2_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI0_PRIORITY2_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI0_PRIORITY3_XOFF_COUNTER_REG(32bit):
 * PPP IPI 0 PRIORITY 3 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI0_PRIORITY3_XOFF_COUNTER_REG 0x00b8040c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI0_PRIORITY3_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI0_PRIORITY3_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI0_PRIORITY4_XOFF_COUNTER_REG(32bit):
 * PPP IPI 0 PRIORITY 4 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI0_PRIORITY4_XOFF_COUNTER_REG 0x00b80410
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI0_PRIORITY4_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI0_PRIORITY4_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI0_PRIORITY5_XOFF_COUNTER_REG(32bit):
 * PPP IPI 0 PRIORITY 5 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI0_PRIORITY5_XOFF_COUNTER_REG 0x00b80414
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI0_PRIORITY5_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI0_PRIORITY5_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI0_PRIORITY6_XOFF_COUNTER_REG(32bit):
 * PPP IPI 0 PRIORITY 6 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI0_PRIORITY6_XOFF_COUNTER_REG 0x00b80418
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI0_PRIORITY6_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI0_PRIORITY6_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI0_PRIORITY7_XOFF_COUNTER_REG(32bit):
 * PPP IPI 0 PRIORITY 7 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI0_PRIORITY7_XOFF_COUNTER_REG 0x00b8041c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI0_PRIORITY7_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI0_PRIORITY7_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI1_PRIORITY0_XOFF_COUNTER_REG(32bit):
 * PPP IPI 1 PRIORITY 0 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI1_PRIORITY0_XOFF_COUNTER_REG 0x00b80500
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI1_PRIORITY0_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI1_PRIORITY0_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI1_PRIORITY1_XOFF_COUNTER_REG(32bit):
 * PPP IPI 1 PRIORITY 1 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI1_PRIORITY1_XOFF_COUNTER_REG 0x00b80504
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI1_PRIORITY1_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI1_PRIORITY1_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI1_PRIORITY2_XOFF_COUNTER_REG(32bit):
 * PPP IPI 1 PRIORITY 2 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI1_PRIORITY2_XOFF_COUNTER_REG 0x00b80508
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI1_PRIORITY2_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI1_PRIORITY2_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI1_PRIORITY3_XOFF_COUNTER_REG(32bit):
 * PPP IPI 1 PRIORITY 3 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI1_PRIORITY3_XOFF_COUNTER_REG 0x00b8050c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI1_PRIORITY3_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI1_PRIORITY3_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI1_PRIORITY4_XOFF_COUNTER_REG(32bit):
 * PPP IPI 1 PRIORITY 4 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI1_PRIORITY4_XOFF_COUNTER_REG 0x00b80510
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI1_PRIORITY4_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI1_PRIORITY4_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI1_PRIORITY5_XOFF_COUNTER_REG(32bit):
 * PPP IPI 1 PRIORITY 5 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI1_PRIORITY5_XOFF_COUNTER_REG 0x00b80514
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI1_PRIORITY5_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI1_PRIORITY5_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI1_PRIORITY6_XOFF_COUNTER_REG(32bit):
 * PPP IPI 1 PRIORITY 6 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI1_PRIORITY6_XOFF_COUNTER_REG 0x00b80518
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI1_PRIORITY6_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI1_PRIORITY6_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI1_PRIORITY7_XOFF_COUNTER_REG(32bit):
 * PPP IPI 1 PRIORITY 7 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI1_PRIORITY7_XOFF_COUNTER_REG 0x00b8051c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI1_PRIORITY7_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI1_PRIORITY7_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI2_PRIORITY0_XOFF_COUNTER_REG(32bit):
 * PPP IPI 2 PRIORITY 0 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI2_PRIORITY0_XOFF_COUNTER_REG 0x00b80600
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI2_PRIORITY0_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI2_PRIORITY0_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI2_PRIORITY1_XOFF_COUNTER_REG(32bit):
 * PPP IPI 2 PRIORITY 1 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI2_PRIORITY1_XOFF_COUNTER_REG 0x00b80604
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI2_PRIORITY1_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI2_PRIORITY1_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI2_PRIORITY2_XOFF_COUNTER_REG(32bit):
 * PPP IPI 2 PRIORITY 2 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI2_PRIORITY2_XOFF_COUNTER_REG 0x00b80608
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI2_PRIORITY2_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI2_PRIORITY2_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI2_PRIORITY3_XOFF_COUNTER_REG(32bit):
 * PPP IPI 2 PRIORITY 3 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI2_PRIORITY3_XOFF_COUNTER_REG 0x00b8060c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI2_PRIORITY3_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI2_PRIORITY3_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI2_PRIORITY4_XOFF_COUNTER_REG(32bit):
 * PPP IPI 2 PRIORITY 4 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI2_PRIORITY4_XOFF_COUNTER_REG 0x00b80610
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI2_PRIORITY4_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI2_PRIORITY4_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI2_PRIORITY5_XOFF_COUNTER_REG(32bit):
 * PPP IPI 2 PRIORITY 5 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI2_PRIORITY5_XOFF_COUNTER_REG 0x00b80614
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI2_PRIORITY5_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI2_PRIORITY5_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI2_PRIORITY6_XOFF_COUNTER_REG(32bit):
 * PPP IPI 2 PRIORITY 6 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI2_PRIORITY6_XOFF_COUNTER_REG 0x00b80618
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI2_PRIORITY6_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI2_PRIORITY6_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI2_PRIORITY7_XOFF_COUNTER_REG(32bit):
 * PPP IPI 2 PRIORITY 7 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI2_PRIORITY7_XOFF_COUNTER_REG 0x00b8061c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI2_PRIORITY7_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI2_PRIORITY7_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI3_PRIORITY0_XOFF_COUNTER_REG(32bit):
 * PPP IPI 3 PRIORITY 0 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI3_PRIORITY0_XOFF_COUNTER_REG 0x00b80700
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI3_PRIORITY0_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI3_PRIORITY0_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI3_PRIORITY1_XOFF_COUNTER_REG(32bit):
 * PPP IPI 3 PRIORITY 1 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI3_PRIORITY1_XOFF_COUNTER_REG 0x00b80704
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI3_PRIORITY1_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI3_PRIORITY1_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI3_PRIORITY2_XOFF_COUNTER_REG(32bit):
 * PPP IPI 3 PRIORITY 2 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI3_PRIORITY2_XOFF_COUNTER_REG 0x00b80708
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI3_PRIORITY2_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI3_PRIORITY2_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI3_PRIORITY3_XOFF_COUNTER_REG(32bit):
 * PPP IPI 3 PRIORITY 3 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI3_PRIORITY3_XOFF_COUNTER_REG 0x00b8070c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI3_PRIORITY3_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI3_PRIORITY3_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI3_PRIORITY4_XOFF_COUNTER_REG(32bit):
 * PPP IPI 3 PRIORITY 4 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI3_PRIORITY4_XOFF_COUNTER_REG 0x00b80710
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI3_PRIORITY4_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI3_PRIORITY4_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI3_PRIORITY5_XOFF_COUNTER_REG(32bit):
 * PPP IPI 3 PRIORITY 5 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI3_PRIORITY5_XOFF_COUNTER_REG 0x00b80714
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI3_PRIORITY5_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI3_PRIORITY5_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI3_PRIORITY6_XOFF_COUNTER_REG(32bit):
 * PPP IPI 3 PRIORITY 6 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI3_PRIORITY6_XOFF_COUNTER_REG 0x00b80718
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI3_PRIORITY6_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI3_PRIORITY6_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI3_PRIORITY7_XOFF_COUNTER_REG(32bit):
 * PPP IPI 3 PRIORITY 7 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI3_PRIORITY7_XOFF_COUNTER_REG 0x00b8071c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI3_PRIORITY7_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI3_PRIORITY7_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI4_PRIORITY0_XOFF_COUNTER_REG(32bit):
 * PPP IPI 4 PRIORITY 0 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI4_PRIORITY0_XOFF_COUNTER_REG 0x00b80800
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI4_PRIORITY0_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI4_PRIORITY0_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI4_PRIORITY1_XOFF_COUNTER_REG(32bit):
 * PPP IPI 4 PRIORITY 1 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI4_PRIORITY1_XOFF_COUNTER_REG 0x00b80804
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI4_PRIORITY1_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI4_PRIORITY1_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI4_PRIORITY2_XOFF_COUNTER_REG(32bit):
 * PPP IPI 4 PRIORITY 2 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI4_PRIORITY2_XOFF_COUNTER_REG 0x00b80808
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI4_PRIORITY2_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI4_PRIORITY2_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI4_PRIORITY3_XOFF_COUNTER_REG(32bit):
 * PPP IPI 4 PRIORITY 3 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI4_PRIORITY3_XOFF_COUNTER_REG 0x00b8080c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI4_PRIORITY3_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI4_PRIORITY3_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI4_PRIORITY4_XOFF_COUNTER_REG(32bit):
 * PPP IPI 4 PRIORITY 4 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI4_PRIORITY4_XOFF_COUNTER_REG 0x00b80810
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI4_PRIORITY4_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI4_PRIORITY4_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI4_PRIORITY5_XOFF_COUNTER_REG(32bit):
 * PPP IPI 4 PRIORITY 5 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI4_PRIORITY5_XOFF_COUNTER_REG 0x00b80814
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI4_PRIORITY5_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI4_PRIORITY5_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI4_PRIORITY6_XOFF_COUNTER_REG(32bit):
 * PPP IPI 4 PRIORITY 6 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI4_PRIORITY6_XOFF_COUNTER_REG 0x00b80818
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI4_PRIORITY6_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI4_PRIORITY6_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PPP_IPI4_PRIORITY7_XOFF_COUNTER_REG(32bit):
 * PPP IPI 4 PRIORITY 7 XOFF from PM counter
 */
#define	FMCR_DZ_PPP_IPI4_PRIORITY7_XOFF_COUNTER_REG 0x00b8081c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PPP_IPI4_PRIORITY7_XOFF_COUNTER_LBN 0
#define	FMCRF_DZ_PPP_IPI4_PRIORITY7_XOFF_COUNTER_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_RESP_REG(32bit):
 * rmon_mc_rsp FIFO output register 0
 */
#define	FMCR_DZ_RXRMON_RESP_REG 0x00c00000
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_RESP_REG(32bit):
 * rmon_mc_rsp FIFO output register 0
 */
#define	FMCR_DZ_TXRMON_RESP_REG 0x00c80000
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_RESP_REG(32bit):
 * rmon_mc_rsp FIFO output register 0
 */
#define	FMCR_DZ_MCRMON_RESP_REG 0x00d00000
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_RESP_LBN 0
#define	FMCRF_DZ_RMON_RESP_WIDTH 2


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_CNTR32_REG(32bit):
 * rmon_mc_rsp FIFO output register 1
 */
#define	FMCR_DZ_RXRMON_CNTR32_REG 0x00c00004
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_CNTR32_REG(32bit):
 * rmon_mc_rsp FIFO output register 1
 */
#define	FMCR_DZ_TXRMON_CNTR32_REG 0x00c80004
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_CNTR32_REG(32bit):
 * rmon_mc_rsp FIFO output register 1
 */
#define	FMCR_DZ_MCRMON_CNTR32_REG 0x00d00004
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_CNTR32_LBN 0
#define	FMCRF_DZ_RMON_CNTR32_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_CNTR64_LO_REG(32bit):
 * rmon_mc_rsp FIFO output register 2
 */
#define	FMCR_DZ_RXRMON_CNTR64_LO_REG 0x00c00008
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_CNTR64_LO_REG(32bit):
 * rmon_mc_rsp FIFO output register 2
 */
#define	FMCR_DZ_TXRMON_CNTR64_LO_REG 0x00c80008
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_CNTR64_LO_REG(32bit):
 * rmon_mc_rsp FIFO output register 2
 */
#define	FMCR_DZ_MCRMON_CNTR64_LO_REG 0x00d00008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_CNTR64_LO_LBN 0
#define	FMCRF_DZ_RMON_CNTR64_LO_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_CNTR64_HI_REG(32bit):
 * rmon_mc_rsp FIFO output register 3
 */
#define	FMCR_DZ_RXRMON_CNTR64_HI_REG 0x00c0000c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_CNTR64_HI_REG(32bit):
 * rmon_mc_rsp FIFO output register 3
 */
#define	FMCR_DZ_TXRMON_CNTR64_HI_REG 0x00c8000c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_CNTR64_HI_REG(32bit):
 * rmon_mc_rsp FIFO output register 3
 */
#define	FMCR_DZ_MCRMON_CNTR64_HI_REG 0x00d0000c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_CNTR64_HI_LBN 0
#define	FMCRF_DZ_RMON_CNTR64_HI_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_FIFO_NON_EMPTY_ALRT_REG(32bit):
 * rmon_mc_rsp FIFO non-empty register
 */
#define	FMCR_DZ_RXRMON_FIFO_NON_EMPTY_ALRT_REG 0x00c00010
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_FIFO_NON_EMPTY_ALRT_REG(32bit):
 * rmon_mc_rsp FIFO non-empty register
 */
#define	FMCR_DZ_TXRMON_FIFO_NON_EMPTY_ALRT_REG 0x00c80010
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_FIFO_NON_EMPTY_ALRT_REG(32bit):
 * rmon_mc_rsp FIFO non-empty register
 */
#define	FMCR_DZ_MCRMON_FIFO_NON_EMPTY_ALRT_REG 0x00d00010
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_FIFO_NON_EMPTY_ALRT_LBN 0
#define	FMCRF_DZ_RMON_FIFO_NON_EMPTY_ALRT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_FIFO_NON_EMPTY_THRS_REG(32bit):
 * rmon_mc_rsp FIFO non-empty threshold register
 */
#define	FMCR_DZ_RXRMON_FIFO_NON_EMPTY_THRS_REG 0x00c00014
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_FIFO_NON_EMPTY_THRS_REG(32bit):
 * rmon_mc_rsp FIFO non-empty threshold register
 */
#define	FMCR_DZ_TXRMON_FIFO_NON_EMPTY_THRS_REG 0x00c80014
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_FIFO_NON_EMPTY_THRS_REG(32bit):
 * rmon_mc_rsp FIFO non-empty threshold register
 */
#define	FMCR_DZ_MCRMON_FIFO_NON_EMPTY_THRS_REG 0x00d00014
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_RMON_FIFO_NON_EMPTY_THRS_REG_RESET 0x1


#define	FMCRF_DZ_RMON_FIFO_NON_EMPTY_THRS_LBN 0
#define	FMCRF_DZ_RMON_FIFO_NON_EMPTY_THRS_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_FIFO_SIZE_REG(32bit):
 * rmon_mc_rsp FIFO size register
 */
#define	FMCR_DZ_RXRMON_FIFO_SIZE_REG 0x00c00018
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_FIFO_SIZE_REG(32bit):
 * rmon_mc_rsp FIFO size register
 */
#define	FMCR_DZ_TXRMON_FIFO_SIZE_REG 0x00c80018
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_FIFO_SIZE_REG(32bit):
 * rmon_mc_rsp FIFO size register
 */
#define	FMCR_DZ_MCRMON_FIFO_SIZE_REG 0x00d00018
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_FIFO_SIZE_LBN 0
#define	FMCRF_DZ_RMON_FIFO_SIZE_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_CNTR_MSG0_REG(32bit):
 * RMON cntr_msg_c control register 0
 */
#define	FMCR_DZ_RXRMON_CNTR_MSG0_REG 0x00c0001c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_CNTR_MSG0_REG(32bit):
 * RMON cntr_msg_c control register 0
 */
#define	FMCR_DZ_TXRMON_CNTR_MSG0_REG 0x00c8001c
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_CNTR_MSG0_REG(32bit):
 * RMON cntr_msg_c control register 0
 */
#define	FMCR_DZ_MCRMON_CNTR_MSG0_REG 0x00d0001c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_MSG_ARG0_LBN 25
#define	FMCRF_DZ_RMON_MSG_ARG0_WIDTH 5
#define	FMCRF_DZ_RMON_MSG_PORT_LBN 22
#define	FMCRF_DZ_RMON_MSG_PORT_WIDTH 3
#define	FMCRF_DZ_RMON_MSG_QID_LBN 11
#define	FMCRF_DZ_RMON_MSG_QID_WIDTH 11
#define	FMCRF_DZ_RMON_MSG_RESP_LBN 9
#define	FMCRF_DZ_RMON_MSG_RESP_WIDTH 2
#define	FMCRF_DZ_RMON_MSG_RST_LBN 8
#define	FMCRF_DZ_RMON_MSG_RST_WIDTH 1
#define	FMCRF_DZ_RMON_MSG_USECASE_LBN 0
#define	FMCRF_DZ_RMON_MSG_USECASE_WIDTH 8


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_CNTR_MSG1_REG(32bit):
 * RMON cntr_msg_c control register 1
 */
#define	FMCR_DZ_RXRMON_CNTR_MSG1_REG 0x00c00020
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_CNTR_MSG1_REG(32bit):
 * RMON cntr_msg_c control register 1
 */
#define	FMCR_DZ_TXRMON_CNTR_MSG1_REG 0x00c80020
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_CNTR_MSG1_REG(32bit):
 * RMON cntr_msg_c control register 1
 */
#define	FMCR_DZ_MCRMON_CNTR_MSG1_REG 0x00d00020
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_MSG_PE_DELTA_LBN 22
#define	FMCRF_DZ_RMON_MSG_PE_DELTA_WIDTH 8
#define	FMCRF_DZ_RMON_MSG_LEN_LBN 8
#define	FMCRF_DZ_RMON_MSG_LEN_WIDTH 14
#define	FMCRF_DZ_RMON_MSG_ERROR_VECTOR_LBN 4
#define	FMCRF_DZ_RMON_MSG_ERROR_VECTOR_WIDTH 4
#define	FMCRF_DZ_RMON_MSG_ARG1_LBN 0
#define	FMCRF_DZ_RMON_MSG_ARG1_WIDTH 4


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_RXRMON_CNTR_MSG_SEND_REG(32bit):
 * RMON cntr_msg_c send command register
 */
#define	FMCR_DZ_RXRMON_CNTR_MSG_SEND_REG 0x00c00024
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_TXRMON_CNTR_MSG_SEND_REG(32bit):
 * RMON cntr_msg_c send command register
 */
#define	FMCR_DZ_TXRMON_CNTR_MSG_SEND_REG 0x00c80024
/* hunta0=mcpu_addr_map */
/*
 * FMCR_DZ_MCRMON_CNTR_MSG_SEND_REG(32bit):
 * RMON cntr_msg_c send command register
 */
#define	FMCR_DZ_MCRMON_CNTR_MSG_SEND_REG 0x00d00024
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RMON_CNTR_MSG_SEND_LBN 0
#define	FMCRF_DZ_RMON_CNTR_MSG_SEND_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_CTRL_REG(8bit):
 * MC_ERR_CTRL_REG
 */
#define	FMCR_DZ_ERR_CTRL_REG 0x00d80000
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_ERR_CTRL_REG_RESET 0x80


#define	FMCRF_DZ_DISABLE_ECC_CHK_LBN 7
#define	FMCRF_DZ_DISABLE_ECC_CHK_WIDTH 1
#define	FMCRF_DZ_ERR_FORCE_ECC_ERROR_TYPE_LBN 6
#define	FMCRF_DZ_ERR_FORCE_ECC_ERROR_TYPE_WIDTH 1
#define	FMCRF_DZ_ERR_ECC_ERR_CNT_RST_LBN 5
#define	FMCRF_DZ_ERR_ECC_ERR_CNT_RST_WIDTH 1
#define	FMCRF_DZ_ERR_ERR_TO_MC_LBN 4
#define	FMCRF_DZ_ERR_ERR_TO_MC_WIDTH 1
#define	FMCRF_DZ_ERR_FATAL_TO_MC_LBN 3
#define	FMCRF_DZ_ERR_FATAL_TO_MC_WIDTH 1
#define	FMCRF_DZ_ERR_ERR_TO_PCIE_LBN 2
#define	FMCRF_DZ_ERR_ERR_TO_PCIE_WIDTH 1
#define	FMCRF_DZ_ERR_FATAL_TO_PCIE_LBN 1
#define	FMCRF_DZ_ERR_FATAL_TO_PCIE_WIDTH 1
#define	FMCRF_DZ_ERR_RST_ON_FATAL_LBN 0
#define	FMCRF_DZ_ERR_RST_ON_FATAL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_ALRT_REG(3bit):
 * MC_ERR_ALRT_REG
 */
#define	FMCR_DZ_ERR_ALRT_REG 0x00d80004
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ECC_ERR_OVER_TH_ALRT_LBN 2
#define	FMCRF_DZ_ECC_ERR_OVER_TH_ALRT_WIDTH 1
#define	FMCRF_DZ_ECC_FATAL_ALRT_LBN 1
#define	FMCRF_DZ_ECC_FATAL_ALRT_WIDTH 1
#define	FMCRF_DZ_PAR_ERR_ALRT_LBN 0
#define	FMCRF_DZ_PAR_ERR_ALRT_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ECC_ERR_THRESH_REG(16bit):
 * None
 */
#define	FMCR_DZ_ECC_ERR_THRESH_REG 0x00d80008
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ERR_ECC_ERR_TH_LBN 0
#define	FMCRF_DZ_ERR_ECC_ERR_TH_WIDTH 16


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ECC_ERR_SRC_REG(18bit):
 * MC_ECC_ERR_SRC_REG
 */
#define	FMCR_DZ_ECC_ERR_SRC_REG 0x00d8000c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_CORE_ECC_LBN 11
#define	FMCRF_DZ_PCIE_CORE_ECC_WIDTH 7
#define	FMCRF_DZ_PM_ECC_LBN 10
#define	FMCRF_DZ_PM_ECC_WIDTH 1
#define	FMCRF_DZ_RESERVED_9_LBN 9
#define	FMCRF_DZ_RESERVED_9_WIDTH 1
#define	FMCRF_DZ_RESERVED_8_LBN 8
#define	FMCRF_DZ_RESERVED_8_WIDTH 1
#define	FMCRF_DZ_MACSEC_ECC_LBN 7
#define	FMCRF_DZ_MACSEC_ECC_WIDTH 1
#define	FMCRF_DZ_IPSEC_ECC_LBN 6
#define	FMCRF_DZ_IPSEC_ECC_WIDTH 1
#define	FMCRF_DZ_TXPM_ECC_LBN 5
#define	FMCRF_DZ_TXPM_ECC_WIDTH 1
#define	FMCRF_DZ_SMC_ECC_LBN 4
#define	FMCRF_DZ_SMC_ECC_WIDTH 1
#define	FMCRF_DZ_LUE_ECC_LBN 3
#define	FMCRF_DZ_LUE_ECC_WIDTH 1
#define	FMCRF_DZ_RXDP_ECC_LBN 2
#define	FMCRF_DZ_RXDP_ECC_WIDTH 1
#define	FMCRF_DZ_TXDP1_ECC_LBN 1
#define	FMCRF_DZ_TXDP1_ECC_WIDTH 1
#define	FMCRF_DZ_TXDP0_ECC_LBN 0
#define	FMCRF_DZ_TXDP0_ECC_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ECC_FATAL_SRC_REG(28bit):
 * MC_ECC_FATAL_SRC_REG
 */
#define	FMCR_DZ_ECC_FATAL_SRC_REG 0x00d80010
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_PCIE_RADM_RTLH_ECC_FATAL_LBN 27
#define	FMCRF_DZ_PCIE_RADM_RTLH_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_PCIE_XADM_ECC_FATAL_LBN 26
#define	FMCRF_DZ_PCIE_XADM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_PCIE_XTLH_DATA_ECC_FATAL_LBN 25
#define	FMCRF_DZ_PCIE_XTLH_DATA_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_PD_RX_DMEM_ECC_FATAL_LBN 24
#define	FMCRF_DZ_PD_RX_DMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_PD_TX_DMEM_ECC_FATAL_LBN 23
#define	FMCRF_DZ_PD_TX_DMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_NP_MAC_TX1_ECC_FATAL_LBN 22
#define	FMCRF_DZ_NP_MAC_TX1_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_NP_MAC_TX0_ECC_FATAL_LBN 21
#define	FMCRF_DZ_NP_MAC_TX0_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_PM_ECC_FATAL_LBN 20
#define	FMCRF_DZ_PM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_RESERVED1_LBN 19
#define	FMCRF_DZ_RESERVED1_WIDTH 1
#define	FMCRF_DZ_DL_ECC_FATAL_LBN 18
#define	FMCRF_DZ_DL_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_IPSEC_ECC_FATAL_LBN 17
#define	FMCRF_DZ_IPSEC_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_MACSEC_ECC_FATAL_LBN 16
#define	FMCRF_DZ_MACSEC_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXPM_ECC_FATAL_LBN 15
#define	FMCRF_DZ_TXPM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_SMC_ECC_FATAL_LBN 14
#define	FMCRF_DZ_SMC_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_LUE_ECC_FATAL_LBN 13
#define	FMCRF_DZ_LUE_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_PDRX_IMEM_ECC_FATAL_LBN 12
#define	FMCRF_DZ_PDRX_IMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_RXCPU_DMEM_ECC_FATAL_LBN 11
#define	FMCRF_DZ_RXCPU_DMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_RXCPU_IMEM_ECC_FATAL_LBN 10
#define	FMCRF_DZ_RXCPU_IMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_RXDP_ECC_FATAL_LBN 9
#define	FMCRF_DZ_RXDP_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_PDTX_IMEM_ECC_FATAL_LBN 8
#define	FMCRF_DZ_PDTX_IMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXCPU1_PACER_ECC_FATAL_LBN 7
#define	FMCRF_DZ_TXCPU1_PACER_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXCPU1_DMEM_ECC_FATAL_LBN 6
#define	FMCRF_DZ_TXCPU1_DMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXCPU1_IMEM_ECC_FATAL_LBN 5
#define	FMCRF_DZ_TXCPU1_IMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXCPU0_PACER_ECC_FATAL_LBN 4
#define	FMCRF_DZ_TXCPU0_PACER_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXCPU0_DMEM_ECC_FATAL_LBN 3
#define	FMCRF_DZ_TXCPU0_DMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXCPU0_IMEM_ECC_FATAL_LBN 2
#define	FMCRF_DZ_TXCPU0_IMEM_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXDP1_ECC_FATAL_LBN 1
#define	FMCRF_DZ_TXDP1_ECC_FATAL_WIDTH 1
#define	FMCRF_DZ_TXDP0_ECC_FATAL_LBN 0
#define	FMCRF_DZ_TXDP0_ECC_FATAL_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PAR_ERR_SRC_REG(25bit):
 * MC_PAR_ERR_SRC_REG
 */
#define	FMCR_DZ_PAR_ERR_SRC_REG 0x00d80014
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_RXDP_PAR_ERR_LBN 21
#define	FMCRF_DZ_RXDP_PAR_ERR_WIDTH 1
#define	FMCRF_DZ_TXDP1_PAR_ERR_LBN 20
#define	FMCRF_DZ_TXDP1_PAR_ERR_WIDTH 1
#define	FMCRF_DZ_TXDP0_PAR_ERR_LBN 19
#define	FMCRF_DZ_TXDP0_PAR_ERR_WIDTH 1
#define	FMCRF_DZ_EVT_PAR_ERR_LBN 18
#define	FMCRF_DZ_EVT_PAR_ERR_WIDTH 1
#define	FMCRF_DZ_MCRMON_PAR_ERR_LBN 17
#define	FMCRF_DZ_MCRMON_PAR_ERR_WIDTH 1
#define	FMCRF_DZ_TXRMON_PAR_ERR_LBN 16
#define	FMCRF_DZ_TXRMON_PAR_ERR_WIDTH 1
#define	FMCRF_DZ_RXRMON_PAR_ERR_LBN 15
#define	FMCRF_DZ_RXRMON_PAR_ERR_WIDTH 1
#define	FMCRF_DZ_INI_PAR_ERR_LBN 14
#define	FMCRF_DZ_INI_PAR_ERR_WIDTH 1
#define	FMCRF_DZ_GMAC_PAR_ERR_LBN 12
#define	FMCRF_DZ_GMAC_PAR_ERR_WIDTH 2
#define	FMCRF_DZ_RAM_PAR_ERR_LBN 5
#define	FMCRF_DZ_RAM_PAR_ERR_WIDTH 7
#define	FMCRF_DZ_BIU_PAR_ERR_LBN 0
#define	FMCRF_DZ_BIU_PAR_ERR_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ECC_ERR_FORCE_REG(28bit):
 * None
 */
#define	FMCR_DZ_ECC_ERR_FORCE_REG 0x00d80018
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_BIU_SB_FORCE_ECC_LBN 27
#define	FMCRF_DZ_BIU_SB_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_MAC_RX_FORCE_ECC_LBN 24
#define	FMCRF_DZ_MAC_RX_FORCE_ECC_WIDTH 3
#define	FMCRF_DZ_MAC_TX_FORCE_ECC_LBN 21
#define	FMCRF_DZ_MAC_TX_FORCE_ECC_WIDTH 3
#define	FMCRF_DZ_PM_FORCE_ECC_LBN 20
#define	FMCRF_DZ_PM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_UPCONV0_FORCE_ECC_LBN 19
#define	FMCRF_DZ_UPCONV0_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_UPCONV1_FORCE_ECC_LBN 18
#define	FMCRF_DZ_UPCONV1_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_IPSEC_FORCE_ECC_LBN 17
#define	FMCRF_DZ_IPSEC_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_MACSEC_FORCE_ECC_LBN 16
#define	FMCRF_DZ_MACSEC_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_BIU_TXPM_FORCE_ECC_LBN 15
#define	FMCRF_DZ_BIU_TXPM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_SMC_FORCE_ECC_LBN 14
#define	FMCRF_DZ_SMC_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_LUE_FORCE_ECC_LBN 13
#define	FMCRF_DZ_LUE_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_PD_RX_IMEM_FORCE_ECC_LBN 12
#define	FMCRF_DZ_PD_RX_IMEM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_RXCPU_DMEM_FORCE_ECC_LBN 11
#define	FMCRF_DZ_RXCPU_DMEM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_RXCPU_IMEM_FORCE_ECC_LBN 10
#define	FMCRF_DZ_RXCPU_IMEM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_RXDP_FORCE_ECC_LBN 9
#define	FMCRF_DZ_RXDP_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_PD_TX_IMEM_FORCE_ECC_LBN 8
#define	FMCRF_DZ_PD_TX_IMEM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_TXCPU1_PACER_FORCE_ECC_LBN 7
#define	FMCRF_DZ_TXCPU1_PACER_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_TXCPU1_DMEM_FORCE_ECC_LBN 6
#define	FMCRF_DZ_TXCPU1_DMEM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_TXCPU1_IMEM_FORCE_ECC_LBN 5
#define	FMCRF_DZ_TXCPU1_IMEM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_TXCPU0_PACER_FORCE_ECC_LBN 4
#define	FMCRF_DZ_TXCPU0_PACER_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_TXCPU0_DMEM_FORCE_ECC_LBN 3
#define	FMCRF_DZ_TXCPU0_DMEM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_TXCPU0_IMEM_FORCE_ECC_LBN 2
#define	FMCRF_DZ_TXCPU0_IMEM_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_TXDP1_FORCE_ECC_LBN 1
#define	FMCRF_DZ_TXDP1_FORCE_ECC_WIDTH 1
#define	FMCRF_DZ_TXDP0_FORCE_ECC_LBN 0
#define	FMCRF_DZ_TXDP0_FORCE_ECC_WIDTH 1


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PAR_ERR_FORCE_REG(14bit):
 * None
 */
#define	FMCR_DZ_PAR_ERR_FORCE_REG 0x00d8001c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_GMAC_PAR_ERR_FORCE_LBN 12
#define	FMCRF_DZ_GMAC_PAR_ERR_FORCE_WIDTH 2
#define	FMCRF_DZ_PAR_ERR_FORCE_LBN 5
#define	FMCRF_DZ_PAR_ERR_FORCE_WIDTH 7
#define	FMCRF_DZ_BIU_PAR_ERR_FORCE_LBN 0
#define	FMCRF_DZ_BIU_PAR_ERR_FORCE_WIDTH 5


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_PAR_ERR_FORCE2_REG(20bit):
 * None
 */
#define	FMCR_DZ_PAR_ERR_FORCE2_REG 0x00d80020
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_EV_ECC_ERR_FORCE_LBN 12
#define	FMCRF_DZ_EV_ECC_ERR_FORCE_WIDTH 8
#define	FMCRF_DZ_RMON_ECC_ERR_FORCE_LBN 9
#define	FMCRF_DZ_RMON_ECC_ERR_FORCE_WIDTH 3
#define	FMCRF_DZ_TX_RMON_ECC_ERR_FORCE_LBN 6
#define	FMCRF_DZ_TX_RMON_ECC_ERR_FORCE_WIDTH 3
#define	FMCRF_DZ_RX_RMON_ECC_ERR_FORCE_LBN 3
#define	FMCRF_DZ_RX_RMON_ECC_ERR_FORCE_WIDTH 3
#define	FMCRF_DZ_INI_PORT_ECC_ERR_FORCE_LBN 0
#define	FMCRF_DZ_INI_PORT_ECC_ERR_FORCE_WIDTH 3


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_APP_HDR_LOG_REG0(32bit):
 * None
 */
#define	FMCR_DZ_ERR_APP_HDR_LOG_REG0 0x00d80024
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ERR_APP_HDR_LOG0_LBN 0
#define	FMCRF_DZ_ERR_APP_HDR_LOG0_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_APP_HDR_LOG_REG1(32bit):
 * None
 */
#define	FMCR_DZ_ERR_APP_HDR_LOG_REG1 0x00d80028
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ERR_APP_HDR_LOG1_LBN 0
#define	FMCRF_DZ_ERR_APP_HDR_LOG1_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_APP_HDR_LOG_REG2(32bit):
 * None
 */
#define	FMCR_DZ_ERR_APP_HDR_LOG_REG2 0x00d8002c
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ERR_APP_HDR_LOG2_LBN 0
#define	FMCRF_DZ_ERR_APP_HDR_LOG2_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_APP_HDR_LOG_REG3(32bit):
 * None
 */
#define	FMCR_DZ_ERR_APP_HDR_LOG_REG3 0x00d80030
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ERR_APP_HDR_LOG3_LBN 0
#define	FMCRF_DZ_ERR_APP_HDR_LOG3_WIDTH 32


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ERR_APP_ERR_REG(32bit):
 * None
 */
#define	FMCR_DZ_ERR_APP_ERR_REG 0x00d80034
/* hunta0=mcpu_addr_map */

#define	FMCRF_DZ_ERR_APP_ERR_VFUNC_NUM_LBN 18
#define	FMCRF_DZ_ERR_APP_ERR_VFUNC_NUM_WIDTH 8
#define	FMCRF_DZ_ERR_APP_ERR_VFUNC_ACTIVE_LBN 17
#define	FMCRF_DZ_ERR_APP_ERR_VFUNC_ACTIVE_WIDTH 1
#define	FMCRF_DZ_ERR_APP_ERR_FUNC_NUM_LBN 13
#define	FMCRF_DZ_ERR_APP_ERR_FUNC_NUM_WIDTH 4
#define	FMCRF_DZ_ERR_APP_ERR_ADVISORY_LBN 12
#define	FMCRF_DZ_ERR_APP_ERR_ADVISORY_WIDTH 1
#define	FMCRF_DZ_ERR_APP_ERR_BUS_LBN 0
#define	FMCRF_DZ_ERR_APP_ERR_BUS_WIDTH 12


/*------------------------------------------------------------*/
/*
 * FMCR_DZ_ECC_ERR_CNT_ARRAY(16bit):
 * None
 */
#define	FMCR_DZ_ECC_ERR_CNT_ARRAY 0x00d80080
/* hunta0=mcpu_addr_map */
#define	FMCR_DZ_ECC_ERR_CNT_ARRAY_STEP 4
#define	FMCR_DZ_ECC_ERR_CNT_ARRAY_ROWS 17

#define	FMCRF_DZ_ERR_ECC_ERR_CNT_LBN 0
#define	FMCRF_DZ_ERR_ECC_ERR_CNT_WIDTH 16


#endif /* MCPU_PROGMODEL_DEFS_H */
