// Seed: 2447772093
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5
    , id_14,
    output tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wand id_10,
    output wand id_11,
    input tri0 id_12[-1 : -1]
);
  logic id_15 = 1 & 1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_5 = 32'd44
) (
    input wire _id_0,
    output tri id_1,
    input supply0 id_2
);
  assign id_1 = -1;
  wire [1 : -1] id_4, _id_5;
  logic [7:0][id_0] id_6, id_7 = id_5;
  reg id_8, id_9;
  wire [(  id_5  ) : id_0] id_10;
  always id_8 <= id_7;
  logic [!  -1 : -1  ==  -1] id_11;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_10 = 0;
endmodule
