library ieee;
use ieee.std_logic_1164.all;

entity tb_decoder is
end tb_decoder;

architecture behavior of tb_decoder is

   component decoder
	   port(
	      a    : in std_logic_vector(2 downto 0);
	      d    : out std_logic_vector(7 downto 0)
         );
   end component;

signal a  : in std_logic_vector(2 downto 0) <= (others => '0');
signal d  : out std_logic_vector(7 downto 0);
-- No found any clock in port list. Thats because period has been replaced below as <clock>
constant <clock>_period  :  time => 10 ns;

begin

   -- Instantiate the Unit Under Test  (UUT)

   uut: decoder
	   port map(
		a => a,
		d => d
		);
		
   -- Clock process definitions
	
	<clock>_process :process
	begin
	
	   <clock> <= '0';
		wait for <clock>_period/2;
		<clock> <= '1';
	   wait for <clock>_period/2;
		
	end process;
	
	--First bit of a input
	
	a0 proc: process
	begin
	
	   a(0) <= '1';
		wait for 20 ns;
		a(0) <= '0';
		wait for 20 ns;
		
	end process;
	
	--Second bit of a input
		
	a1 proc: process
	begin
	
	   a(1) <= '1';
		wait for 40 ns;
		a(1) <= '0';
		wait for 40 ns;
		
	end process;
	
   --Third bit of a input

	a2 proc: process
	begin
	
	   a(2) <= '1';
		wait for 80 ns;
		a(2) <= '0';
		wait for 80 ns;
		
	end process;	
	
end behavior;
	
	
	
	