Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 19:06:11 2025
| Host         : DESKTOP-P5G18T7 running 64-bit major release  (build 9200)
| Command      : report_utilization -file base_wrapper_utilization_placed.rpt -pb base_wrapper_utilization_placed.pb
| Design       : base_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| Slice LUTs                 | 35003 |     0 |          0 |     53200 | 65.80 |
|   LUT as Logic             | 32706 |     0 |          0 |     53200 | 61.48 |
|   LUT as Memory            |  2297 |     0 |          0 |     17400 | 13.20 |
|     LUT as Distributed RAM |  1030 |     0 |            |           |       |
|     LUT as Shift Register  |  1267 |     0 |            |           |       |
| Slice Registers            | 51026 |     9 |          0 |    106400 | 47.96 |
|   Register as Flip Flop    | 51023 |     9 |          0 |    106400 | 47.95 |
|   Register as Latch        |     0 |     0 |          0 |    106400 |  0.00 |
|   Register as AND/OR       |     3 |     0 |          0 |    106400 | <0.01 |
| F7 Muxes                   |   870 |     0 |          0 |     26600 |  3.27 |
| F8 Muxes                   |   114 |     0 |          0 |     13300 |  0.86 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 3     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 163   |          Yes |           - |          Set |
| 389   |          Yes |           - |        Reset |
| 1623  |          Yes |         Set |            - |
| 48851 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| Slice                                      | 13111 |     0 |          0 |     13300 | 98.58 |
|   SLICEL                                   |  8829 |     0 |            |           |       |
|   SLICEM                                   |  4282 |     0 |            |           |       |
| LUT as Logic                               | 32706 |     0 |          0 |     53200 | 61.48 |
|   using O5 output only                     |     4 |       |            |           |       |
|   using O6 output only                     | 25025 |       |            |           |       |
|   using O5 and O6                          |  7677 |       |            |           |       |
| LUT as Memory                              |  2297 |     0 |          0 |     17400 | 13.20 |
|   LUT as Distributed RAM                   |  1030 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   710 |       |            |           |       |
|     using O5 and O6                        |   320 |       |            |           |       |
|   LUT as Shift Register                    |  1267 |     0 |            |           |       |
|     using O5 output only                   |    32 |       |            |           |       |
|     using O6 output only                   |   731 |       |            |           |       |
|     using O5 and O6                        |   504 |       |            |           |       |
| Slice Registers                            | 51026 |     0 |          0 |    106400 | 47.96 |
|   Register driven from within the Slice    | 23206 |       |            |           |       |
|   Register driven from outside the Slice   | 27820 |       |            |           |       |
|     LUT in front of the register is unused | 17600 |       |            |           |       |
|     LUT in front of the register is used   | 10220 |       |            |           |       |
| Unique Control Sets                        |  2606 |       |          0 |     13300 | 19.59 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   68 |     0 |          0 |       140 | 48.57 |
|   RAMB36/FIFO*    |   66 |     0 |          0 |       140 | 47.14 |
|     RAMB36E1 only |   66 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |       280 |  1.43 |
|     RAMB18E1 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   18 |     0 |          0 |       220 |  8.18 |
|   DSP48E1 only |   18 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+--------+
|          Site Type          | Used | Fixed | Prohibited | Available |  Util% |
+-----------------------------+------+-------+------------+-----------+--------+
| Bonded IOB                  |  118 |   118 |          0 |       125 |  94.40 |
|   IOB Master Pads           |   57 |       |            |           |        |
|   IOB Slave Pads            |   58 |       |            |           |        |
|   IOB Flip Flops            |    3 |     3 |            |           |        |
| Bonded IPADs                |    2 |     2 |          0 |         2 | 100.00 |
| Bonded IOPADs               |  130 |   130 |          0 |       130 | 100.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         4 |   0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         4 |   0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        16 |   0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        16 |   0.00 |
| IDELAYCTRL                  |    1 |     0 |          0 |         4 |  25.00 |
| IBUFDS                      |    4 |     4 |          0 |       121 |   3.31 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        16 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        16 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    3 |     3 |          0 |       200 |   1.50 |
|   IDELAYE2 only             |    3 |     3 |            |           |        |
| ILOGIC                      |    8 |     8 |          0 |       125 |   6.40 |
|   IFF_Register              |    2 |     2 |            |           |        |
|   ISERDES                   |    6 |     6 |          0 |       125 |        |
| OLOGIC                      |    9 |     9 |          0 |       125 |   7.20 |
|   OUTFF_Register            |    1 |     1 |            |           |        |
|   OSERDES                   |    8 |     8 |          0 |       125 |        |
+-----------------------------+------+-------+------------+-----------+--------+


6. Clocking
-----------

+--------------+------+-------+------------+-----------+-------+
|   Site Type  | Used | Fixed | Prohibited | Available | Util% |
+--------------+------+-------+------------+-----------+-------+
| BUFGCTRL     |    6 |     0 |          0 |        32 | 18.75 |
| BUFIO        |    2 |     0 |          0 |        16 | 12.50 |
|   BUFIO only |    2 |     0 |            |           |       |
| MMCME2_ADV   |    2 |     0 |          0 |         4 | 50.00 |
| PLLE2_ADV    |    0 |     0 |          0 |         4 |  0.00 |
| BUFMRCE      |    0 |     0 |          0 |         8 |  0.00 |
| BUFHCE       |    0 |     0 |          0 |        72 |  0.00 |
| BUFR         |    2 |     0 |          0 |        16 | 12.50 |
+--------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    1 |     0 |          0 |         4 |  25.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |   0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |   0.00 |
| XADC        |    1 |     1 |          0 |         1 | 100.00 |
+-------------+------+-------+------------+-----------+--------+


8. Primitives
-------------

+------------+-------+----------------------+
|  Ref Name  |  Used |  Functional Category |
+------------+-------+----------------------+
| FDRE       | 48851 |         Flop & Latch |
| LUT3       | 10716 |                  LUT |
| LUT6       | 10644 |                  LUT |
| LUT4       |  6732 |                  LUT |
| LUT5       |  6510 |                  LUT |
| LUT2       |  4439 |                  LUT |
| FDSE       |  1623 |         Flop & Latch |
| CARRY4     |  1348 |           CarryLogic |
| LUT1       |  1342 |                  LUT |
| SRL16E     |  1294 |   Distributed Memory |
| MUXF7      |   870 |                MuxFx |
| RAMD64E    |   704 |   Distributed Memory |
| RAMD32     |   494 |   Distributed Memory |
| SRLC32E    |   456 |   Distributed Memory |
| FDCE       |   389 |         Flop & Latch |
| FDPE       |   163 |         Flop & Latch |
| RAMS32     |   152 |   Distributed Memory |
| BIBUF      |   130 |                   IO |
| MUXF8      |   114 |                MuxFx |
| IBUF       |    89 |                   IO |
| RAMB36E1   |    66 |         Block Memory |
| OBUFT      |    62 |                   IO |
| SRLC16E    |    21 |   Distributed Memory |
| DSP48E1    |    18 |     Block Arithmetic |
| OBUF       |    15 |                   IO |
| OSERDESE2  |     8 |                   IO |
| ISERDESE2  |     6 |                   IO |
| BUFG       |     6 |                Clock |
| RAMB18E1   |     4 |         Block Memory |
| OBUFDS     |     4 |                   IO |
| IBUFDS     |     4 |                   IO |
| IDELAYE2   |     3 |                   IO |
| AND2B1L    |     3 |               Others |
| MMCME2_ADV |     2 |                Clock |
| BUFR       |     2 |                Clock |
| BUFIO      |     2 |                Clock |
| XADC       |     1 |               Others |
| PS7        |     1 | Specialized Resource |
| IDELAYCTRL |     1 |                   IO |
| BSCANE2    |     1 |               Others |
+------------+-------+----------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-------------------------------------------------+------+
|                     Ref Name                    | Used |
+-------------------------------------------------+------+
| base_xadc_0                                     |    1 |
| base_vtc_out_0                                  |    1 |
| base_vtc_in_0                                   |    1 |
| base_v_vid_in_axi4s_0_0                         |    1 |
| base_v_axi4s_vid_out_0_0                        |    1 |
| base_uartlite_0                                 |    1 |
| base_trace_cntrl_64_0_0                         |    1 |
| base_trace_cntrl_32_0_0                         |    1 |
| base_timer_7                                    |    1 |
| base_timer_6                                    |    1 |
| base_timer_5_0                                  |    1 |
| base_timer_4_0                                  |    1 |
| base_timer_3_0                                  |    1 |
| base_timer_2_0                                  |    1 |
| base_timer_1_0                                  |    1 |
| base_timer_0_0                                  |    1 |
| base_system_interrupts_0                        |    1 |
| base_switches_gpio_0                            |    1 |
| base_spi_shared_0                               |    1 |
| base_spi_direct_0                               |    1 |
| base_spi_1                                      |    1 |
| base_spi_0                                      |    1 |
| base_slice_pmoda_gpio_0                         |    1 |
| base_slice_arduino_gpio_0                       |    1 |
| base_slice_arduino_direct_iic_0                 |    1 |
| base_rst_ps7_0_fclk3_0                          |    1 |
| base_rst_ps7_0_fclk1_0                          |    1 |
| base_rst_ps7_0_fclk0_0                          |    1 |
| base_rst_clk_wiz_1_100M_2                       |    1 |
| base_rst_clk_wiz_1_100M_1                       |    1 |
| base_rst_clk_wiz_1_100M_0                       |    1 |
| base_rgbleds_gpio_0                             |    1 |
| base_rgb2dvi_0_0                                |    1 |
| base_ps7_0_axi_periph_imp_xbar_0                |    1 |
| base_ps7_0_axi_periph_imp_s00_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m10_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m09_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m08_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m07_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m06_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m05_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m04_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m03_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m02_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m01_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_m00_regslice_0        |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_7             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_6             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_5             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_4             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_3             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_2             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_1             |    1 |
| base_ps7_0_axi_periph_imp_auto_pc_0             |    1 |
| base_ps7_0_axi_periph_1_imp_xbar_0              |    1 |
| base_ps7_0_axi_periph_1_imp_s00_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_m03_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_m02_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_m01_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_m00_regslice_0      |    1 |
| base_ps7_0_axi_periph_1_imp_auto_pc_0           |    1 |
| base_ps7_0_0                                    |    1 |
| base_proc_sys_reset_pixelclk_0                  |    1 |
| base_pixel_unpack_0                             |    1 |
| base_pixel_pack_0                               |    1 |
| base_pixel_generator_0_0                        |    1 |
| base_microblaze_0_axi_periph_imp_xbar_2         |    1 |
| base_microblaze_0_axi_periph_imp_xbar_1         |    1 |
| base_microblaze_0_axi_periph_imp_xbar_0         |    1 |
| base_microblaze_0_axi_periph_imp_tier2_xbar_2_0 |    1 |
| base_microblaze_0_axi_periph_imp_tier2_xbar_1_0 |    1 |
| base_microblaze_0_axi_periph_imp_tier2_xbar_0_0 |    1 |
| base_microblaze_0_axi_periph_imp_s00_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_s00_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_s00_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m16_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m15_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m14_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m13_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m12_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m11_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m10_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m09_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m08_regslice_0 |    1 |
| base_microblaze_0_axi_periph_imp_m07_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m07_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m07_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m06_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m06_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m06_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m05_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m05_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m05_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m04_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m04_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m04_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m03_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m03_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m03_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m02_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m02_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m02_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m01_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m01_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m01_regslice_3 |    1 |
| base_microblaze_0_axi_periph_imp_m00_regslice_5 |    1 |
| base_microblaze_0_axi_periph_imp_m00_regslice_4 |    1 |
| base_microblaze_0_axi_periph_imp_m00_regslice_3 |    1 |
| base_mdm_1_0                                    |    1 |
| base_mb_bram_ctrl_2                             |    1 |
| base_mb_bram_ctrl_1                             |    1 |
| base_mb_bram_ctrl_0                             |    1 |
| base_mb_2                                       |    1 |
| base_mb_1                                       |    1 |
| base_mb_0                                       |    1 |
| base_lmb_bram_if_cntlr_2                        |    1 |
| base_lmb_bram_if_cntlr_1                        |    1 |
| base_lmb_bram_if_cntlr_0                        |    1 |
| base_lmb_bram_2                                 |    1 |
| base_lmb_bram_1                                 |    1 |
| base_lmb_bram_0                                 |    1 |
| base_leds_gpio_0                                |    1 |
| base_io_switch_2                                |    1 |
| base_io_switch_1                                |    1 |
| base_io_switch_0_0                              |    1 |
| base_intr_2                                     |    1 |
| base_intr_1                                     |    1 |
| base_intr_0                                     |    1 |
| base_intc_2                                     |    1 |
| base_intc_1                                     |    1 |
| base_intc_0                                     |    1 |
| base_ilmb_v10_2                                 |    1 |
| base_ilmb_v10_1                                 |    1 |
| base_ilmb_v10_0                                 |    1 |
| base_iic_direct_0                               |    1 |
| base_iic_1                                      |    1 |
| base_iic_0                                      |    1 |
| base_hdmi_out_hpd_video_0                       |    1 |
| base_gpio_1                                     |    1 |
| base_gpio_0                                     |    1 |
| base_dvi2rgb_0_0                                |    1 |
| base_dlmb_v10_2                                 |    1 |
| base_dlmb_v10_1                                 |    1 |
| base_dlmb_v10_0                                 |    1 |
| base_dff_en_reset_vector_0_2                    |    1 |
| base_dff_en_reset_vector_0_1                    |    1 |
| base_dff_en_reset_vector_0_0                    |    1 |
| base_color_swap_0_1                             |    1 |
| base_color_swap_0_0                             |    1 |
| base_color_convert_1                            |    1 |
| base_color_convert_0                            |    1 |
| base_ck_gpio_0                                  |    1 |
| base_btns_gpio_0                                |    1 |
| base_axis_register_slice_0_1                    |    1 |
| base_axis_register_slice_0_0                    |    1 |
| base_axis_data_fifo_0_1                         |    1 |
| base_axis_data_fifo_0_0                         |    1 |
| base_axi_vdma_0_0                               |    1 |
| base_axi_vdma_0                                 |    1 |
| base_axi_protocol_convert_0_0                   |    1 |
| base_axi_mem_intercon_imp_xbar_1                |    1 |
| base_axi_mem_intercon_imp_xbar_0                |    1 |
| base_axi_mem_intercon_imp_s01_regslice_3        |    1 |
| base_axi_mem_intercon_imp_s01_regslice_2        |    1 |
| base_axi_mem_intercon_imp_s00_regslice_3        |    1 |
| base_axi_mem_intercon_imp_s00_regslice_2        |    1 |
| base_axi_mem_intercon_imp_m00_regslice_3        |    1 |
| base_axi_mem_intercon_imp_m00_regslice_2        |    1 |
| base_axi_mem_intercon_imp_auto_us_1             |    1 |
| base_axi_mem_intercon_imp_auto_us_0             |    1 |
| base_axi_mem_intercon_imp_auto_pc_1             |    1 |
| base_axi_mem_intercon_imp_auto_pc_0             |    1 |
| base_axi_interconnect_0_imp_xbar_1              |    1 |
| base_axi_interconnect_0_imp_xbar_0              |    1 |
| base_axi_interconnect_0_imp_s02_regslice_0      |    1 |
| base_axi_interconnect_0_imp_s01_regslice_0      |    1 |
| base_axi_interconnect_0_imp_s00_regslice_3      |    1 |
| base_axi_interconnect_0_imp_s00_regslice_2      |    1 |
| base_axi_interconnect_0_imp_m09_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m08_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m07_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m06_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m05_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m04_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m03_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m02_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m01_regslice_0      |    1 |
| base_axi_interconnect_0_imp_m00_regslice_3      |    1 |
| base_axi_interconnect_0_imp_m00_regslice_2      |    1 |
| base_axi_interconnect_0_imp_auto_pc_1           |    1 |
| base_axi_interconnect_0_imp_auto_pc_0           |    1 |
| base_axi_interconnect_0_imp_auto_cc_3           |    1 |
| base_axi_interconnect_0_imp_auto_cc_2           |    1 |
| base_axi_interconnect_0_imp_auto_cc_1           |    1 |
| base_axi_interconnect_0_imp_auto_cc_0           |    1 |
| base_axi_gpio_hdmiin_0                          |    1 |
| base_axi_dynclk_0                               |    1 |
| base_axi_dma_0_1                                |    1 |
| base_axi_dma_0_0                                |    1 |
| base_audio_direct_0_0                           |    1 |
| base_arduino_gpio_0                             |    1 |
| base_address_remap_0_0                          |    1 |
+-------------------------------------------------+------+


