.. ARMV9_ARCH documentation master file, created by
   sphinx-quickstart on Tue Nov 28 23:58:09 2023.
   You can adapt this file completely to your liking, but it should at least
   contain the root `toctree` directive.

ARM V9 Architecture reference Manual（Based on Version:0487J.a）
======================================
# Part A Arm Architecture Introduction and Overview
## Chapter A1 Introduction to the Arm Architecture
## Chapter A2 Armv8-A Architecture Extensions
## Chapter A3 Armv9 Architecture Extensions

# Part B The AArch64 Application Level Architecture
## Chapter B1 The AArch64 Application Level Programmers’ Model
## Chapter B2 The AArch64 Application Level Memory Model

# Part C The AArch64 Instruction Set
## Chapter C1 The A64 Instruction Set
## Chapter C2 About the A64 Instruction Descriptions
## Chapter C3 A64 Instruction Set Overview
## Chapter C4 A64 Instruction Set Encoding
## Chapter C5 The A64 System Instruction Class
## Chapter C6 A64 Base Instruction Descriptions
## Chapter C7 A64 Advanced SIMD and Floating-point Instruction Descriptions
## Chapter C8 SVE Instruction Descriptions
## Chapter C9 SME Instruction Descriptions

# Part D The AArch64 System Level Architecture
## Chapter D1 The AArch64 System Level Programmers’ Model
## Chapter D2 AArch64 Self-hosted Debug
## Chapter D3 AArch64 Self-hosted Trace
## Chapter D4 The Embedded Trace Extension
## Chapter D5 ETE Protocol Descriptions
## Chapter D6 The Trace Buffer Extension
## Chapter D7 The AArch64 System Level Memory Model
## Chapter D8 The AArch64 Virtual Memory System Architecture
## Chapter D9 The Granule Protection Check Mechanism
## Chapter D10 The Memory Tagging Extension
## Chapter D11 The Generic Timer in AArch64 state
## Chapter D12 The Performance Monitors Extension
## Chapter D13 The Activity Monitors Extension
## Chapter D14 The Statistical Profiling Extension
## Chapter D15 Statistical Profiling Extension Sample Record Specification
## Chapter D16 The Branch Record Buffer Extension
## Chapter D17 RAS PE Architecture
## Chapter D18 AArch64 System Register Encoding
## Chapter D19 AArch64 System Register Descriptions

# Part E The AArch32 Application Level Architecture
## Chapter E1 The AArch32 Application Level Programmers’ Model
## Chapter E2 The AArch32 Application Level Memory Model

# Part F The AArch32 Instruction Sets
## Chapter F1 About the T32 and A32 Instruction Descriptions
## Chapter F2 The AArch32 Instruction Sets Overview
## Chapter F3 T32 Instruction Set Encoding
## Chapter F4 A32 Instruction Set Encoding
## Chapter F5 T32 and A32 Base Instruction Set Instruction Descriptions
## Chapter F6 T32 and A32 Advanced SIMD and Floating-point Instruction Descriptions

# Part G The AArch32 System Level Architecture
## Chapter G1 The AArch32 System Level Programmers’ Model
## Chapter G2 AArch32 Self-hosted Debug
## Chapter G3 AArch32 Self-hosted Trace
## Chapter G4 The AArch32 System Level Memory Model
## Chapter G5 The AArch32 Virtual Memory System Architecture
## Chapter G6 The Generic Timer in AArch32 state
## Chapter G7 AArch32 System Register Encoding
## Chapter G8 AArch32 System Register Descriptions

# Part H External Debug
## Chapter H1 About External Debug
## Chapter H2 Debug State
## Chapter H3 Halting Debug Events
## Chapter H4 The Debug Communication Channel and Instruction Transfer Register
## Chapter H5 The Embedded Cross-Trigger Interface
## Chapter H6 Debug Reset and Powerdown Support
## Chapter H7 The PC Sample-based Profiling Extension
## Chapter H8 About the External Debug Registers
## Chapter H9 External Debug Register Descriptions

# Part I Memory-mapped Components of the Arm Architecture
## Chapter I1 Requirements for Memory-mapped Components
## Chapter I2 System Level Implementation of the Generic Timer
## Chapter I3 Recommended External Interface to the Performance Monitors
## Chapter I4 Recommended External Interface to the Activity Monitors
## Chapter I5 RAS System Architecture
## Chapter I6 External System Control Register Descriptions

# Part J Architectural Pseudocode
## Chapter J1 Armv8 Pseudocode

# Part K Appendixes
## Appendix K1 Architectural Constraints on UNPREDICTABLE Behaviors
## Appendix K2 Recommendations for Reporting Memory Attributes on an Interconnect
## Appendix K3 ETE Recommended Configurations
## Appendix K4 ETE and TRBE Software Usage Examples
## Appendix K5 Stages of Execution
## Appendix K6 Recommended External Debug Interface
## Appendix K7 Additional Information for Implementations of the Generic Timer
## Appendix K8 Legacy Instruction Syntax for AArch32 Instruction Sets
## Appendix K9 Address Translation Examples
## Appendix K10 Example OS Save and Restore Sequences
## Appendix K11 Recommended Upload and Download Processes for External Debug
## Appendix K12 Software Usage Examples
## Appendix K13 Barrier Litmus Tests
## Appendix K14 Random Number Generation
## Appendix K15 Legacy Feature Naming Convention
## Appendix K16 Arm Pseudocode Definition
## Appendix K17 Registers Index

.. toctree::
   :maxdepth: 2
   :caption: Contents:



Indices and tables
==================

* :ref:`genindex`
* :ref:`modindex`
* :ref:`search`
