---
layout: default
title: ç‰¹åˆ¥ç·¨ ç¬¬6ç« ã€€SystemDK with AITL è«–æ–‡å…¬é–‹ï¼ˆFinal Chapterï¼‰
---

---

# ğŸ“• ç‰¹åˆ¥ç·¨ ç¬¬6ç« ï¼šSystemDK with AITL è«–æ–‡å…¬é–‹ *(Final Chapter)*  
**Special Chapter 6: Research Paper on SystemDK with AITL *(Final Chapter)***

> âš ï¸ æœ¬ç« ã¯ **å€‹äººç ”ç©¶ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ** ã«åŸºã¥ãã¾ã¨ã‚ã§ã™ã€‚  
> ç¾è¡Œå®Ÿè£…ã¯ **PIDï¼‹FSM** ãŒä¸­å¿ƒã§ã‚ã‚Šã€**LLMçµ±åˆã¯AITL Nextï¼ˆå°†æ¥æ‹¡å¼µï¼‰** ã¨ã—ã¦ä½ç½®ã¥ã‘ã¦ã„ã¾ã™ã€‚  
> å°†æ¥ã€è¨ˆç®—æ€§èƒ½å‘ä¸Šã¨ãƒ¢ãƒ‡ãƒ«è»½é‡åŒ–ã«ã‚ˆã£ã¦ LLM ãŒãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥ã™ã‚‹ã‚·ãƒŠãƒªã‚ªã‚’æã„ã¦ã„ã¾ã™ã€‚  
>
> âš ï¸ *This chapter is based on an **individual research project**.  
> The current implementation focuses on **PID + FSM**, while **LLM integration is positioned as AITL Next (future extension)**.  
> It assumes that with improved computational performance and model lightweighting, LLM will join the real-time control layer in the future.*

---

## 1. ğŸ“ ã¯ã˜ã‚ã« / *Introduction & Objective*

**ç›®çš„**ï¼š  
SystemDK with AITL ã®åˆ¶å¾¡ãƒ¢ãƒ‡ãƒ«ï¼ˆPIDï¼‹FSMï¼‹å°†æ¥ã®LLMï¼‰ã‚’ **EDAè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã«çµ±åˆ**ã—ã€ã‚µãƒ–2nmä¸–ä»£ã§æ·±åˆ»åŒ–ã™ã‚‹å¤‰å‹•ãƒ»åŠ£åŒ–ã‚’ **å®Ÿæ™‚é–“è£œå„Ÿ** ã™ã‚‹æ–¹æ³•ã‚’æç¤ºã™ã‚‹ã€‚  

*Objective:  
To integrate the SystemDK with AITL control model (PID + FSM + future LLM) into the **EDA design flow**, providing **real-time compensation** for variations and degradations critical at sub-2nm nodes.*  

---

### âŒ å¾“æ¥DTCOã®èª²é¡Œ / *Limitations of Conventional DTCO*
| èª²é¡Œ / Issue | æ—¥æœ¬èªè§£èª¬ | *English Explanation* |
|--------------|------------|-----------------------|
| **RCé…å»¶å¤‰å‹•** | é…ç·šã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã§STAãŒä¸å®‰å®šåŒ– | *RC delay variation destabilizes STA* |
| **ç†±çµåˆ** | 3Dç©å±¤ã§æ¸©åº¦ä¸Šæ˜‡ã€P&Råˆ¶ç´„é€¸è„± | *Thermal coupling from 3D stacking violates P&R constraints* |
| **EMI/EMCå¤‰å‹•** | é«˜é€Ÿä¼é€ã§ã‚¸ãƒƒã‚¿ãŒSI/EMCè§£æã«å½±éŸ¿ | *EMI/EMC variations induce jitter, affecting SI/EMC analysis* |
| **ä¿¡é ¼æ€§ä½ä¸‹** | å¿œåŠ›ã‚„Vthã‚·ãƒ•ãƒˆãŒPDKåæ˜ å›°é›£ | *Stress and Vth shifts poorly reflected in PDK models* |

---

### âœ… ææ¡ˆã‚¢ãƒ—ãƒ­ãƒ¼ãƒ / *Proposed Approach*
1. **PID**ï¼šãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å®‰å®šåŒ–åˆ¶å¾¡  
   *Real-time stabilization with PID*  
2. **FSM**ï¼šãƒ¢ãƒ¼ãƒ‰ç›£ç£ã¨å®‰å…¨åˆ¶å¾¡  
   *Supervisory control and safety enforcement with FSM*  
3. **EDAãƒ•ãƒ­ãƒ¼çµ±åˆ**ï¼šRTLåŒ–ã—ãŸåˆ¶å¾¡ãƒ­ã‚¸ãƒƒã‚¯ã‚’ Synth â†’ P&R â†’ STA â†’ GDS II ã«ç›´çµ  
   *Integration into EDA flow (RTL â†’ Synth â†’ P&R â†’ STA â†’ GDS II)*  
4. **AITL Next (LLM)**ï¼šEDAãƒ­ã‚°è§£æã¨å°†æ¥ã®ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ é©å¿œ  
   *EDA log analysis and future real-time adaptation with LLM*  

---

## 2. âš™ï¸ ææ¡ˆãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ / *Proposed Framework*

### ç¾è¡Œå®Ÿè£…ï¼ˆAITL Baseï¼‰ / *Current Implementation (AITL Base)*
- **PID**ï¼šé…å»¶ãƒ»æ¸©åº¦ãƒ»é›»åœ§å¤‰å‹•ã®ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ è£œå„Ÿ  
  *Real-time compensation of delay, temperature, and voltage variations*  
- **FSM**ï¼šãƒ¢ãƒ¼ãƒ‰é·ç§»ãƒ»å®‰å…¨ç›£ç£  
  *Supervisory control of modes and safety limits*  

### å°†æ¥æ‹¡å¼µï¼ˆAITL Nextï¼‰ / *Future Extension (AITL Next)*
- **LLM**ï¼šEDAãƒ­ã‚°è§£æã«ã‚ˆã‚‹ã‚²ã‚¤ãƒ³å†è¨­è¨ˆãƒ»FSMãƒ«ãƒ¼ãƒ«æ›´æ–°  
  *LLM for gain redesign and FSM rule updates via EDA log analysis*  
- **å½¹å‰²**ï¼šEDAãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã‚’åˆ©ç”¨ã—å°†æ¥çš„ã«ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡å±¤ã«å‚å…¥  
  *Role: Enter real-time control layer using EDA feedback in the future*  

---

### ğŸ“Š EDAçµ±åˆå›³ / *EDA Integration Flow*

```mermaid
flowchart TB
    subgraph Modeling [Control Modeling]
        PID[PID Controller] --> FSM[FSM Supervisor]
        FSM --> RTL[Verilog RTL]
        LLM["LLM (Next)"] -.-> FSM
    end

    subgraph EDA [EDA Flow]
        RTL --> Synth[Logic Synthesis]
        Synth --> PnR[Place & Route]
        PnR --> LVS[LVS/DRC]
        LVS --> STA[Static Timing Analysis]
        STA --> GDS[GDS II]
    end

    STA -.-> Metrics[Runtime Metrics: Delay/Thermal/EMI]
    Metrics -.-> PID

    FEM[FEM Analysis] --> PnR
    FEM --> STA
    NA[S-parameter Measurement] --> STA
    NA --> PnR

    PDK[(Process Design Kit)] --> Synth
    PDK --> PnR
    PDK --> STA
```

---

## 3. ğŸ§® æ•°å¼ãƒ¢ãƒ‡ãƒ«ã¨EDAå¯¾å¿œ / *Analytical Models and EDA Mapping*

| ãƒ¢ãƒ‡ãƒ« / Model | æ•°å¼ / Equation | EDAå¯¾å¿œ / *EDA Mapping* |
|----------------|-----------------|-------------------------|
| **RCé…å»¶** | $$t_{pd}(T, \sigma, f) = R_0 (1+\alpha_T (T-T_0)+\alpha_\sigma \sigma)C(f)+\Delta_{EMI}(f)$$ | STAã§ã®ãƒ‘ã‚¹é…å»¶åˆ¶ç´„ / *STA path delay constraints* |
| **ç†±çµåˆ** | $$C_{th}\frac{dT}{dt} + \frac{T-T_{amb}}{R_{th}} = P_{chip}(t)$$ | P&Ré…ç½®æ¸©åº¦åˆ¶ç´„ / *P&R thermal placement constraints* |
| **Vthã‚·ãƒ•ãƒˆ** | $$\Delta V_{th}(\sigma)=\kappa\sigma$$ | PDK/SPICEãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿è£œæ­£ / *PDK & SPICE updates* |
| **EMIæ³¨å…¥** | $$v_{emi}(t)=A\sin(2\pi f_{emi}t)$$ | SI/EMCã‚¯ãƒ­ãƒƒã‚¯ã‚¸ãƒƒã‚¿åˆ¶ç´„ / *SI/EMC jitter constraints* |

---

## 4. ğŸ”¬ ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœã¨EDAã§ã®æ„å‘³ / *Simulation Results with EDA Implications*

### 4.1 RCé…å»¶è£œå„Ÿ / *RC Delay Compensation*  
<img src="./figures/sim_delay_rc.png" width="70%">

- **åˆ¶å¾¡ãªã—**ï¼šå¤§ããªã°ã‚‰ã¤ã â†’ STAã‚¯ãƒ­ãƒ¼ã‚¸ãƒ£å›°é›£  
- **PID**ï¼šÂ±20%ã«åæŸ â†’ STAãƒ‘ã‚¹ä½™è£•æ”¹å–„  
- **PIDï¼‹FSM**ï¼šÂ±10%ä»¥å†… â†’ STAã‚¹ãƒ©ãƒƒã‚¯å®‰å®šåŒ–  

---

### 4.2 ç†±å¿œç­”åˆ¶å¾¡ / *Thermal Response Control*  
<img src="./figures/sim_thermal_response.png" width="70%">

- **åˆ¶å¾¡ãªã—**ï¼š+12Kã‚ªãƒ¼ãƒãƒ¼ã‚·ãƒ¥ãƒ¼ãƒˆ â†’ P&Råˆ¶ç´„é€¸è„±  
- **PID**ï¼š+4K â†’ è¨­è¨ˆç¯„å›²å†…  
- **PIDï¼‹FSM**ï¼š+2Kä»¥ä¸‹ â†’ 3D-ICè¨­è¨ˆåˆ¶ç´„ã«é©åˆ  

---

### 4.3 EMIã‚¸ãƒƒã‚¿æŠ‘åˆ¶ / *EMI Jitter Suppression*  
<img src="./figures/sim_emi_jitter.png" width="70%">

- **åˆ¶å¾¡ãªã—**ï¼š100ps â†’ EMCä¸åˆæ ¼  
- **PID**ï¼š20ps â†’ ä¸€éƒ¨åˆæ ¼  
- **PIDï¼‹FSM**ï¼š10ps â†’ EMCè¨­è¨ˆè¦æ ¼é©åˆ  

---

### 4.4 ç·åˆæ¯”è¼ƒè¡¨ / *Summary Table*

| æŒ‡æ¨™ / Metric | åˆ¶å¾¡ãªã— / Uncontrolled | PIDã®ã¿ / PID only | PIDï¼‹FSM | LLM Next (ç†æƒ³å€¤ / Ideal) | EDAã§ã®æ„å‘³ / *EDA Implication* |
|---------------|-------------------------|--------------------|-----------|--------------------------|---------------------------------|
| **RC Delay Variation** | 1.0 (norm.) | 0.2 | 0.15 | â‰ª0.1 | STAã‚¿ã‚¤ãƒŸãƒ³ã‚°åæŸæ€§ / *STA closure* |
| **Thermal Rise Î”T** | +12 K | +4 K | +2 K | â‰ª1 K | P&Ræ¸©åº¦åˆ¶ç´„ / *P&R thermal constraint* |
| **EMI Jitter** | 100 ps | 20 ps | 10 ps | â‰ª5 ps | SI/EMCé©åˆæ€§ / *SI/EMC compliance* |

---

## 5. ğŸ’» å®Ÿè£…PoC / *Implementation PoC*

- **PID RTLå®Ÿè£… / *PID RTL Implementation***  
- **FSMé·ç§»å›³ / *FSM Transition Diagram***  
- **YAMLè¨­å®šä¾‹ / *YAML Example***  

ï¼ˆâ€»ã“ã“ã¯æ—¢å­˜ã®ã‚³ãƒ¼ãƒ‰ãƒ–ãƒ­ãƒƒã‚¯ã‚’ç¶­æŒï¼‰

---

## 6. ğŸš€ ä»Šå¾Œã®å±•æœ› / *Future Work*

- **AITL Base**ï¼šPIDï¼‹FSM ã«ã‚ˆã‚‹å®‰å®šåˆ¶å¾¡ã®ç¢ºç«‹ã¨EDAãƒ•ãƒ­ãƒ¼ã¸ã®PoCçµ±åˆ  
  *Establish PID+FSM stability and PoC integration into EDA flows*  
- **AITL Next**ï¼šè»½é‡åŒ–LLMã«ã‚ˆã‚‹EDAè§£æãƒ»åˆ¶å¾¡è£œå„Ÿå†è¨­è¨ˆ  
  *Lightweight LLM for EDA log analysis and adaptive compensation redesign*  
- **ç”£æ¥­å¿œç”¨**ï¼šå®Ÿãƒãƒƒãƒ—è©¦ä½œã¨EDAãƒ„ãƒ¼ãƒ«é€£æºã«ã‚ˆã‚‹AIé§†å‹•DTCOã®å®Ÿè¨¼  
  *Prototype chips and EDA tool collaboration for AI-driven DTCO*  

---

## 7. ğŸ“„ è«–æ–‡ãƒ»é–¢é€£ãƒªãƒ³ã‚¯ / *Downloads & Related Links*
- ğŸ“‘ [Main Paper (PDF)](systemdk_aitl2025.pdf)  

---

## 8. ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / *Author & License*

| ğŸ“Œ é …ç›® / Item | è©³ç´° / Details |
|----------------|----------------|
| **Author** | **ä¸‰æº çœŸä¸€ / Shinichi Samizo** |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?logo=github)](https://github.com/Samizo-AITL) |
| **License** | Code: [MIT](https://opensource.org/licenses/MIT) ãƒ» Text: [CC BY 4.0](https://creativecommons.org/licenses/by/4.0/) ãƒ» Figures: [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) |

---

## ğŸ”™ æˆ»ã‚‹ / *Back to Top*
ğŸ  [Edusemi-v4x](../) ï½œ ğŸ“‚ [GitHub Repo](https://github.com/Samizo-AITL/Edusemi-v4x)
