[
  {
    "start": "0",
    "end": "500"
  },
  {
    "text": "Well, we’ll need at least one\nMOSFET to serve as the access",
    "start": "500",
    "end": "3270"
  },
  {
    "text": "FET so we can select which\nbits will be affected by read",
    "start": "3270",
    "end": "6160"
  },
  {
    "text": "and write operations.",
    "start": "6160",
    "end": "8059"
  },
  {
    "text": "We can use a simple\ncapacitor for storage,",
    "start": "8060",
    "end": "10770"
  },
  {
    "text": "where the value\nof a stored bit is",
    "start": "10770",
    "end": "13080"
  },
  {
    "text": "represented by voltage across\nthe plates of the capacitor.",
    "start": "13080",
    "end": "16660"
  },
  {
    "text": "The resulting circuit is termed\na dynamic random-access memory",
    "start": "16660",
    "end": "20380"
  },
  {
    "text": "(DRAM) cell.",
    "start": "20380",
    "end": "23060"
  },
  {
    "text": "If the capacitor voltage\nexceeds a certain threshold,",
    "start": "23060",
    "end": "25930"
  },
  {
    "text": "we’re storing a “1” bit,\notherwise we’re storing a “0”.",
    "start": "25930",
    "end": "28810"
  },
  {
    "text": "The amount of charge\non the capacitor,",
    "start": "28810",
    "end": "31289"
  },
  {
    "text": "which determines the\nspeed and reliability",
    "start": "31290",
    "end": "33500"
  },
  {
    "text": "of reading the stored\nvalue, is proportional",
    "start": "33500",
    "end": "36060"
  },
  {
    "text": "to the capacitance.",
    "start": "36060",
    "end": "37940"
  },
  {
    "text": "We can increase the\ncapacitance by increasing",
    "start": "37940",
    "end": "40199"
  },
  {
    "text": "the dielectric constant\nof the insulating layer",
    "start": "40200",
    "end": "42240"
  },
  {
    "text": "between the two plates of\nthe capacitor, increasing",
    "start": "42240",
    "end": "44910"
  },
  {
    "text": "the area of the plates, or by\ndecreasing the the distance",
    "start": "44910",
    "end": "47850"
  },
  {
    "text": "between the plates.",
    "start": "47850",
    "end": "49519"
  },
  {
    "text": "All of these are\nconstantly being improved.",
    "start": "49520",
    "end": "52650"
  },
  {
    "text": "A cross section of a modern\nDRAM cell is shown here.",
    "start": "52650",
    "end": "56940"
  },
  {
    "text": "The capacitor is formed\nin a large trench",
    "start": "56940",
    "end": "59379"
  },
  {
    "text": "dug into the substrate material\nof the integrated circuit.",
    "start": "59380",
    "end": "63180"
  },
  {
    "text": "Increasing the depth of the\ntrench will increase the area",
    "start": "63180",
    "end": "65640"
  },
  {
    "text": "of the capacitor plates without\nincreasing the cell’s area.",
    "start": "65640",
    "end": "70210"
  },
  {
    "text": "The wordline forms the gate\nof the N-FET access transistor",
    "start": "70210",
    "end": "73880"
  },
  {
    "text": "connecting the outer plate of\nthe capacitor to the bitline.",
    "start": "73880",
    "end": "78180"
  },
  {
    "text": "A very thin insulating layer\nseparates the outer plate",
    "start": "78180",
    "end": "81290"
  },
  {
    "text": "from the inner plate,\nwhich is connected",
    "start": "81290",
    "end": "83490"
  },
  {
    "text": "to some reference voltage\n(shown as GND in this diagram).",
    "start": "83490",
    "end": "87299"
  },
  {
    "text": "You can Google “trench\ncapacitor” to get the latest",
    "start": "87300",
    "end": "89730"
  },
  {
    "text": "information on the\ndimensions and materials used",
    "start": "89730",
    "end": "92480"
  },
  {
    "text": "in the construction\nof the capacitor.",
    "start": "92480",
    "end": "94850"
  },
  {
    "text": "The resulting circuit is quite\ncompact: about 20-times less",
    "start": "94850",
    "end": "97930"
  },
  {
    "text": "area/bit than an SRAM bit cell.",
    "start": "97930",
    "end": "101090"
  },
  {
    "text": "There are some\nchallenges however.",
    "start": "101090",
    "end": "103390"
  },
  {
    "text": "There’s no circuitry to main the\nstatic charge on the capacitor,",
    "start": "103390",
    "end": "106690"
  },
  {
    "text": "so stored charge will\nleak from the outer plate",
    "start": "106690",
    "end": "109160"
  },
  {
    "text": "of the capacitor, hence\nthe name “dynamic memory”.",
    "start": "109160",
    "end": "113040"
  },
  {
    "text": "The leakage is caused by small\npicoamp currents through the PN",
    "start": "113040",
    "end": "116450"
  },
  {
    "text": "junction with the\nsurrounding substrate,",
    "start": "116450",
    "end": "118399"
  },
  {
    "text": "or subthreshold conduction of\nthe access FET even when it’s",
    "start": "118400",
    "end": "122050"
  },
  {
    "text": "turned “off”.",
    "start": "122050",
    "end": "123580"
  },
  {
    "text": "This limits the amount of time\nwe can leave the capacitor",
    "start": "123580",
    "end": "126440"
  },
  {
    "text": "unattended and still expect\nto read the stored value.",
    "start": "126440",
    "end": "130690"
  },
  {
    "text": "This means we’ll have to arrange\nto read then re-write each bit",
    "start": "130690",
    "end": "134060"
  },
  {
    "text": "cell (called a “refresh”\ncycle) every 10ms or so, adding",
    "start": "134060",
    "end": "138630"
  },
  {
    "text": "to the complexity of the\nDRAM interface circuitry.",
    "start": "138630",
    "end": "142670"
  },
  {
    "text": "DRAM write operations\nare straightforward:",
    "start": "142670",
    "end": "144810"
  },
  {
    "text": "simply turn on the access FET\nwith the wordline and charge",
    "start": "144810",
    "end": "148470"
  },
  {
    "text": "or discharge the storage\ncapacitor through the bitline.",
    "start": "148470",
    "end": "152210"
  },
  {
    "text": "Reads are bit more complicated.",
    "start": "152210",
    "end": "154340"
  },
  {
    "text": "First the bitline is precharged\nto some intermediate voltage,",
    "start": "154340",
    "end": "157530"
  },
  {
    "text": "e.g., VDD/2, and then\nthe precharge circuitry",
    "start": "157530",
    "end": "161160"
  },
  {
    "text": "is disconnected.",
    "start": "161160",
    "end": "162900"
  },
  {
    "text": "The wordline is activated,\nconnecting the storage",
    "start": "162900",
    "end": "165500"
  },
  {
    "text": "capacitor of the selected\ncell to the bitline causing",
    "start": "165500",
    "end": "168940"
  },
  {
    "text": "the charge on the\ncapacitor to be",
    "start": "168940",
    "end": "170560"
  },
  {
    "text": "shared with the charge stored by\nthe capacitance of the bitline.",
    "start": "170560",
    "end": "174739"
  },
  {
    "text": "If the value stored by the\ncell capacitor is a “1”,",
    "start": "174740",
    "end": "177180"
  },
  {
    "text": "the bitline voltage will\nincrease very slightly (e.g.,",
    "start": "177180",
    "end": "181489"
  },
  {
    "text": "a few tens of millivolts).",
    "start": "181490",
    "end": "184060"
  },
  {
    "text": "If the stored value is a\n“0”, the bitline voltage will",
    "start": "184060",
    "end": "186530"
  },
  {
    "text": "decrease slightly.",
    "start": "186530",
    "end": "188330"
  },
  {
    "text": "Sense amplifiers are used\nto detect this small voltage",
    "start": "188330",
    "end": "191130"
  },
  {
    "text": "change to produce a\ndigital output value.",
    "start": "191130",
    "end": "195100"
  },
  {
    "text": "This means that read operations\nwipe out the information stored",
    "start": "195100",
    "end": "198250"
  },
  {
    "text": "in the bit cell, which\nmust then be rewritten",
    "start": "198250",
    "end": "201160"
  },
  {
    "text": "with the detected value at\nthe end of the read operation.",
    "start": "201160",
    "end": "204840"
  },
  {
    "text": "DRAM circuitry is usually\norganized to have “wide” rows,",
    "start": "204840",
    "end": "208590"
  },
  {
    "text": "i.e., multiple consecutive\nlocations are read in a single",
    "start": "208590",
    "end": "212239"
  },
  {
    "text": "access.",
    "start": "212240",
    "end": "213730"
  },
  {
    "text": "This particular\nblock of locations",
    "start": "213730",
    "end": "215580"
  },
  {
    "text": "is selected by the\nDRAM row address.",
    "start": "215580",
    "end": "218920"
  },
  {
    "text": "Then the DRAM column\naddress is used",
    "start": "218920",
    "end": "220950"
  },
  {
    "text": "to select a particular location\nfrom the block to be returned.",
    "start": "220950",
    "end": "224170"
  },
  {
    "text": "If we want to read multiple\nlocations in a single row,",
    "start": "224170",
    "end": "227990"
  },
  {
    "text": "then we only need to\nsend a new column address",
    "start": "227990",
    "end": "230670"
  },
  {
    "text": "and the DRAM will respond\nwith that location",
    "start": "230670",
    "end": "233060"
  },
  {
    "text": "without having to access\nthe bit cells again.",
    "start": "233060",
    "end": "236030"
  },
  {
    "text": "The first access to a\nrow has a long latency,",
    "start": "236030",
    "end": "238690"
  },
  {
    "text": "but subsequent accesses to the\nsame row have very low latency.",
    "start": "238690",
    "end": "243450"
  },
  {
    "text": "As we’ll see, we’ll be able\nto use fast column accesses",
    "start": "243450",
    "end": "246569"
  },
  {
    "text": "to our advantage.",
    "start": "246570",
    "end": "248490"
  },
  {
    "text": "In summary, DRAM bit cells\nconsist of a single access FET",
    "start": "248490",
    "end": "252200"
  },
  {
    "text": "connected to a storage capacitor\nthat’s cleverly constructed",
    "start": "252200",
    "end": "255750"
  },
  {
    "text": "to take up as little\narea as possible.",
    "start": "255750",
    "end": "258820"
  },
  {
    "text": "DRAMs must rewrite the contents\nof bit cells after they are",
    "start": "258820",
    "end": "261930"
  },
  {
    "text": "read and every cell must be\nread and written periodically",
    "start": "261930",
    "end": "265490"
  },
  {
    "text": "to ensure that the stored\ncharge is refreshed before it’s",
    "start": "265490",
    "end": "269240"
  },
  {
    "text": "corrupted by leakage currents.",
    "start": "269240",
    "end": "271750"
  },
  {
    "text": "DRAMs have much\nhigher capacities",
    "start": "271750",
    "end": "273660"
  },
  {
    "text": "than SRAMs because of the small\nsize of the DRAM bit cells,",
    "start": "273660",
    "end": "277490"
  },
  {
    "text": "but the complexity of the\nDRAM interface circuitry",
    "start": "277490",
    "end": "280289"
  },
  {
    "text": "means that the initial\naccess to a row of locations",
    "start": "280290",
    "end": "283480"
  },
  {
    "text": "is quite a bit slower\nthan an SRAM access.",
    "start": "283480",
    "end": "286710"
  },
  {
    "text": "However subsequent\naccesses to the same row",
    "start": "286710",
    "end": "289520"
  },
  {
    "text": "happen at speeds close\nto that of SRAM accesses.",
    "start": "289520",
    "end": "292910"
  },
  {
    "text": "Both SRAMs and DRAMs\nwill store values as long",
    "start": "292910",
    "end": "295780"
  },
  {
    "text": "as their circuitry has power.",
    "start": "295780",
    "end": "297870"
  },
  {
    "text": "But if the circuitry\nis powered down,",
    "start": "297870",
    "end": "299930"
  },
  {
    "text": "the stored bits will be lost.",
    "start": "299930",
    "end": "302690"
  },
  {
    "text": "For long-term\nstorage we will need",
    "start": "302690",
    "end": "304540"
  },
  {
    "text": "to use non-volatile memory\ntechnologies, the topic",
    "start": "304540",
    "end": "308190"
  },
  {
    "text": "of the next lecture segment.",
    "start": "308190",
    "end": "310530"
  }
]