Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:01:37 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.150        0.000                      0                 2557        0.042        0.000                      0                 2557        3.225        0.000                       0                   965  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.150        0.000                      0                 2557        0.042        0.000                      0                 2557        3.225        0.000                       0                   965  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.300ns (34.556%)  route 2.462ns (65.444%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.115     2.821    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.935 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.863     3.798    div_pipe0/out_reg[31]_1
    SLICE_X27Y89         FDRE                                         r  div_pipe0/out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X27Y89         FDRE                                         r  div_pipe0/out_reg[20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y89         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.300ns (34.565%)  route 2.461ns (65.435%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.115     2.821    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.935 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.862     3.797    div_pipe0/out_reg[31]_1
    SLICE_X27Y89         FDRE                                         r  div_pipe0/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X27Y89         FDRE                                         r  div_pipe0/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y89         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.797    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.300ns (36.021%)  route 2.309ns (63.979%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.115     2.821    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.935 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.710     3.645    div_pipe0/out_reg[31]_1
    SLICE_X23Y88         FDRE                                         r  div_pipe0/out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X23Y88         FDRE                                         r  div_pipe0/out_reg[27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y88         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.645    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.252ns (35.031%)  route 2.322ns (64.969%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.174     2.880    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y72         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     2.946 r  r_int_read2_0/out[31]_i_1/O
                         net (fo=32, routed)          0.664     3.610    div_pipe0/out_reg[31]_0
    SLICE_X23Y88         FDRE                                         r  div_pipe0/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X23Y88         FDRE                                         r  div_pipe0/out_reg[27]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y88         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.252ns (35.090%)  route 2.316ns (64.910%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.174     2.880    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y72         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     2.946 r  r_int_read2_0/out[31]_i_1/O
                         net (fo=32, routed)          0.658     3.604    div_pipe0/out_reg[31]_0
    SLICE_X23Y87         FDRE                                         r  div_pipe0/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X23Y87         FDRE                                         r  div_pipe0/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y87         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.300ns (36.242%)  route 2.287ns (63.758%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.115     2.821    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.935 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.688     3.623    div_pipe0/out_reg[31]_1
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y88         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[16]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.300ns (36.242%)  route 2.287ns (63.758%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.115     2.821    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.935 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.688     3.623    div_pipe0/out_reg[31]_1
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[19]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y88         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.300ns (36.232%)  route 2.288ns (63.768%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.115     2.821    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.935 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.689     3.624    div_pipe0/out_reg[31]_1
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[17]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y88         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.300ns (36.232%)  route 2.288ns (63.768%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.115     2.821    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.935 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.689     3.624    div_pipe0/out_reg[31]_1
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y88         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 1.300ns (36.282%)  route 2.283ns (63.718%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.036     0.036    fsm6/clk
    SLICE_X26Y81         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm6/out_reg[2]/Q
                         net (fo=13, routed)          0.205     0.338    fsm6/fsm6_out[2]
    SLICE_X25Y79         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.531 f  fsm6/out[0]_i_2__5/O
                         net (fo=5, routed)           0.204     0.735    cond_computed1/out_reg[0]_5
    SLICE_X26Y79         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.039     0.774 f  cond_computed1/running_i_3/O
                         net (fo=2, routed)           0.109     0.883    fsm3/out_reg[30]_2
    SLICE_X26Y80         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.147     1.030 f  fsm3/running_i_2/O
                         net (fo=143, routed)         0.581     1.611    add2/dividend_reg[31]_i_28_0
    SLICE_X26Y69         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     1.760 r  add2/dividend[15]_i_27/O
                         net (fo=1, routed)           0.011     1.771    add2/dividend[15]_i_27_n_1
    SLICE_X26Y69         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     1.919 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.947    add2/dividend_reg[15]_i_18_n_1
    SLICE_X26Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.970 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.998    add2/dividend_reg[23]_i_18_n_1
    SLICE_X26Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.143 f  add2/dividend_reg[31]_i_28/O[5]
                         net (fo=2, routed)           0.261     2.404    r_int_read2_0/out[29]
    SLICE_X28Y71         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     2.583 f  r_int_read2_0/out[31]_i_10/O
                         net (fo=1, routed)           0.057     2.640    r_int_read2_0/out[31]_i_10_n_1
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066     2.706 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.115     2.821    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X28Y70         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.114     2.935 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.684     3.619    div_pipe0/out_reg[31]_1
    SLICE_X25Y88         FDRE                                         r  div_pipe0/out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1028, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X25Y88         FDRE                                         r  div_pipe0/out_reg[24]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y88         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.619    
  -------------------------------------------------------------------
                         slack                                  3.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.013     0.013    div_pipe0/clk
    SLICE_X25Y89         FDRE                                         r  div_pipe0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  div_pipe0/out_reg[9]/Q
                         net (fo=1, routed)           0.055     0.107    bin_read3_0/div_pipe0_out[9]
    SLICE_X25Y88         FDRE                                         r  bin_read3_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X25Y88         FDRE                                         r  bin_read3_0/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y88         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X25Y87         FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[10]
    SLICE_X25Y87         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[10]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[10]_i_1_n_1
    SLICE_X25Y87         FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X25Y87         FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y87         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X25Y89         FDRE                                         r  div_pipe0/quotient_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y89         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[22]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[22]
    SLICE_X25Y89         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[22]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[22]_i_1_n_1
    SLICE_X25Y89         FDRE                                         r  div_pipe0/quotient_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X25Y89         FDRE                                         r  div_pipe0/quotient_reg[22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y89         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X23Y88         FDRE                                         r  div_pipe0/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y88         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[27]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[27]
    SLICE_X23Y88         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[27]_i_1_n_1
    SLICE_X23Y88         FDRE                                         r  div_pipe0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X23Y88         FDRE                                         r  div_pipe0/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y88         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X25Y81         FDRE                                         r  mult_pipe0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y81         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[14]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read0_0/out[14]
    SLICE_X27Y81         FDRE                                         r  bin_read0_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X27Y81         FDRE                                         r  bin_read0_0/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y81         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X27Y79         FDRE                                         r  mult_pipe0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[7]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read0_0/out[7]
    SLICE_X27Y80         FDRE                                         r  bin_read0_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X27Y80         FDRE                                         r  bin_read0_0/out_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y80         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.038ns (39.175%)  route 0.059ns (60.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X20Y71         FDRE                                         r  mult_pipe2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[10]/Q
                         net (fo=1, routed)           0.059     0.110    bin_read2_0/Q[10]
    SLICE_X20Y70         FDRE                                         r  bin_read2_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X20Y70         FDRE                                         r  bin_read2_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y70         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.013     0.013    div_pipe0/clk
    SLICE_X24Y88         FDRE                                         r  div_pipe0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  div_pipe0/out_reg[17]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read3_0/div_pipe0_out[17]
    SLICE_X25Y88         FDRE                                         r  bin_read3_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    bin_read3_0/clk
    SLICE_X25Y88         FDRE                                         r  bin_read3_0/out_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y88         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read3_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X25Y87         FDRE                                         r  div_pipe0/quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[11]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[11]
    SLICE_X25Y87         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[11]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[11]_i_1_n_1
    SLICE_X25Y87         FDRE                                         r  div_pipe0/quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X25Y87         FDRE                                         r  div_pipe0/quotient_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y87         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X25Y86         FDRE                                         r  div_pipe0/quotient_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[12]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[12]
    SLICE_X25Y86         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[12]_i_1_n_1
    SLICE_X25Y86         FDRE                                         r  div_pipe0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1028, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X25Y86         FDRE                                         r  div_pipe0/quotient_reg[12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y86         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y33  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y35  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y30  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y32  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y28  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y30  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y39  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y38  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X27Y87   alpha_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X27Y86   alpha_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y87   alpha_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y87   alpha_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y86   alpha_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y88   alpha_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y88   alpha_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y88   alpha_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y87   alpha_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y88   alpha_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y88   alpha_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y87   alpha_0/out_reg[15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y87   alpha_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y87   alpha_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y86   alpha_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y86   alpha_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y88   alpha_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y88   alpha_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y88   alpha_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y88   alpha_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y88   alpha_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y88   alpha_0/out_reg[12]/C



